
SPI_based_memory_acquisition_NonSecure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08040000  08040000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001798  080401f8  080401f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08041990  08041990  00011990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08041a3c  08041a3c  0001800c  2**0
                  CONTENTS
  4 .ARM          00000000  08041a3c  08041a3c  0001800c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08041a3c  08041a3c  0001800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08041a3c  08041a3c  00011a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08041a40  08041a40  00011a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20018000  08041a44  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2001800c  08041a50  0001800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20018030  08041a50  00018030  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0001800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000625f  00000000  00000000  00018042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000115e  00000000  00000000  0001e2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005d0  00000000  00000000  0001f400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000548  00000000  00000000  0001f9d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027b5a  00000000  00000000  0001ff18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005976  00000000  00000000  00047a72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102533  00000000  00000000  0004d3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014f91b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000015fc  00000000  00000000  0014f96c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080401f8 <__do_global_dtors_aux>:
 80401f8:	b510      	push	{r4, lr}
 80401fa:	4c05      	ldr	r4, [pc, #20]	; (8040210 <__do_global_dtors_aux+0x18>)
 80401fc:	7823      	ldrb	r3, [r4, #0]
 80401fe:	b933      	cbnz	r3, 804020e <__do_global_dtors_aux+0x16>
 8040200:	4b04      	ldr	r3, [pc, #16]	; (8040214 <__do_global_dtors_aux+0x1c>)
 8040202:	b113      	cbz	r3, 804020a <__do_global_dtors_aux+0x12>
 8040204:	4804      	ldr	r0, [pc, #16]	; (8040218 <__do_global_dtors_aux+0x20>)
 8040206:	e000      	b.n	804020a <__do_global_dtors_aux+0x12>
 8040208:	bf00      	nop
 804020a:	2301      	movs	r3, #1
 804020c:	7023      	strb	r3, [r4, #0]
 804020e:	bd10      	pop	{r4, pc}
 8040210:	2001800c 	.word	0x2001800c
 8040214:	00000000 	.word	0x00000000
 8040218:	080418d8 	.word	0x080418d8

0804021c <frame_dummy>:
 804021c:	b508      	push	{r3, lr}
 804021e:	4b03      	ldr	r3, [pc, #12]	; (804022c <frame_dummy+0x10>)
 8040220:	b11b      	cbz	r3, 804022a <frame_dummy+0xe>
 8040222:	4903      	ldr	r1, [pc, #12]	; (8040230 <frame_dummy+0x14>)
 8040224:	4803      	ldr	r0, [pc, #12]	; (8040234 <frame_dummy+0x18>)
 8040226:	e000      	b.n	804022a <frame_dummy+0xe>
 8040228:	bf00      	nop
 804022a:	bd08      	pop	{r3, pc}
 804022c:	00000000 	.word	0x00000000
 8040230:	20018010 	.word	0x20018010
 8040234:	080418d8 	.word	0x080418d8

08040238 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8040238:	b580      	push	{r7, lr}
 804023a:	b082      	sub	sp, #8
 804023c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 804023e:	f000 f980 	bl	8040542 <HAL_Init>
  /* Configure the system clock */
  SystemClock_Config();
 8040242:	f000 f85f 	bl	8040304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 8040246:	f000 f8af 	bl	80403a8 <MX_DMA_Init>
  MX_GPIO_Init();
 804024a:	f000 f8d1 	bl	80403f0 <MX_GPIO_Init>
  //I'm ready to send memory
//  SECURE_print_Log("Memory is ready to be sent\n\r");
//  SECURE_Mem_Ready();

  /*** Step 1: toggle SPI communication ****/
  SECURE_SPI_Toggle_Comm(0);
 804024e:	2000      	movs	r0, #0
 8040250:	f001 fb56 	bl	8041900 <__SECURE_SPI_Toggle_Comm_veneer>
  //send the start transmission signal through SPI
  SECURE_SPI_Send_Start_Signal();
 8040254:	f001 fb94 	bl	8041980 <__SECURE_SPI_Send_Start_Signal_veneer>
  /*** Step 2: copy a block of non-secure memory into a non-secure buffer ****/
  int numBytesSent=0;
 8040258:	2300      	movs	r3, #0
 804025a:	607b      	str	r3, [r7, #4]
//  int blockNum = 0;
  uint32_t* current_address = (uint32_t*) NSEC_MEM_START;
 804025c:	4b23      	ldr	r3, [pc, #140]	; (80402ec <main+0xb4>)
 804025e:	603b      	str	r3, [r7, #0]
    //while we haven't reached the end of non-secure memory and we have at least 1024 bytes to transfer
    while((uint32_t) current_address <= NSEC_MEM_END && (NSEC_MEM_END - (uint32_t)current_address) +1 >= BUFFER_SIZE){
 8040260:	e026      	b.n	80402b0 <main+0x78>
//    	  	while (transferCompleteDetected == 0);


	 /*** Step 3: copy the block of non-secure memory into the secure memory region ****/
	/* Reset transferCompleteDetected to 0, it will be set to 1 if a transfer is correctly completed */
		transferCompleteDetected = 0;
 8040262:	4b23      	ldr	r3, [pc, #140]	; (80402f0 <main+0xb8>)
 8040264:	2200      	movs	r2, #0
 8040266:	601a      	str	r2, [r3, #0]
		if (SECURE_DMA_Fetch_NonSecure_Mem((uint32_t *)current_address,
 8040268:	4a22      	ldr	r2, [pc, #136]	; (80402f4 <main+0xbc>)
 804026a:	f44f 7180 	mov.w	r1, #256	; 0x100
 804026e:	6838      	ldr	r0, [r7, #0]
 8040270:	f001 fb4e 	bl	8041910 <__SECURE_DMA_Fetch_NonSecure_Mem_veneer>
 8040274:	4603      	mov	r3, r0
 8040276:	2b01      	cmp	r3, #1
 8040278:	d104      	bne.n	8040284 <main+0x4c>
										   BUFFER_SIZE/4,
										   (void *)NonSecureSecureTransferCompleteCallback) == ERROR)
		{
			SECURE_print_Log("There was an error with non-secure to secure transfer.\n\r");
 804027a:	481f      	ldr	r0, [pc, #124]	; (80402f8 <main+0xc0>)
 804027c:	f001 fb78 	bl	8041970 <__SECURE_print_Log_veneer>
			Error_Handler();
 8040280:	f000 f8de 	bl	8040440 <Error_Handler>
		}

		/* Wait for notification completion */
		while (transferCompleteDetected == 0);
 8040284:	bf00      	nop
 8040286:	4b1a      	ldr	r3, [pc, #104]	; (80402f0 <main+0xb8>)
 8040288:	681b      	ldr	r3, [r3, #0]
 804028a:	2b00      	cmp	r3, #0
 804028c:	d0fb      	beq.n	8040286 <main+0x4e>
		//	    SECURE_print_Num(blockNum);
		//	    blockNum++;
		//print out to screen
		SECURE_DATA_Last_Buffer_Compare((uint32_t*)current_address);
 804028e:	6838      	ldr	r0, [r7, #0]
 8040290:	f001 fb56 	bl	8041940 <__SECURE_DATA_Last_Buffer_Compare_veneer>

		/*** Step 4: transfer the block WiFi module using SPI ****/
		SECURE_SPI_Send_Data();
 8040294:	f001 fb5c 	bl	8041950 <__SECURE_SPI_Send_Data_veneer>
		//increment the address variable by 1024 bytes
		current_address += BUFFER_SIZE/4;
 8040298:	683b      	ldr	r3, [r7, #0]
 804029a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 804029e:	603b      	str	r3, [r7, #0]
		numBytesSent+= 1024;
 80402a0:	687b      	ldr	r3, [r7, #4]
 80402a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80402a6:	607b      	str	r3, [r7, #4]

		HAL_Delay(1000);
 80402a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80402ac:	f000 f9c0 	bl	8040630 <HAL_Delay>
    while((uint32_t) current_address <= NSEC_MEM_END && (NSEC_MEM_END - (uint32_t)current_address) +1 >= BUFFER_SIZE){
 80402b0:	683b      	ldr	r3, [r7, #0]
 80402b2:	4a12      	ldr	r2, [pc, #72]	; (80402fc <main+0xc4>)
 80402b4:	4293      	cmp	r3, r2
 80402b6:	d807      	bhi.n	80402c8 <main+0x90>
 80402b8:	683b      	ldr	r3, [r7, #0]
 80402ba:	f1c3 6300 	rsb	r3, r3, #134217728	; 0x8000000
 80402be:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 80402c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80402c6:	d2cc      	bcs.n	8040262 <main+0x2a>

    }
    //send the end transmission signal to SPI
    SECURE_SPI_Send_End_Signal();
 80402c8:	f001 fb2a 	bl	8041920 <__SECURE_SPI_Send_End_Signal_veneer>
    HAL_Delay(2000);
 80402cc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80402d0:	f000 f9ae 	bl	8040630 <HAL_Delay>
    //try to receive the classification
    SECURE_SPI_Receive_Classification();
 80402d4:	f001 fb0c 	bl	80418f0 <__SECURE_SPI_Receive_Classification_veneer>
	SECURE_SPI_Toggle_Comm(1);
 80402d8:	2001      	movs	r0, #1
 80402da:	f001 fb11 	bl	8041900 <__SECURE_SPI_Toggle_Comm_veneer>
    SECURE_print_Log("Total number of bytes sent:\n\r");
 80402de:	4808      	ldr	r0, [pc, #32]	; (8040300 <main+0xc8>)
 80402e0:	f001 fb46 	bl	8041970 <__SECURE_print_Log_veneer>
    SECURE_print_Num(numBytesSent);
 80402e4:	6878      	ldr	r0, [r7, #4]
 80402e6:	f001 fb23 	bl	8041930 <__SECURE_print_Num_veneer>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80402ea:	e7fe      	b.n	80402ea <main+0xb2>
 80402ec:	08040000 	.word	0x08040000
 80402f0:	20018028 	.word	0x20018028
 80402f4:	08040421 	.word	0x08040421
 80402f8:	08041990 	.word	0x08041990
 80402fc:	0807ffff 	.word	0x0807ffff
 8040300:	080419cc 	.word	0x080419cc

08040304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8040304:	b580      	push	{r7, lr}
 8040306:	b098      	sub	sp, #96	; 0x60
 8040308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 804030a:	f107 0318 	add.w	r3, r7, #24
 804030e:	2248      	movs	r2, #72	; 0x48
 8040310:	2100      	movs	r1, #0
 8040312:	4618      	mov	r0, r3
 8040314:	f001 fad8 	bl	80418c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8040318:	1d3b      	adds	r3, r7, #4
 804031a:	2200      	movs	r2, #0
 804031c:	601a      	str	r2, [r3, #0]
 804031e:	605a      	str	r2, [r3, #4]
 8040320:	609a      	str	r2, [r3, #8]
 8040322:	60da      	str	r2, [r3, #12]
 8040324:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8040326:	2000      	movs	r0, #0
 8040328:	f000 fa98 	bl	804085c <HAL_PWREx_ControlVoltageScaling>
 804032c:	4603      	mov	r3, r0
 804032e:	2b00      	cmp	r3, #0
 8040330:	d001      	beq.n	8040336 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8040332:	f000 f885 	bl	8040440 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8040336:	2310      	movs	r3, #16
 8040338:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 804033a:	2301      	movs	r3, #1
 804033c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 804033e:	2300      	movs	r3, #0
 8040340:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8040342:	23b0      	movs	r3, #176	; 0xb0
 8040344:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8040346:	2302      	movs	r3, #2
 8040348:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 804034a:	2301      	movs	r3, #1
 804034c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 12;
 804034e:	230c      	movs	r3, #12
 8040350:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 8040352:	2337      	movs	r3, #55	; 0x37
 8040354:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8040356:	2307      	movs	r3, #7
 8040358:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 804035a:	2302      	movs	r3, #2
 804035c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 804035e:	2302      	movs	r3, #2
 8040360:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8040362:	f107 0318 	add.w	r3, r7, #24
 8040366:	4618      	mov	r0, r3
 8040368:	f000 faf8 	bl	804095c <HAL_RCC_OscConfig>
 804036c:	4603      	mov	r3, r0
 804036e:	2b00      	cmp	r3, #0
 8040370:	d001      	beq.n	8040376 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8040372:	f000 f865 	bl	8040440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8040376:	230f      	movs	r3, #15
 8040378:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 804037a:	2303      	movs	r3, #3
 804037c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 804037e:	2300      	movs	r3, #0
 8040380:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8040382:	2300      	movs	r3, #0
 8040384:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8040386:	2300      	movs	r3, #0
 8040388:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 804038a:	1d3b      	adds	r3, r7, #4
 804038c:	2105      	movs	r1, #5
 804038e:	4618      	mov	r0, r3
 8040390:	f000 ffba 	bl	8041308 <HAL_RCC_ClockConfig>
 8040394:	4603      	mov	r3, r0
 8040396:	2b00      	cmp	r3, #0
 8040398:	d001      	beq.n	804039e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 804039a:	f000 f851 	bl	8040440 <Error_Handler>
  }
}
 804039e:	bf00      	nop
 80403a0:	3760      	adds	r7, #96	; 0x60
 80403a2:	46bd      	mov	sp, r7
 80403a4:	bd80      	pop	{r7, pc}
	...

080403a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80403a8:	b480      	push	{r7}
 80403aa:	b083      	sub	sp, #12
 80403ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80403ae:	4b0f      	ldr	r3, [pc, #60]	; (80403ec <MX_DMA_Init+0x44>)
 80403b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80403b2:	4a0e      	ldr	r2, [pc, #56]	; (80403ec <MX_DMA_Init+0x44>)
 80403b4:	f043 0304 	orr.w	r3, r3, #4
 80403b8:	6493      	str	r3, [r2, #72]	; 0x48
 80403ba:	4b0c      	ldr	r3, [pc, #48]	; (80403ec <MX_DMA_Init+0x44>)
 80403bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80403be:	f003 0304 	and.w	r3, r3, #4
 80403c2:	607b      	str	r3, [r7, #4]
 80403c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80403c6:	4b09      	ldr	r3, [pc, #36]	; (80403ec <MX_DMA_Init+0x44>)
 80403c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80403ca:	4a08      	ldr	r2, [pc, #32]	; (80403ec <MX_DMA_Init+0x44>)
 80403cc:	f043 0301 	orr.w	r3, r3, #1
 80403d0:	6493      	str	r3, [r2, #72]	; 0x48
 80403d2:	4b06      	ldr	r3, [pc, #24]	; (80403ec <MX_DMA_Init+0x44>)
 80403d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80403d6:	f003 0301 	and.w	r3, r3, #1
 80403da:	603b      	str	r3, [r7, #0]
 80403dc:	683b      	ldr	r3, [r7, #0]

}
 80403de:	bf00      	nop
 80403e0:	370c      	adds	r7, #12
 80403e2:	46bd      	mov	sp, r7
 80403e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80403e8:	4770      	bx	lr
 80403ea:	bf00      	nop
 80403ec:	40021000 	.word	0x40021000

080403f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80403f0:	b480      	push	{r7}
 80403f2:	b083      	sub	sp, #12
 80403f4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80403f6:	4b09      	ldr	r3, [pc, #36]	; (804041c <MX_GPIO_Init+0x2c>)
 80403f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80403fa:	4a08      	ldr	r2, [pc, #32]	; (804041c <MX_GPIO_Init+0x2c>)
 80403fc:	f043 0304 	orr.w	r3, r3, #4
 8040400:	64d3      	str	r3, [r2, #76]	; 0x4c
 8040402:	4b06      	ldr	r3, [pc, #24]	; (804041c <MX_GPIO_Init+0x2c>)
 8040404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8040406:	f003 0304 	and.w	r3, r3, #4
 804040a:	607b      	str	r3, [r7, #4]
 804040c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 804040e:	bf00      	nop
 8040410:	370c      	adds	r7, #12
 8040412:	46bd      	mov	sp, r7
 8040414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040418:	4770      	bx	lr
 804041a:	bf00      	nop
 804041c:	40021000 	.word	0x40021000

08040420 <NonSecureSecureTransferCompleteCallback>:
  * @note   This function is executed when the transfer complete interrupt
  *         is generated
  * @retval None
  */
static void NonSecureSecureTransferCompleteCallback(DMA_HandleTypeDef *hdma_memtomem_dma1_channelx)
{
 8040420:	b480      	push	{r7}
 8040422:	b083      	sub	sp, #12
 8040424:	af00      	add	r7, sp, #0
 8040426:	6078      	str	r0, [r7, #4]
  transferCompleteDetected = 1;
 8040428:	4b04      	ldr	r3, [pc, #16]	; (804043c <NonSecureSecureTransferCompleteCallback+0x1c>)
 804042a:	2201      	movs	r2, #1
 804042c:	601a      	str	r2, [r3, #0]
}
 804042e:	bf00      	nop
 8040430:	370c      	adds	r7, #12
 8040432:	46bd      	mov	sp, r7
 8040434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040438:	4770      	bx	lr
 804043a:	bf00      	nop
 804043c:	20018028 	.word	0x20018028

08040440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8040440:	b480      	push	{r7}
 8040442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8040444:	b672      	cpsid	i
}
 8040446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8040448:	e7fe      	b.n	8040448 <Error_Handler+0x8>
	...

0804044c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 804044c:	b480      	push	{r7}
 804044e:	b083      	sub	sp, #12
 8040450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8040452:	4b0f      	ldr	r3, [pc, #60]	; (8040490 <HAL_MspInit+0x44>)
 8040454:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8040456:	4a0e      	ldr	r2, [pc, #56]	; (8040490 <HAL_MspInit+0x44>)
 8040458:	f043 0301 	orr.w	r3, r3, #1
 804045c:	6613      	str	r3, [r2, #96]	; 0x60
 804045e:	4b0c      	ldr	r3, [pc, #48]	; (8040490 <HAL_MspInit+0x44>)
 8040460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8040462:	f003 0301 	and.w	r3, r3, #1
 8040466:	607b      	str	r3, [r7, #4]
 8040468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 804046a:	4b09      	ldr	r3, [pc, #36]	; (8040490 <HAL_MspInit+0x44>)
 804046c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 804046e:	4a08      	ldr	r2, [pc, #32]	; (8040490 <HAL_MspInit+0x44>)
 8040470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8040474:	6593      	str	r3, [r2, #88]	; 0x58
 8040476:	4b06      	ldr	r3, [pc, #24]	; (8040490 <HAL_MspInit+0x44>)
 8040478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 804047a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804047e:	603b      	str	r3, [r7, #0]
 8040480:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8040482:	bf00      	nop
 8040484:	370c      	adds	r7, #12
 8040486:	46bd      	mov	sp, r7
 8040488:	f85d 7b04 	ldr.w	r7, [sp], #4
 804048c:	4770      	bx	lr
 804048e:	bf00      	nop
 8040490:	40021000 	.word	0x40021000

08040494 <MemManage_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8040494:	b480      	push	{r7}
 8040496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8040498:	e7fe      	b.n	8040498 <MemManage_Handler+0x4>

0804049a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 804049a:	b480      	push	{r7}
 804049c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 804049e:	e7fe      	b.n	804049e <UsageFault_Handler+0x4>

080404a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80404a0:	b480      	push	{r7}
 80404a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80404a4:	bf00      	nop
 80404a6:	46bd      	mov	sp, r7
 80404a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80404ac:	4770      	bx	lr

080404ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80404ae:	b480      	push	{r7}
 80404b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80404b2:	bf00      	nop
 80404b4:	46bd      	mov	sp, r7
 80404b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80404ba:	4770      	bx	lr

080404bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80404bc:	b580      	push	{r7, lr}
 80404be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80404c0:	f000 f896 	bl	80405f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80404c4:	bf00      	nop
 80404c6:	bd80      	pop	{r7, pc}

080404c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80404c8:	b480      	push	{r7}
 80404ca:	af00      	add	r7, sp, #0
#endif

  /* Non-secure main application shall call SystemCoreClockUpdate() to update */
  /* the SystemCoreClock variable to insure non-secure application relies on  */
  /* the initial clock reference set by secure application.                   */
}
 80404cc:	bf00      	nop
 80404ce:	46bd      	mov	sp, r7
 80404d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80404d4:	4770      	bx	lr
	...

080404d8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80404d8:	b580      	push	{r7, lr}
 80404da:	af00      	add	r7, sp, #0
  /* Get the SystemCoreClock value from the secure domain */
  SystemCoreClock = SECURE_SystemCoreClockUpdate();
 80404dc:	f001 fa40 	bl	8041960 <__SECURE_SystemCoreClockUpdate_veneer>
 80404e0:	4603      	mov	r3, r0
 80404e2:	4a02      	ldr	r2, [pc, #8]	; (80404ec <SystemCoreClockUpdate+0x14>)
 80404e4:	6013      	str	r3, [r2, #0]
}
 80404e6:	bf00      	nop
 80404e8:	bd80      	pop	{r7, pc}
 80404ea:	bf00      	nop
 80404ec:	20018000 	.word	0x20018000

080404f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80404f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8040528 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80404f4:	f7ff ffe8 	bl	80404c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80404f8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80404fa:	e003      	b.n	8040504 <LoopCopyDataInit>

080404fc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80404fc:	4b0b      	ldr	r3, [pc, #44]	; (804052c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80404fe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8040500:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8040502:	3104      	adds	r1, #4

08040504 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8040504:	480a      	ldr	r0, [pc, #40]	; (8040530 <LoopForever+0xa>)
	ldr	r3, =_edata
 8040506:	4b0b      	ldr	r3, [pc, #44]	; (8040534 <LoopForever+0xe>)
	adds	r2, r0, r1
 8040508:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 804050a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 804050c:	d3f6      	bcc.n	80404fc <CopyDataInit>
	ldr	r2, =_sbss
 804050e:	4a0a      	ldr	r2, [pc, #40]	; (8040538 <LoopForever+0x12>)
	b	LoopFillZerobss
 8040510:	e002      	b.n	8040518 <LoopFillZerobss>

08040512 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8040512:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8040514:	f842 3b04 	str.w	r3, [r2], #4

08040518 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8040518:	4b08      	ldr	r3, [pc, #32]	; (804053c <LoopForever+0x16>)
	cmp	r2, r3
 804051a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 804051c:	d3f9      	bcc.n	8040512 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 804051e:	f001 f9af 	bl	8041880 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8040522:	f7ff fe89 	bl	8040238 <main>

08040526 <LoopForever>:

LoopForever:
    b LoopForever
 8040526:	e7fe      	b.n	8040526 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8040528:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 804052c:	08041a44 	.word	0x08041a44
	ldr	r0, =_sdata
 8040530:	20018000 	.word	0x20018000
	ldr	r3, =_edata
 8040534:	2001800c 	.word	0x2001800c
	ldr	r2, =_sbss
 8040538:	2001800c 	.word	0x2001800c
	ldr	r3, = _ebss
 804053c:	20018030 	.word	0x20018030

08040540 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8040540:	e7fe      	b.n	8040540 <ADC1_2_IRQHandler>

08040542 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8040542:	b580      	push	{r7, lr}
 8040544:	b082      	sub	sp, #8
 8040546:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8040548:	2300      	movs	r3, #0
 804054a:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 804054c:	2004      	movs	r0, #4
 804054e:	f000 f945 	bl	80407dc <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8040552:	f7ff ffc1 	bl	80404d8 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8040556:	2000      	movs	r0, #0
 8040558:	f000 f80e 	bl	8040578 <HAL_InitTick>
 804055c:	4603      	mov	r3, r0
 804055e:	2b00      	cmp	r3, #0
 8040560:	d002      	beq.n	8040568 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8040562:	2301      	movs	r3, #1
 8040564:	71fb      	strb	r3, [r7, #7]
 8040566:	e001      	b.n	804056c <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8040568:	f7ff ff70 	bl	804044c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 804056c:	79fb      	ldrb	r3, [r7, #7]
}
 804056e:	4618      	mov	r0, r3
 8040570:	3708      	adds	r7, #8
 8040572:	46bd      	mov	sp, r7
 8040574:	bd80      	pop	{r7, pc}
	...

08040578 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8040578:	b580      	push	{r7, lr}
 804057a:	b084      	sub	sp, #16
 804057c:	af00      	add	r7, sp, #0
 804057e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8040580:	2300      	movs	r3, #0
 8040582:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8040584:	4b17      	ldr	r3, [pc, #92]	; (80405e4 <HAL_InitTick+0x6c>)
 8040586:	781b      	ldrb	r3, [r3, #0]
 8040588:	2b00      	cmp	r3, #0
 804058a:	d023      	beq.n	80405d4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 804058c:	4b16      	ldr	r3, [pc, #88]	; (80405e8 <HAL_InitTick+0x70>)
 804058e:	681a      	ldr	r2, [r3, #0]
 8040590:	4b14      	ldr	r3, [pc, #80]	; (80405e4 <HAL_InitTick+0x6c>)
 8040592:	781b      	ldrb	r3, [r3, #0]
 8040594:	4619      	mov	r1, r3
 8040596:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 804059a:	fbb3 f3f1 	udiv	r3, r3, r1
 804059e:	fbb2 f3f3 	udiv	r3, r2, r3
 80405a2:	4618      	mov	r0, r3
 80405a4:	f000 f93f 	bl	8040826 <HAL_SYSTICK_Config>
 80405a8:	4603      	mov	r3, r0
 80405aa:	2b00      	cmp	r3, #0
 80405ac:	d10f      	bne.n	80405ce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80405ae:	687b      	ldr	r3, [r7, #4]
 80405b0:	2b07      	cmp	r3, #7
 80405b2:	d809      	bhi.n	80405c8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80405b4:	2200      	movs	r2, #0
 80405b6:	6879      	ldr	r1, [r7, #4]
 80405b8:	f04f 30ff 	mov.w	r0, #4294967295
 80405bc:	f000 f919 	bl	80407f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80405c0:	4a0a      	ldr	r2, [pc, #40]	; (80405ec <HAL_InitTick+0x74>)
 80405c2:	687b      	ldr	r3, [r7, #4]
 80405c4:	6013      	str	r3, [r2, #0]
 80405c6:	e007      	b.n	80405d8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80405c8:	2301      	movs	r3, #1
 80405ca:	73fb      	strb	r3, [r7, #15]
 80405cc:	e004      	b.n	80405d8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80405ce:	2301      	movs	r3, #1
 80405d0:	73fb      	strb	r3, [r7, #15]
 80405d2:	e001      	b.n	80405d8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80405d4:	2301      	movs	r3, #1
 80405d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80405d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80405da:	4618      	mov	r0, r3
 80405dc:	3710      	adds	r7, #16
 80405de:	46bd      	mov	sp, r7
 80405e0:	bd80      	pop	{r7, pc}
 80405e2:	bf00      	nop
 80405e4:	20018008 	.word	0x20018008
 80405e8:	20018000 	.word	0x20018000
 80405ec:	20018004 	.word	0x20018004

080405f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80405f0:	b480      	push	{r7}
 80405f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80405f4:	4b06      	ldr	r3, [pc, #24]	; (8040610 <HAL_IncTick+0x20>)
 80405f6:	781b      	ldrb	r3, [r3, #0]
 80405f8:	461a      	mov	r2, r3
 80405fa:	4b06      	ldr	r3, [pc, #24]	; (8040614 <HAL_IncTick+0x24>)
 80405fc:	681b      	ldr	r3, [r3, #0]
 80405fe:	4413      	add	r3, r2
 8040600:	4a04      	ldr	r2, [pc, #16]	; (8040614 <HAL_IncTick+0x24>)
 8040602:	6013      	str	r3, [r2, #0]
}
 8040604:	bf00      	nop
 8040606:	46bd      	mov	sp, r7
 8040608:	f85d 7b04 	ldr.w	r7, [sp], #4
 804060c:	4770      	bx	lr
 804060e:	bf00      	nop
 8040610:	20018008 	.word	0x20018008
 8040614:	2001802c 	.word	0x2001802c

08040618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8040618:	b480      	push	{r7}
 804061a:	af00      	add	r7, sp, #0
  return uwTick;
 804061c:	4b03      	ldr	r3, [pc, #12]	; (804062c <HAL_GetTick+0x14>)
 804061e:	681b      	ldr	r3, [r3, #0]
}
 8040620:	4618      	mov	r0, r3
 8040622:	46bd      	mov	sp, r7
 8040624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040628:	4770      	bx	lr
 804062a:	bf00      	nop
 804062c:	2001802c 	.word	0x2001802c

08040630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8040630:	b580      	push	{r7, lr}
 8040632:	b084      	sub	sp, #16
 8040634:	af00      	add	r7, sp, #0
 8040636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8040638:	f7ff ffee 	bl	8040618 <HAL_GetTick>
 804063c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 804063e:	687b      	ldr	r3, [r7, #4]
 8040640:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8040642:	68fb      	ldr	r3, [r7, #12]
 8040644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8040648:	d005      	beq.n	8040656 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 804064a:	4b0a      	ldr	r3, [pc, #40]	; (8040674 <HAL_Delay+0x44>)
 804064c:	781b      	ldrb	r3, [r3, #0]
 804064e:	461a      	mov	r2, r3
 8040650:	68fb      	ldr	r3, [r7, #12]
 8040652:	4413      	add	r3, r2
 8040654:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8040656:	bf00      	nop
 8040658:	f7ff ffde 	bl	8040618 <HAL_GetTick>
 804065c:	4602      	mov	r2, r0
 804065e:	68bb      	ldr	r3, [r7, #8]
 8040660:	1ad3      	subs	r3, r2, r3
 8040662:	68fa      	ldr	r2, [r7, #12]
 8040664:	429a      	cmp	r2, r3
 8040666:	d8f7      	bhi.n	8040658 <HAL_Delay+0x28>
  {
  }
}
 8040668:	bf00      	nop
 804066a:	bf00      	nop
 804066c:	3710      	adds	r7, #16
 804066e:	46bd      	mov	sp, r7
 8040670:	bd80      	pop	{r7, pc}
 8040672:	bf00      	nop
 8040674:	20018008 	.word	0x20018008

08040678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040678:	b480      	push	{r7}
 804067a:	b085      	sub	sp, #20
 804067c:	af00      	add	r7, sp, #0
 804067e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8040680:	687b      	ldr	r3, [r7, #4]
 8040682:	f003 0307 	and.w	r3, r3, #7
 8040686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8040688:	4b0c      	ldr	r3, [pc, #48]	; (80406bc <__NVIC_SetPriorityGrouping+0x44>)
 804068a:	68db      	ldr	r3, [r3, #12]
 804068c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 804068e:	68ba      	ldr	r2, [r7, #8]
 8040690:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8040694:	4013      	ands	r3, r2
 8040696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8040698:	68fb      	ldr	r3, [r7, #12]
 804069a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 804069c:	68bb      	ldr	r3, [r7, #8]
 804069e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80406a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80406a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80406a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80406aa:	4a04      	ldr	r2, [pc, #16]	; (80406bc <__NVIC_SetPriorityGrouping+0x44>)
 80406ac:	68bb      	ldr	r3, [r7, #8]
 80406ae:	60d3      	str	r3, [r2, #12]
}
 80406b0:	bf00      	nop
 80406b2:	3714      	adds	r7, #20
 80406b4:	46bd      	mov	sp, r7
 80406b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80406ba:	4770      	bx	lr
 80406bc:	e000ed00 	.word	0xe000ed00

080406c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80406c0:	b480      	push	{r7}
 80406c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80406c4:	4b04      	ldr	r3, [pc, #16]	; (80406d8 <__NVIC_GetPriorityGrouping+0x18>)
 80406c6:	68db      	ldr	r3, [r3, #12]
 80406c8:	0a1b      	lsrs	r3, r3, #8
 80406ca:	f003 0307 	and.w	r3, r3, #7
}
 80406ce:	4618      	mov	r0, r3
 80406d0:	46bd      	mov	sp, r7
 80406d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80406d6:	4770      	bx	lr
 80406d8:	e000ed00 	.word	0xe000ed00

080406dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80406dc:	b480      	push	{r7}
 80406de:	b083      	sub	sp, #12
 80406e0:	af00      	add	r7, sp, #0
 80406e2:	4603      	mov	r3, r0
 80406e4:	6039      	str	r1, [r7, #0]
 80406e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80406e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80406ec:	2b00      	cmp	r3, #0
 80406ee:	db0a      	blt.n	8040706 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80406f0:	683b      	ldr	r3, [r7, #0]
 80406f2:	b2da      	uxtb	r2, r3
 80406f4:	490c      	ldr	r1, [pc, #48]	; (8040728 <__NVIC_SetPriority+0x4c>)
 80406f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80406fa:	0152      	lsls	r2, r2, #5
 80406fc:	b2d2      	uxtb	r2, r2
 80406fe:	440b      	add	r3, r1
 8040700:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8040704:	e00a      	b.n	804071c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040706:	683b      	ldr	r3, [r7, #0]
 8040708:	b2da      	uxtb	r2, r3
 804070a:	4908      	ldr	r1, [pc, #32]	; (804072c <__NVIC_SetPriority+0x50>)
 804070c:	79fb      	ldrb	r3, [r7, #7]
 804070e:	f003 030f 	and.w	r3, r3, #15
 8040712:	3b04      	subs	r3, #4
 8040714:	0152      	lsls	r2, r2, #5
 8040716:	b2d2      	uxtb	r2, r2
 8040718:	440b      	add	r3, r1
 804071a:	761a      	strb	r2, [r3, #24]
}
 804071c:	bf00      	nop
 804071e:	370c      	adds	r7, #12
 8040720:	46bd      	mov	sp, r7
 8040722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040726:	4770      	bx	lr
 8040728:	e000e100 	.word	0xe000e100
 804072c:	e000ed00 	.word	0xe000ed00

08040730 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040730:	b480      	push	{r7}
 8040732:	b089      	sub	sp, #36	; 0x24
 8040734:	af00      	add	r7, sp, #0
 8040736:	60f8      	str	r0, [r7, #12]
 8040738:	60b9      	str	r1, [r7, #8]
 804073a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 804073c:	68fb      	ldr	r3, [r7, #12]
 804073e:	f003 0307 	and.w	r3, r3, #7
 8040742:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8040744:	69fb      	ldr	r3, [r7, #28]
 8040746:	f1c3 0307 	rsb	r3, r3, #7
 804074a:	2b03      	cmp	r3, #3
 804074c:	bf28      	it	cs
 804074e:	2303      	movcs	r3, #3
 8040750:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8040752:	69fb      	ldr	r3, [r7, #28]
 8040754:	3303      	adds	r3, #3
 8040756:	2b06      	cmp	r3, #6
 8040758:	d902      	bls.n	8040760 <NVIC_EncodePriority+0x30>
 804075a:	69fb      	ldr	r3, [r7, #28]
 804075c:	3b04      	subs	r3, #4
 804075e:	e000      	b.n	8040762 <NVIC_EncodePriority+0x32>
 8040760:	2300      	movs	r3, #0
 8040762:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040764:	f04f 32ff 	mov.w	r2, #4294967295
 8040768:	69bb      	ldr	r3, [r7, #24]
 804076a:	fa02 f303 	lsl.w	r3, r2, r3
 804076e:	43da      	mvns	r2, r3
 8040770:	68bb      	ldr	r3, [r7, #8]
 8040772:	401a      	ands	r2, r3
 8040774:	697b      	ldr	r3, [r7, #20]
 8040776:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8040778:	f04f 31ff 	mov.w	r1, #4294967295
 804077c:	697b      	ldr	r3, [r7, #20]
 804077e:	fa01 f303 	lsl.w	r3, r1, r3
 8040782:	43d9      	mvns	r1, r3
 8040784:	687b      	ldr	r3, [r7, #4]
 8040786:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040788:	4313      	orrs	r3, r2
         );
}
 804078a:	4618      	mov	r0, r3
 804078c:	3724      	adds	r7, #36	; 0x24
 804078e:	46bd      	mov	sp, r7
 8040790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040794:	4770      	bx	lr
	...

08040798 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8040798:	b580      	push	{r7, lr}
 804079a:	b082      	sub	sp, #8
 804079c:	af00      	add	r7, sp, #0
 804079e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80407a0:	687b      	ldr	r3, [r7, #4]
 80407a2:	3b01      	subs	r3, #1
 80407a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80407a8:	d301      	bcc.n	80407ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80407aa:	2301      	movs	r3, #1
 80407ac:	e00f      	b.n	80407ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80407ae:	4a0a      	ldr	r2, [pc, #40]	; (80407d8 <SysTick_Config+0x40>)
 80407b0:	687b      	ldr	r3, [r7, #4]
 80407b2:	3b01      	subs	r3, #1
 80407b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80407b6:	2107      	movs	r1, #7
 80407b8:	f04f 30ff 	mov.w	r0, #4294967295
 80407bc:	f7ff ff8e 	bl	80406dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80407c0:	4b05      	ldr	r3, [pc, #20]	; (80407d8 <SysTick_Config+0x40>)
 80407c2:	2200      	movs	r2, #0
 80407c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80407c6:	4b04      	ldr	r3, [pc, #16]	; (80407d8 <SysTick_Config+0x40>)
 80407c8:	2207      	movs	r2, #7
 80407ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80407cc:	2300      	movs	r3, #0
}
 80407ce:	4618      	mov	r0, r3
 80407d0:	3708      	adds	r7, #8
 80407d2:	46bd      	mov	sp, r7
 80407d4:	bd80      	pop	{r7, pc}
 80407d6:	bf00      	nop
 80407d8:	e000e010 	.word	0xe000e010

080407dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80407dc:	b580      	push	{r7, lr}
 80407de:	b082      	sub	sp, #8
 80407e0:	af00      	add	r7, sp, #0
 80407e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80407e4:	6878      	ldr	r0, [r7, #4]
 80407e6:	f7ff ff47 	bl	8040678 <__NVIC_SetPriorityGrouping>
}
 80407ea:	bf00      	nop
 80407ec:	3708      	adds	r7, #8
 80407ee:	46bd      	mov	sp, r7
 80407f0:	bd80      	pop	{r7, pc}

080407f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80407f2:	b580      	push	{r7, lr}
 80407f4:	b086      	sub	sp, #24
 80407f6:	af00      	add	r7, sp, #0
 80407f8:	4603      	mov	r3, r0
 80407fa:	60b9      	str	r1, [r7, #8]
 80407fc:	607a      	str	r2, [r7, #4]
 80407fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8040800:	f7ff ff5e 	bl	80406c0 <__NVIC_GetPriorityGrouping>
 8040804:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8040806:	687a      	ldr	r2, [r7, #4]
 8040808:	68b9      	ldr	r1, [r7, #8]
 804080a:	6978      	ldr	r0, [r7, #20]
 804080c:	f7ff ff90 	bl	8040730 <NVIC_EncodePriority>
 8040810:	4602      	mov	r2, r0
 8040812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8040816:	4611      	mov	r1, r2
 8040818:	4618      	mov	r0, r3
 804081a:	f7ff ff5f 	bl	80406dc <__NVIC_SetPriority>
}
 804081e:	bf00      	nop
 8040820:	3718      	adds	r7, #24
 8040822:	46bd      	mov	sp, r7
 8040824:	bd80      	pop	{r7, pc}

08040826 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8040826:	b580      	push	{r7, lr}
 8040828:	b082      	sub	sp, #8
 804082a:	af00      	add	r7, sp, #0
 804082c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 804082e:	6878      	ldr	r0, [r7, #4]
 8040830:	f7ff ffb2 	bl	8040798 <SysTick_Config>
 8040834:	4603      	mov	r3, r0
}
 8040836:	4618      	mov	r0, r3
 8040838:	3708      	adds	r7, #8
 804083a:	46bd      	mov	sp, r7
 804083c:	bd80      	pop	{r7, pc}
	...

08040840 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8040840:	b480      	push	{r7}
 8040842:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8040844:	4b04      	ldr	r3, [pc, #16]	; (8040858 <HAL_PWREx_GetVoltageRange+0x18>)
 8040846:	681b      	ldr	r3, [r3, #0]
 8040848:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 804084c:	4618      	mov	r0, r3
 804084e:	46bd      	mov	sp, r7
 8040850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040854:	4770      	bx	lr
 8040856:	bf00      	nop
 8040858:	40007000 	.word	0x40007000

0804085c <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 804085c:	b580      	push	{r7, lr}
 804085e:	b084      	sub	sp, #16
 8040860:	af00      	add	r7, sp, #0
 8040862:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8040864:	4b27      	ldr	r3, [pc, #156]	; (8040904 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8040866:	681b      	ldr	r3, [r3, #0]
 8040868:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 804086c:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 804086e:	f000 f851 	bl	8040914 <HAL_PWREx_SMPS_GetEffectiveMode>
 8040872:	4603      	mov	r3, r0
 8040874:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8040878:	d101      	bne.n	804087e <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 804087a:	2301      	movs	r3, #1
 804087c:	e03e      	b.n	80408fc <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 804087e:	4b21      	ldr	r3, [pc, #132]	; (8040904 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8040880:	68db      	ldr	r3, [r3, #12]
 8040882:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8040886:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 804088a:	d101      	bne.n	8040890 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 804088c:	2301      	movs	r3, #1
 804088e:	e035      	b.n	80408fc <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8040890:	68ba      	ldr	r2, [r7, #8]
 8040892:	687b      	ldr	r3, [r7, #4]
 8040894:	429a      	cmp	r2, r3
 8040896:	d101      	bne.n	804089c <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8040898:	2300      	movs	r3, #0
 804089a:	e02f      	b.n	80408fc <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 804089c:	4b19      	ldr	r3, [pc, #100]	; (8040904 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 804089e:	681b      	ldr	r3, [r3, #0]
 80408a0:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80408a4:	4917      	ldr	r1, [pc, #92]	; (8040904 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80408a6:	687b      	ldr	r3, [r7, #4]
 80408a8:	4313      	orrs	r3, r2
 80408aa:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 80408ac:	4b16      	ldr	r3, [pc, #88]	; (8040908 <HAL_PWREx_ControlVoltageScaling+0xac>)
 80408ae:	681b      	ldr	r3, [r3, #0]
 80408b0:	095b      	lsrs	r3, r3, #5
 80408b2:	4a16      	ldr	r2, [pc, #88]	; (804090c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80408b4:	fba2 2303 	umull	r2, r3, r2, r3
 80408b8:	09db      	lsrs	r3, r3, #7
 80408ba:	2232      	movs	r2, #50	; 0x32
 80408bc:	fb02 f303 	mul.w	r3, r2, r3
 80408c0:	4a13      	ldr	r2, [pc, #76]	; (8040910 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80408c2:	fba2 2303 	umull	r2, r3, r2, r3
 80408c6:	08db      	lsrs	r3, r3, #3
 80408c8:	3301      	adds	r3, #1
 80408ca:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80408cc:	e002      	b.n	80408d4 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 80408ce:	68fb      	ldr	r3, [r7, #12]
 80408d0:	3b01      	subs	r3, #1
 80408d2:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80408d4:	4b0b      	ldr	r3, [pc, #44]	; (8040904 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80408d6:	695b      	ldr	r3, [r3, #20]
 80408d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80408dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80408e0:	d102      	bne.n	80408e8 <HAL_PWREx_ControlVoltageScaling+0x8c>
 80408e2:	68fb      	ldr	r3, [r7, #12]
 80408e4:	2b00      	cmp	r3, #0
 80408e6:	d1f2      	bne.n	80408ce <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80408e8:	4b06      	ldr	r3, [pc, #24]	; (8040904 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80408ea:	695b      	ldr	r3, [r3, #20]
 80408ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80408f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80408f4:	d101      	bne.n	80408fa <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 80408f6:	2303      	movs	r3, #3
 80408f8:	e000      	b.n	80408fc <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 80408fa:	2300      	movs	r3, #0
}
 80408fc:	4618      	mov	r0, r3
 80408fe:	3710      	adds	r7, #16
 8040900:	46bd      	mov	sp, r7
 8040902:	bd80      	pop	{r7, pc}
 8040904:	40007000 	.word	0x40007000
 8040908:	20018000 	.word	0x20018000
 804090c:	0a7c5ac5 	.word	0x0a7c5ac5
 8040910:	cccccccd 	.word	0xcccccccd

08040914 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8040914:	b480      	push	{r7}
 8040916:	b083      	sub	sp, #12
 8040918:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 804091a:	4b0f      	ldr	r3, [pc, #60]	; (8040958 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 804091c:	691b      	ldr	r3, [r3, #16]
 804091e:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8040920:	683b      	ldr	r3, [r7, #0]
 8040922:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8040926:	2b00      	cmp	r3, #0
 8040928:	d003      	beq.n	8040932 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 804092a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 804092e:	607b      	str	r3, [r7, #4]
 8040930:	e00a      	b.n	8040948 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8040932:	683b      	ldr	r3, [r7, #0]
 8040934:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8040938:	2b00      	cmp	r3, #0
 804093a:	d103      	bne.n	8040944 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 804093c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8040940:	607b      	str	r3, [r7, #4]
 8040942:	e001      	b.n	8040948 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8040944:	2300      	movs	r3, #0
 8040946:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8040948:	687b      	ldr	r3, [r7, #4]
}
 804094a:	4618      	mov	r0, r3
 804094c:	370c      	adds	r7, #12
 804094e:	46bd      	mov	sp, r7
 8040950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040954:	4770      	bx	lr
 8040956:	bf00      	nop
 8040958:	40007000 	.word	0x40007000

0804095c <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 804095c:	b580      	push	{r7, lr}
 804095e:	b088      	sub	sp, #32
 8040960:	af00      	add	r7, sp, #0
 8040962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8040964:	687b      	ldr	r3, [r7, #4]
 8040966:	2b00      	cmp	r3, #0
 8040968:	d102      	bne.n	8040970 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 804096a:	2301      	movs	r3, #1
 804096c:	f000 bcc2 	b.w	80412f4 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8040970:	4b99      	ldr	r3, [pc, #612]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040972:	689b      	ldr	r3, [r3, #8]
 8040974:	f003 030c 	and.w	r3, r3, #12
 8040978:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 804097a:	4b97      	ldr	r3, [pc, #604]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 804097c:	68db      	ldr	r3, [r3, #12]
 804097e:	f003 0303 	and.w	r3, r3, #3
 8040982:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8040984:	687b      	ldr	r3, [r7, #4]
 8040986:	681b      	ldr	r3, [r3, #0]
 8040988:	f003 0310 	and.w	r3, r3, #16
 804098c:	2b00      	cmp	r3, #0
 804098e:	f000 80e9 	beq.w	8040b64 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8040992:	69bb      	ldr	r3, [r7, #24]
 8040994:	2b00      	cmp	r3, #0
 8040996:	d006      	beq.n	80409a6 <HAL_RCC_OscConfig+0x4a>
 8040998:	69bb      	ldr	r3, [r7, #24]
 804099a:	2b0c      	cmp	r3, #12
 804099c:	f040 8083 	bne.w	8040aa6 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80409a0:	697b      	ldr	r3, [r7, #20]
 80409a2:	2b01      	cmp	r3, #1
 80409a4:	d17f      	bne.n	8040aa6 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80409a6:	4b8c      	ldr	r3, [pc, #560]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 80409a8:	681b      	ldr	r3, [r3, #0]
 80409aa:	f003 0302 	and.w	r3, r3, #2
 80409ae:	2b00      	cmp	r3, #0
 80409b0:	d006      	beq.n	80409c0 <HAL_RCC_OscConfig+0x64>
 80409b2:	687b      	ldr	r3, [r7, #4]
 80409b4:	69db      	ldr	r3, [r3, #28]
 80409b6:	2b00      	cmp	r3, #0
 80409b8:	d102      	bne.n	80409c0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80409ba:	2301      	movs	r3, #1
 80409bc:	f000 bc9a 	b.w	80412f4 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80409c0:	687b      	ldr	r3, [r7, #4]
 80409c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80409c4:	4b84      	ldr	r3, [pc, #528]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 80409c6:	681b      	ldr	r3, [r3, #0]
 80409c8:	f003 0308 	and.w	r3, r3, #8
 80409cc:	2b00      	cmp	r3, #0
 80409ce:	d004      	beq.n	80409da <HAL_RCC_OscConfig+0x7e>
 80409d0:	4b81      	ldr	r3, [pc, #516]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 80409d2:	681b      	ldr	r3, [r3, #0]
 80409d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80409d8:	e005      	b.n	80409e6 <HAL_RCC_OscConfig+0x8a>
 80409da:	4b7f      	ldr	r3, [pc, #508]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 80409dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80409e0:	091b      	lsrs	r3, r3, #4
 80409e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80409e6:	4293      	cmp	r3, r2
 80409e8:	d224      	bcs.n	8040a34 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80409ea:	687b      	ldr	r3, [r7, #4]
 80409ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80409ee:	4618      	mov	r0, r3
 80409f0:	f000 fe74 	bl	80416dc <RCC_SetFlashLatencyFromMSIRange>
 80409f4:	4603      	mov	r3, r0
 80409f6:	2b00      	cmp	r3, #0
 80409f8:	d002      	beq.n	8040a00 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 80409fa:	2301      	movs	r3, #1
 80409fc:	f000 bc7a 	b.w	80412f4 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8040a00:	4b75      	ldr	r3, [pc, #468]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a02:	681b      	ldr	r3, [r3, #0]
 8040a04:	4a74      	ldr	r2, [pc, #464]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a06:	f043 0308 	orr.w	r3, r3, #8
 8040a0a:	6013      	str	r3, [r2, #0]
 8040a0c:	4b72      	ldr	r3, [pc, #456]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a0e:	681b      	ldr	r3, [r3, #0]
 8040a10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8040a14:	687b      	ldr	r3, [r7, #4]
 8040a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8040a18:	496f      	ldr	r1, [pc, #444]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a1a:	4313      	orrs	r3, r2
 8040a1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8040a1e:	4b6e      	ldr	r3, [pc, #440]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a20:	685b      	ldr	r3, [r3, #4]
 8040a22:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8040a26:	687b      	ldr	r3, [r7, #4]
 8040a28:	6a1b      	ldr	r3, [r3, #32]
 8040a2a:	021b      	lsls	r3, r3, #8
 8040a2c:	496a      	ldr	r1, [pc, #424]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a2e:	4313      	orrs	r3, r2
 8040a30:	604b      	str	r3, [r1, #4]
 8040a32:	e026      	b.n	8040a82 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8040a34:	4b68      	ldr	r3, [pc, #416]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a36:	681b      	ldr	r3, [r3, #0]
 8040a38:	4a67      	ldr	r2, [pc, #412]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a3a:	f043 0308 	orr.w	r3, r3, #8
 8040a3e:	6013      	str	r3, [r2, #0]
 8040a40:	4b65      	ldr	r3, [pc, #404]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a42:	681b      	ldr	r3, [r3, #0]
 8040a44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8040a48:	687b      	ldr	r3, [r7, #4]
 8040a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8040a4c:	4962      	ldr	r1, [pc, #392]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a4e:	4313      	orrs	r3, r2
 8040a50:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8040a52:	4b61      	ldr	r3, [pc, #388]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a54:	685b      	ldr	r3, [r3, #4]
 8040a56:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8040a5a:	687b      	ldr	r3, [r7, #4]
 8040a5c:	6a1b      	ldr	r3, [r3, #32]
 8040a5e:	021b      	lsls	r3, r3, #8
 8040a60:	495d      	ldr	r1, [pc, #372]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040a62:	4313      	orrs	r3, r2
 8040a64:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8040a66:	69bb      	ldr	r3, [r7, #24]
 8040a68:	2b00      	cmp	r3, #0
 8040a6a:	d10a      	bne.n	8040a82 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8040a6c:	687b      	ldr	r3, [r7, #4]
 8040a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8040a70:	4618      	mov	r0, r3
 8040a72:	f000 fe33 	bl	80416dc <RCC_SetFlashLatencyFromMSIRange>
 8040a76:	4603      	mov	r3, r0
 8040a78:	2b00      	cmp	r3, #0
 8040a7a:	d002      	beq.n	8040a82 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8040a7c:	2301      	movs	r3, #1
 8040a7e:	f000 bc39 	b.w	80412f4 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8040a82:	f000 fe17 	bl	80416b4 <HAL_RCC_GetHCLKFreq>
 8040a86:	4603      	mov	r3, r0
 8040a88:	4a54      	ldr	r2, [pc, #336]	; (8040bdc <HAL_RCC_OscConfig+0x280>)
 8040a8a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8040a8c:	4b54      	ldr	r3, [pc, #336]	; (8040be0 <HAL_RCC_OscConfig+0x284>)
 8040a8e:	681b      	ldr	r3, [r3, #0]
 8040a90:	4618      	mov	r0, r3
 8040a92:	f7ff fd71 	bl	8040578 <HAL_InitTick>
 8040a96:	4603      	mov	r3, r0
 8040a98:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8040a9a:	7bfb      	ldrb	r3, [r7, #15]
 8040a9c:	2b00      	cmp	r3, #0
 8040a9e:	d060      	beq.n	8040b62 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8040aa0:	7bfb      	ldrb	r3, [r7, #15]
 8040aa2:	f000 bc27 	b.w	80412f4 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8040aa6:	687b      	ldr	r3, [r7, #4]
 8040aa8:	69db      	ldr	r3, [r3, #28]
 8040aaa:	2b00      	cmp	r3, #0
 8040aac:	d039      	beq.n	8040b22 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8040aae:	4b4a      	ldr	r3, [pc, #296]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040ab0:	681b      	ldr	r3, [r3, #0]
 8040ab2:	4a49      	ldr	r2, [pc, #292]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040ab4:	f043 0301 	orr.w	r3, r3, #1
 8040ab8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8040aba:	f7ff fdad 	bl	8040618 <HAL_GetTick>
 8040abe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8040ac0:	e00f      	b.n	8040ae2 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8040ac2:	f7ff fda9 	bl	8040618 <HAL_GetTick>
 8040ac6:	4602      	mov	r2, r0
 8040ac8:	693b      	ldr	r3, [r7, #16]
 8040aca:	1ad3      	subs	r3, r2, r3
 8040acc:	2b02      	cmp	r3, #2
 8040ace:	d908      	bls.n	8040ae2 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8040ad0:	4b41      	ldr	r3, [pc, #260]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040ad2:	681b      	ldr	r3, [r3, #0]
 8040ad4:	f003 0302 	and.w	r3, r3, #2
 8040ad8:	2b00      	cmp	r3, #0
 8040ada:	d102      	bne.n	8040ae2 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8040adc:	2303      	movs	r3, #3
 8040ade:	f000 bc09 	b.w	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8040ae2:	4b3d      	ldr	r3, [pc, #244]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040ae4:	681b      	ldr	r3, [r3, #0]
 8040ae6:	f003 0302 	and.w	r3, r3, #2
 8040aea:	2b00      	cmp	r3, #0
 8040aec:	d0e9      	beq.n	8040ac2 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8040aee:	4b3a      	ldr	r3, [pc, #232]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040af0:	681b      	ldr	r3, [r3, #0]
 8040af2:	4a39      	ldr	r2, [pc, #228]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040af4:	f043 0308 	orr.w	r3, r3, #8
 8040af8:	6013      	str	r3, [r2, #0]
 8040afa:	4b37      	ldr	r3, [pc, #220]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040afc:	681b      	ldr	r3, [r3, #0]
 8040afe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8040b02:	687b      	ldr	r3, [r7, #4]
 8040b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8040b06:	4934      	ldr	r1, [pc, #208]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040b08:	4313      	orrs	r3, r2
 8040b0a:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8040b0c:	4b32      	ldr	r3, [pc, #200]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040b0e:	685b      	ldr	r3, [r3, #4]
 8040b10:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8040b14:	687b      	ldr	r3, [r7, #4]
 8040b16:	6a1b      	ldr	r3, [r3, #32]
 8040b18:	021b      	lsls	r3, r3, #8
 8040b1a:	492f      	ldr	r1, [pc, #188]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040b1c:	4313      	orrs	r3, r2
 8040b1e:	604b      	str	r3, [r1, #4]
 8040b20:	e020      	b.n	8040b64 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8040b22:	4b2d      	ldr	r3, [pc, #180]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040b24:	681b      	ldr	r3, [r3, #0]
 8040b26:	4a2c      	ldr	r2, [pc, #176]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040b28:	f023 0301 	bic.w	r3, r3, #1
 8040b2c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8040b2e:	f7ff fd73 	bl	8040618 <HAL_GetTick>
 8040b32:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8040b34:	e00e      	b.n	8040b54 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8040b36:	f7ff fd6f 	bl	8040618 <HAL_GetTick>
 8040b3a:	4602      	mov	r2, r0
 8040b3c:	693b      	ldr	r3, [r7, #16]
 8040b3e:	1ad3      	subs	r3, r2, r3
 8040b40:	2b02      	cmp	r3, #2
 8040b42:	d907      	bls.n	8040b54 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8040b44:	4b24      	ldr	r3, [pc, #144]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040b46:	681b      	ldr	r3, [r3, #0]
 8040b48:	f003 0302 	and.w	r3, r3, #2
 8040b4c:	2b00      	cmp	r3, #0
 8040b4e:	d001      	beq.n	8040b54 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8040b50:	2303      	movs	r3, #3
 8040b52:	e3cf      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8040b54:	4b20      	ldr	r3, [pc, #128]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040b56:	681b      	ldr	r3, [r3, #0]
 8040b58:	f003 0302 	and.w	r3, r3, #2
 8040b5c:	2b00      	cmp	r3, #0
 8040b5e:	d1ea      	bne.n	8040b36 <HAL_RCC_OscConfig+0x1da>
 8040b60:	e000      	b.n	8040b64 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8040b62:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8040b64:	687b      	ldr	r3, [r7, #4]
 8040b66:	681b      	ldr	r3, [r3, #0]
 8040b68:	f003 0301 	and.w	r3, r3, #1
 8040b6c:	2b00      	cmp	r3, #0
 8040b6e:	d07e      	beq.n	8040c6e <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8040b70:	69bb      	ldr	r3, [r7, #24]
 8040b72:	2b08      	cmp	r3, #8
 8040b74:	d005      	beq.n	8040b82 <HAL_RCC_OscConfig+0x226>
 8040b76:	69bb      	ldr	r3, [r7, #24]
 8040b78:	2b0c      	cmp	r3, #12
 8040b7a:	d10e      	bne.n	8040b9a <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8040b7c:	697b      	ldr	r3, [r7, #20]
 8040b7e:	2b03      	cmp	r3, #3
 8040b80:	d10b      	bne.n	8040b9a <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8040b82:	4b15      	ldr	r3, [pc, #84]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040b84:	681b      	ldr	r3, [r3, #0]
 8040b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8040b8a:	2b00      	cmp	r3, #0
 8040b8c:	d06e      	beq.n	8040c6c <HAL_RCC_OscConfig+0x310>
 8040b8e:	687b      	ldr	r3, [r7, #4]
 8040b90:	685b      	ldr	r3, [r3, #4]
 8040b92:	2b00      	cmp	r3, #0
 8040b94:	d16a      	bne.n	8040c6c <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 8040b96:	2301      	movs	r3, #1
 8040b98:	e3ac      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8040b9a:	687b      	ldr	r3, [r7, #4]
 8040b9c:	685b      	ldr	r3, [r3, #4]
 8040b9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8040ba2:	d106      	bne.n	8040bb2 <HAL_RCC_OscConfig+0x256>
 8040ba4:	4b0c      	ldr	r3, [pc, #48]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040ba6:	681b      	ldr	r3, [r3, #0]
 8040ba8:	4a0b      	ldr	r2, [pc, #44]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040baa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8040bae:	6013      	str	r3, [r2, #0]
 8040bb0:	e024      	b.n	8040bfc <HAL_RCC_OscConfig+0x2a0>
 8040bb2:	687b      	ldr	r3, [r7, #4]
 8040bb4:	685b      	ldr	r3, [r3, #4]
 8040bb6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8040bba:	d113      	bne.n	8040be4 <HAL_RCC_OscConfig+0x288>
 8040bbc:	4b06      	ldr	r3, [pc, #24]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040bbe:	681b      	ldr	r3, [r3, #0]
 8040bc0:	4a05      	ldr	r2, [pc, #20]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040bc2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8040bc6:	6013      	str	r3, [r2, #0]
 8040bc8:	4b03      	ldr	r3, [pc, #12]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040bca:	681b      	ldr	r3, [r3, #0]
 8040bcc:	4a02      	ldr	r2, [pc, #8]	; (8040bd8 <HAL_RCC_OscConfig+0x27c>)
 8040bce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8040bd2:	6013      	str	r3, [r2, #0]
 8040bd4:	e012      	b.n	8040bfc <HAL_RCC_OscConfig+0x2a0>
 8040bd6:	bf00      	nop
 8040bd8:	40021000 	.word	0x40021000
 8040bdc:	20018000 	.word	0x20018000
 8040be0:	20018004 	.word	0x20018004
 8040be4:	4b8b      	ldr	r3, [pc, #556]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040be6:	681b      	ldr	r3, [r3, #0]
 8040be8:	4a8a      	ldr	r2, [pc, #552]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040bea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8040bee:	6013      	str	r3, [r2, #0]
 8040bf0:	4b88      	ldr	r3, [pc, #544]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040bf2:	681b      	ldr	r3, [r3, #0]
 8040bf4:	4a87      	ldr	r2, [pc, #540]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040bf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8040bfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8040bfc:	687b      	ldr	r3, [r7, #4]
 8040bfe:	685b      	ldr	r3, [r3, #4]
 8040c00:	2b00      	cmp	r3, #0
 8040c02:	d019      	beq.n	8040c38 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8040c04:	f7ff fd08 	bl	8040618 <HAL_GetTick>
 8040c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8040c0a:	e00e      	b.n	8040c2a <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8040c0c:	f7ff fd04 	bl	8040618 <HAL_GetTick>
 8040c10:	4602      	mov	r2, r0
 8040c12:	693b      	ldr	r3, [r7, #16]
 8040c14:	1ad3      	subs	r3, r2, r3
 8040c16:	2b64      	cmp	r3, #100	; 0x64
 8040c18:	d907      	bls.n	8040c2a <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8040c1a:	4b7e      	ldr	r3, [pc, #504]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040c1c:	681b      	ldr	r3, [r3, #0]
 8040c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8040c22:	2b00      	cmp	r3, #0
 8040c24:	d101      	bne.n	8040c2a <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8040c26:	2303      	movs	r3, #3
 8040c28:	e364      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8040c2a:	4b7a      	ldr	r3, [pc, #488]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040c2c:	681b      	ldr	r3, [r3, #0]
 8040c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8040c32:	2b00      	cmp	r3, #0
 8040c34:	d0ea      	beq.n	8040c0c <HAL_RCC_OscConfig+0x2b0>
 8040c36:	e01a      	b.n	8040c6e <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8040c38:	f7ff fcee 	bl	8040618 <HAL_GetTick>
 8040c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8040c3e:	e00e      	b.n	8040c5e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8040c40:	f7ff fcea 	bl	8040618 <HAL_GetTick>
 8040c44:	4602      	mov	r2, r0
 8040c46:	693b      	ldr	r3, [r7, #16]
 8040c48:	1ad3      	subs	r3, r2, r3
 8040c4a:	2b64      	cmp	r3, #100	; 0x64
 8040c4c:	d907      	bls.n	8040c5e <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8040c4e:	4b71      	ldr	r3, [pc, #452]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040c50:	681b      	ldr	r3, [r3, #0]
 8040c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8040c56:	2b00      	cmp	r3, #0
 8040c58:	d001      	beq.n	8040c5e <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8040c5a:	2303      	movs	r3, #3
 8040c5c:	e34a      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8040c5e:	4b6d      	ldr	r3, [pc, #436]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040c60:	681b      	ldr	r3, [r3, #0]
 8040c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8040c66:	2b00      	cmp	r3, #0
 8040c68:	d1ea      	bne.n	8040c40 <HAL_RCC_OscConfig+0x2e4>
 8040c6a:	e000      	b.n	8040c6e <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8040c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8040c6e:	687b      	ldr	r3, [r7, #4]
 8040c70:	681b      	ldr	r3, [r3, #0]
 8040c72:	f003 0302 	and.w	r3, r3, #2
 8040c76:	2b00      	cmp	r3, #0
 8040c78:	d06c      	beq.n	8040d54 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8040c7a:	69bb      	ldr	r3, [r7, #24]
 8040c7c:	2b04      	cmp	r3, #4
 8040c7e:	d005      	beq.n	8040c8c <HAL_RCC_OscConfig+0x330>
 8040c80:	69bb      	ldr	r3, [r7, #24]
 8040c82:	2b0c      	cmp	r3, #12
 8040c84:	d119      	bne.n	8040cba <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8040c86:	697b      	ldr	r3, [r7, #20]
 8040c88:	2b02      	cmp	r3, #2
 8040c8a:	d116      	bne.n	8040cba <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8040c8c:	4b61      	ldr	r3, [pc, #388]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040c8e:	681b      	ldr	r3, [r3, #0]
 8040c90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8040c94:	2b00      	cmp	r3, #0
 8040c96:	d005      	beq.n	8040ca4 <HAL_RCC_OscConfig+0x348>
 8040c98:	687b      	ldr	r3, [r7, #4]
 8040c9a:	68db      	ldr	r3, [r3, #12]
 8040c9c:	2b00      	cmp	r3, #0
 8040c9e:	d101      	bne.n	8040ca4 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8040ca0:	2301      	movs	r3, #1
 8040ca2:	e327      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8040ca4:	4b5b      	ldr	r3, [pc, #364]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040ca6:	685b      	ldr	r3, [r3, #4]
 8040ca8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8040cac:	687b      	ldr	r3, [r7, #4]
 8040cae:	691b      	ldr	r3, [r3, #16]
 8040cb0:	061b      	lsls	r3, r3, #24
 8040cb2:	4958      	ldr	r1, [pc, #352]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040cb4:	4313      	orrs	r3, r2
 8040cb6:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8040cb8:	e04c      	b.n	8040d54 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8040cba:	687b      	ldr	r3, [r7, #4]
 8040cbc:	68db      	ldr	r3, [r3, #12]
 8040cbe:	2b00      	cmp	r3, #0
 8040cc0:	d029      	beq.n	8040d16 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8040cc2:	4b54      	ldr	r3, [pc, #336]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040cc4:	681b      	ldr	r3, [r3, #0]
 8040cc6:	4a53      	ldr	r2, [pc, #332]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040cc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8040ccc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8040cce:	f7ff fca3 	bl	8040618 <HAL_GetTick>
 8040cd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8040cd4:	e00e      	b.n	8040cf4 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8040cd6:	f7ff fc9f 	bl	8040618 <HAL_GetTick>
 8040cda:	4602      	mov	r2, r0
 8040cdc:	693b      	ldr	r3, [r7, #16]
 8040cde:	1ad3      	subs	r3, r2, r3
 8040ce0:	2b02      	cmp	r3, #2
 8040ce2:	d907      	bls.n	8040cf4 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8040ce4:	4b4b      	ldr	r3, [pc, #300]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040ce6:	681b      	ldr	r3, [r3, #0]
 8040ce8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8040cec:	2b00      	cmp	r3, #0
 8040cee:	d101      	bne.n	8040cf4 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8040cf0:	2303      	movs	r3, #3
 8040cf2:	e2ff      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8040cf4:	4b47      	ldr	r3, [pc, #284]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040cf6:	681b      	ldr	r3, [r3, #0]
 8040cf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8040cfc:	2b00      	cmp	r3, #0
 8040cfe:	d0ea      	beq.n	8040cd6 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8040d00:	4b44      	ldr	r3, [pc, #272]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d02:	685b      	ldr	r3, [r3, #4]
 8040d04:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8040d08:	687b      	ldr	r3, [r7, #4]
 8040d0a:	691b      	ldr	r3, [r3, #16]
 8040d0c:	061b      	lsls	r3, r3, #24
 8040d0e:	4941      	ldr	r1, [pc, #260]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d10:	4313      	orrs	r3, r2
 8040d12:	604b      	str	r3, [r1, #4]
 8040d14:	e01e      	b.n	8040d54 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8040d16:	4b3f      	ldr	r3, [pc, #252]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d18:	681b      	ldr	r3, [r3, #0]
 8040d1a:	4a3e      	ldr	r2, [pc, #248]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8040d20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8040d22:	f7ff fc79 	bl	8040618 <HAL_GetTick>
 8040d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8040d28:	e00e      	b.n	8040d48 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8040d2a:	f7ff fc75 	bl	8040618 <HAL_GetTick>
 8040d2e:	4602      	mov	r2, r0
 8040d30:	693b      	ldr	r3, [r7, #16]
 8040d32:	1ad3      	subs	r3, r2, r3
 8040d34:	2b02      	cmp	r3, #2
 8040d36:	d907      	bls.n	8040d48 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8040d38:	4b36      	ldr	r3, [pc, #216]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d3a:	681b      	ldr	r3, [r3, #0]
 8040d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8040d40:	2b00      	cmp	r3, #0
 8040d42:	d001      	beq.n	8040d48 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8040d44:	2303      	movs	r3, #3
 8040d46:	e2d5      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8040d48:	4b32      	ldr	r3, [pc, #200]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d4a:	681b      	ldr	r3, [r3, #0]
 8040d4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8040d50:	2b00      	cmp	r3, #0
 8040d52:	d1ea      	bne.n	8040d2a <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8040d54:	687b      	ldr	r3, [r7, #4]
 8040d56:	681b      	ldr	r3, [r3, #0]
 8040d58:	f003 0308 	and.w	r3, r3, #8
 8040d5c:	2b00      	cmp	r3, #0
 8040d5e:	d062      	beq.n	8040e26 <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8040d60:	687b      	ldr	r3, [r7, #4]
 8040d62:	695b      	ldr	r3, [r3, #20]
 8040d64:	2b00      	cmp	r3, #0
 8040d66:	d038      	beq.n	8040dda <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8040d68:	687b      	ldr	r3, [r7, #4]
 8040d6a:	699b      	ldr	r3, [r3, #24]
 8040d6c:	2b00      	cmp	r3, #0
 8040d6e:	d108      	bne.n	8040d82 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8040d70:	4b28      	ldr	r3, [pc, #160]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8040d76:	4a27      	ldr	r2, [pc, #156]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d78:	f023 0310 	bic.w	r3, r3, #16
 8040d7c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8040d80:	e007      	b.n	8040d92 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8040d82:	4b24      	ldr	r3, [pc, #144]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8040d88:	4a22      	ldr	r2, [pc, #136]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d8a:	f043 0310 	orr.w	r3, r3, #16
 8040d8e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8040d92:	4b20      	ldr	r3, [pc, #128]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8040d98:	4a1e      	ldr	r2, [pc, #120]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040d9a:	f043 0301 	orr.w	r3, r3, #1
 8040d9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8040da2:	f7ff fc39 	bl	8040618 <HAL_GetTick>
 8040da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8040da8:	e00f      	b.n	8040dca <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8040daa:	f7ff fc35 	bl	8040618 <HAL_GetTick>
 8040dae:	4602      	mov	r2, r0
 8040db0:	693b      	ldr	r3, [r7, #16]
 8040db2:	1ad3      	subs	r3, r2, r3
 8040db4:	2b07      	cmp	r3, #7
 8040db6:	d908      	bls.n	8040dca <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8040db8:	4b16      	ldr	r3, [pc, #88]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8040dbe:	f003 0302 	and.w	r3, r3, #2
 8040dc2:	2b00      	cmp	r3, #0
 8040dc4:	d101      	bne.n	8040dca <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8040dc6:	2303      	movs	r3, #3
 8040dc8:	e294      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8040dca:	4b12      	ldr	r3, [pc, #72]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8040dd0:	f003 0302 	and.w	r3, r3, #2
 8040dd4:	2b00      	cmp	r3, #0
 8040dd6:	d0e8      	beq.n	8040daa <HAL_RCC_OscConfig+0x44e>
 8040dd8:	e025      	b.n	8040e26 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8040dda:	4b0e      	ldr	r3, [pc, #56]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040ddc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8040de0:	4a0c      	ldr	r2, [pc, #48]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040de2:	f023 0301 	bic.w	r3, r3, #1
 8040de6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8040dea:	f7ff fc15 	bl	8040618 <HAL_GetTick>
 8040dee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8040df0:	e012      	b.n	8040e18 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8040df2:	f7ff fc11 	bl	8040618 <HAL_GetTick>
 8040df6:	4602      	mov	r2, r0
 8040df8:	693b      	ldr	r3, [r7, #16]
 8040dfa:	1ad3      	subs	r3, r2, r3
 8040dfc:	2b07      	cmp	r3, #7
 8040dfe:	d90b      	bls.n	8040e18 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8040e00:	4b04      	ldr	r3, [pc, #16]	; (8040e14 <HAL_RCC_OscConfig+0x4b8>)
 8040e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8040e06:	f003 0302 	and.w	r3, r3, #2
 8040e0a:	2b00      	cmp	r3, #0
 8040e0c:	d004      	beq.n	8040e18 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8040e0e:	2303      	movs	r3, #3
 8040e10:	e270      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
 8040e12:	bf00      	nop
 8040e14:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8040e18:	4ba8      	ldr	r3, [pc, #672]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8040e1e:	f003 0302 	and.w	r3, r3, #2
 8040e22:	2b00      	cmp	r3, #0
 8040e24:	d1e5      	bne.n	8040df2 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8040e26:	687b      	ldr	r3, [r7, #4]
 8040e28:	681b      	ldr	r3, [r3, #0]
 8040e2a:	f003 0304 	and.w	r3, r3, #4
 8040e2e:	2b00      	cmp	r3, #0
 8040e30:	f000 812d 	beq.w	804108e <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8040e34:	2300      	movs	r3, #0
 8040e36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8040e38:	4ba0      	ldr	r3, [pc, #640]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8040e3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8040e40:	2b00      	cmp	r3, #0
 8040e42:	d10d      	bne.n	8040e60 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8040e44:	4b9d      	ldr	r3, [pc, #628]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8040e48:	4a9c      	ldr	r2, [pc, #624]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040e4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8040e4e:	6593      	str	r3, [r2, #88]	; 0x58
 8040e50:	4b9a      	ldr	r3, [pc, #616]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040e52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8040e54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8040e58:	60bb      	str	r3, [r7, #8]
 8040e5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8040e5c:	2301      	movs	r3, #1
 8040e5e:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8040e60:	4b97      	ldr	r3, [pc, #604]	; (80410c0 <HAL_RCC_OscConfig+0x764>)
 8040e62:	681b      	ldr	r3, [r3, #0]
 8040e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8040e68:	2b00      	cmp	r3, #0
 8040e6a:	d11e      	bne.n	8040eaa <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8040e6c:	4b94      	ldr	r3, [pc, #592]	; (80410c0 <HAL_RCC_OscConfig+0x764>)
 8040e6e:	681b      	ldr	r3, [r3, #0]
 8040e70:	4a93      	ldr	r2, [pc, #588]	; (80410c0 <HAL_RCC_OscConfig+0x764>)
 8040e72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8040e76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8040e78:	f7ff fbce 	bl	8040618 <HAL_GetTick>
 8040e7c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8040e7e:	e00e      	b.n	8040e9e <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8040e80:	f7ff fbca 	bl	8040618 <HAL_GetTick>
 8040e84:	4602      	mov	r2, r0
 8040e86:	693b      	ldr	r3, [r7, #16]
 8040e88:	1ad3      	subs	r3, r2, r3
 8040e8a:	2b02      	cmp	r3, #2
 8040e8c:	d907      	bls.n	8040e9e <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8040e8e:	4b8c      	ldr	r3, [pc, #560]	; (80410c0 <HAL_RCC_OscConfig+0x764>)
 8040e90:	681b      	ldr	r3, [r3, #0]
 8040e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8040e96:	2b00      	cmp	r3, #0
 8040e98:	d101      	bne.n	8040e9e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8040e9a:	2303      	movs	r3, #3
 8040e9c:	e22a      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8040e9e:	4b88      	ldr	r3, [pc, #544]	; (80410c0 <HAL_RCC_OscConfig+0x764>)
 8040ea0:	681b      	ldr	r3, [r3, #0]
 8040ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8040ea6:	2b00      	cmp	r3, #0
 8040ea8:	d0ea      	beq.n	8040e80 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8040eaa:	687b      	ldr	r3, [r7, #4]
 8040eac:	689b      	ldr	r3, [r3, #8]
 8040eae:	f003 0301 	and.w	r3, r3, #1
 8040eb2:	2b00      	cmp	r3, #0
 8040eb4:	d01f      	beq.n	8040ef6 <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8040eb6:	687b      	ldr	r3, [r7, #4]
 8040eb8:	689b      	ldr	r3, [r3, #8]
 8040eba:	f003 0304 	and.w	r3, r3, #4
 8040ebe:	2b00      	cmp	r3, #0
 8040ec0:	d010      	beq.n	8040ee4 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8040ec2:	4b7e      	ldr	r3, [pc, #504]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040ec8:	4a7c      	ldr	r2, [pc, #496]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040eca:	f043 0304 	orr.w	r3, r3, #4
 8040ece:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8040ed2:	4b7a      	ldr	r3, [pc, #488]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040ed8:	4a78      	ldr	r2, [pc, #480]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040eda:	f043 0301 	orr.w	r3, r3, #1
 8040ede:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8040ee2:	e018      	b.n	8040f16 <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8040ee4:	4b75      	ldr	r3, [pc, #468]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040eea:	4a74      	ldr	r2, [pc, #464]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040eec:	f043 0301 	orr.w	r3, r3, #1
 8040ef0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8040ef4:	e00f      	b.n	8040f16 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8040ef6:	4b71      	ldr	r3, [pc, #452]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040efc:	4a6f      	ldr	r2, [pc, #444]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040efe:	f023 0301 	bic.w	r3, r3, #1
 8040f02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8040f06:	4b6d      	ldr	r3, [pc, #436]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040f0c:	4a6b      	ldr	r2, [pc, #428]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040f0e:	f023 0304 	bic.w	r3, r3, #4
 8040f12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8040f16:	687b      	ldr	r3, [r7, #4]
 8040f18:	689b      	ldr	r3, [r3, #8]
 8040f1a:	2b00      	cmp	r3, #0
 8040f1c:	d068      	beq.n	8040ff0 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8040f1e:	f7ff fb7b 	bl	8040618 <HAL_GetTick>
 8040f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8040f24:	e011      	b.n	8040f4a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8040f26:	f7ff fb77 	bl	8040618 <HAL_GetTick>
 8040f2a:	4602      	mov	r2, r0
 8040f2c:	693b      	ldr	r3, [r7, #16]
 8040f2e:	1ad3      	subs	r3, r2, r3
 8040f30:	f241 3288 	movw	r2, #5000	; 0x1388
 8040f34:	4293      	cmp	r3, r2
 8040f36:	d908      	bls.n	8040f4a <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8040f38:	4b60      	ldr	r3, [pc, #384]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040f3e:	f003 0302 	and.w	r3, r3, #2
 8040f42:	2b00      	cmp	r3, #0
 8040f44:	d101      	bne.n	8040f4a <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 8040f46:	2303      	movs	r3, #3
 8040f48:	e1d4      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8040f4a:	4b5c      	ldr	r3, [pc, #368]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040f50:	f003 0302 	and.w	r3, r3, #2
 8040f54:	2b00      	cmp	r3, #0
 8040f56:	d0e6      	beq.n	8040f26 <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8040f58:	687b      	ldr	r3, [r7, #4]
 8040f5a:	689b      	ldr	r3, [r3, #8]
 8040f5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8040f60:	2b00      	cmp	r3, #0
 8040f62:	d022      	beq.n	8040faa <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8040f64:	4b55      	ldr	r3, [pc, #340]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040f6a:	4a54      	ldr	r2, [pc, #336]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8040f70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8040f74:	e011      	b.n	8040f9a <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8040f76:	f7ff fb4f 	bl	8040618 <HAL_GetTick>
 8040f7a:	4602      	mov	r2, r0
 8040f7c:	693b      	ldr	r3, [r7, #16]
 8040f7e:	1ad3      	subs	r3, r2, r3
 8040f80:	f241 3288 	movw	r2, #5000	; 0x1388
 8040f84:	4293      	cmp	r3, r2
 8040f86:	d908      	bls.n	8040f9a <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8040f88:	4b4c      	ldr	r3, [pc, #304]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040f8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8040f92:	2b00      	cmp	r3, #0
 8040f94:	d101      	bne.n	8040f9a <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 8040f96:	2303      	movs	r3, #3
 8040f98:	e1ac      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8040f9a:	4b48      	ldr	r3, [pc, #288]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040fa0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8040fa4:	2b00      	cmp	r3, #0
 8040fa6:	d0e6      	beq.n	8040f76 <HAL_RCC_OscConfig+0x61a>
 8040fa8:	e068      	b.n	804107c <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8040faa:	4b44      	ldr	r3, [pc, #272]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040fb0:	4a42      	ldr	r2, [pc, #264]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040fb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8040fb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8040fba:	e011      	b.n	8040fe0 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8040fbc:	f7ff fb2c 	bl	8040618 <HAL_GetTick>
 8040fc0:	4602      	mov	r2, r0
 8040fc2:	693b      	ldr	r3, [r7, #16]
 8040fc4:	1ad3      	subs	r3, r2, r3
 8040fc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8040fca:	4293      	cmp	r3, r2
 8040fcc:	d908      	bls.n	8040fe0 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8040fce:	4b3b      	ldr	r3, [pc, #236]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040fd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8040fd8:	2b00      	cmp	r3, #0
 8040fda:	d001      	beq.n	8040fe0 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 8040fdc:	2303      	movs	r3, #3
 8040fde:	e189      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8040fe0:	4b36      	ldr	r3, [pc, #216]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8040fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8040fe6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8040fea:	2b00      	cmp	r3, #0
 8040fec:	d1e6      	bne.n	8040fbc <HAL_RCC_OscConfig+0x660>
 8040fee:	e045      	b.n	804107c <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8040ff0:	f7ff fb12 	bl	8040618 <HAL_GetTick>
 8040ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8040ff6:	e011      	b.n	804101c <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8040ff8:	f7ff fb0e 	bl	8040618 <HAL_GetTick>
 8040ffc:	4602      	mov	r2, r0
 8040ffe:	693b      	ldr	r3, [r7, #16]
 8041000:	1ad3      	subs	r3, r2, r3
 8041002:	f241 3288 	movw	r2, #5000	; 0x1388
 8041006:	4293      	cmp	r3, r2
 8041008:	d908      	bls.n	804101c <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 804100a:	4b2c      	ldr	r3, [pc, #176]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 804100c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041010:	f003 0302 	and.w	r3, r3, #2
 8041014:	2b00      	cmp	r3, #0
 8041016:	d001      	beq.n	804101c <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 8041018:	2303      	movs	r3, #3
 804101a:	e16b      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 804101c:	4b27      	ldr	r3, [pc, #156]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 804101e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041022:	f003 0302 	and.w	r3, r3, #2
 8041026:	2b00      	cmp	r3, #0
 8041028:	d1e6      	bne.n	8040ff8 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 804102a:	4b24      	ldr	r3, [pc, #144]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 804102c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041034:	2b00      	cmp	r3, #0
 8041036:	d021      	beq.n	804107c <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8041038:	4b20      	ldr	r3, [pc, #128]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 804103a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804103e:	4a1f      	ldr	r2, [pc, #124]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8041040:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8041044:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041048:	e011      	b.n	804106e <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 804104a:	f7ff fae5 	bl	8040618 <HAL_GetTick>
 804104e:	4602      	mov	r2, r0
 8041050:	693b      	ldr	r3, [r7, #16]
 8041052:	1ad3      	subs	r3, r2, r3
 8041054:	f241 3288 	movw	r2, #5000	; 0x1388
 8041058:	4293      	cmp	r3, r2
 804105a:	d908      	bls.n	804106e <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 804105c:	4b17      	ldr	r3, [pc, #92]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 804105e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041062:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8041066:	2b00      	cmp	r3, #0
 8041068:	d001      	beq.n	804106e <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 804106a:	2303      	movs	r3, #3
 804106c:	e142      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 804106e:	4b13      	ldr	r3, [pc, #76]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8041070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041074:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8041078:	2b00      	cmp	r3, #0
 804107a:	d1e6      	bne.n	804104a <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 804107c:	7ffb      	ldrb	r3, [r7, #31]
 804107e:	2b01      	cmp	r3, #1
 8041080:	d105      	bne.n	804108e <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8041082:	4b0e      	ldr	r3, [pc, #56]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8041084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041086:	4a0d      	ldr	r2, [pc, #52]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 8041088:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 804108c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 804108e:	687b      	ldr	r3, [r7, #4]
 8041090:	681b      	ldr	r3, [r3, #0]
 8041092:	f003 0320 	and.w	r3, r3, #32
 8041096:	2b00      	cmp	r3, #0
 8041098:	d04f      	beq.n	804113a <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 804109a:	687b      	ldr	r3, [r7, #4]
 804109c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 804109e:	2b00      	cmp	r3, #0
 80410a0:	d028      	beq.n	80410f4 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80410a2:	4b06      	ldr	r3, [pc, #24]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 80410a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80410a8:	4a04      	ldr	r2, [pc, #16]	; (80410bc <HAL_RCC_OscConfig+0x760>)
 80410aa:	f043 0301 	orr.w	r3, r3, #1
 80410ae:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80410b2:	f7ff fab1 	bl	8040618 <HAL_GetTick>
 80410b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80410b8:	e014      	b.n	80410e4 <HAL_RCC_OscConfig+0x788>
 80410ba:	bf00      	nop
 80410bc:	40021000 	.word	0x40021000
 80410c0:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80410c4:	f7ff faa8 	bl	8040618 <HAL_GetTick>
 80410c8:	4602      	mov	r2, r0
 80410ca:	693b      	ldr	r3, [r7, #16]
 80410cc:	1ad3      	subs	r3, r2, r3
 80410ce:	2b02      	cmp	r3, #2
 80410d0:	d908      	bls.n	80410e4 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80410d2:	4b8a      	ldr	r3, [pc, #552]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 80410d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80410d8:	f003 0302 	and.w	r3, r3, #2
 80410dc:	2b00      	cmp	r3, #0
 80410de:	d101      	bne.n	80410e4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80410e0:	2303      	movs	r3, #3
 80410e2:	e107      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80410e4:	4b85      	ldr	r3, [pc, #532]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 80410e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80410ea:	f003 0302 	and.w	r3, r3, #2
 80410ee:	2b00      	cmp	r3, #0
 80410f0:	d0e8      	beq.n	80410c4 <HAL_RCC_OscConfig+0x768>
 80410f2:	e022      	b.n	804113a <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80410f4:	4b81      	ldr	r3, [pc, #516]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 80410f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80410fa:	4a80      	ldr	r2, [pc, #512]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 80410fc:	f023 0301 	bic.w	r3, r3, #1
 8041100:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041104:	f7ff fa88 	bl	8040618 <HAL_GetTick>
 8041108:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 804110a:	e00f      	b.n	804112c <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 804110c:	f7ff fa84 	bl	8040618 <HAL_GetTick>
 8041110:	4602      	mov	r2, r0
 8041112:	693b      	ldr	r3, [r7, #16]
 8041114:	1ad3      	subs	r3, r2, r3
 8041116:	2b02      	cmp	r3, #2
 8041118:	d908      	bls.n	804112c <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 804111a:	4b78      	ldr	r3, [pc, #480]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804111c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8041120:	f003 0302 	and.w	r3, r3, #2
 8041124:	2b00      	cmp	r3, #0
 8041126:	d001      	beq.n	804112c <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8041128:	2303      	movs	r3, #3
 804112a:	e0e3      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 804112c:	4b73      	ldr	r3, [pc, #460]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804112e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8041132:	f003 0302 	and.w	r3, r3, #2
 8041136:	2b00      	cmp	r3, #0
 8041138:	d1e8      	bne.n	804110c <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 804113a:	687b      	ldr	r3, [r7, #4]
 804113c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 804113e:	2b00      	cmp	r3, #0
 8041140:	f000 80d7 	beq.w	80412f2 <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8041144:	4b6d      	ldr	r3, [pc, #436]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 8041146:	689b      	ldr	r3, [r3, #8]
 8041148:	f003 030c 	and.w	r3, r3, #12
 804114c:	2b0c      	cmp	r3, #12
 804114e:	f000 8091 	beq.w	8041274 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8041152:	687b      	ldr	r3, [r7, #4]
 8041154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8041156:	2b02      	cmp	r3, #2
 8041158:	d166      	bne.n	8041228 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 804115a:	4b68      	ldr	r3, [pc, #416]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804115c:	681b      	ldr	r3, [r3, #0]
 804115e:	4a67      	ldr	r2, [pc, #412]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 8041160:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8041164:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041166:	f7ff fa57 	bl	8040618 <HAL_GetTick>
 804116a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 804116c:	e00e      	b.n	804118c <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 804116e:	f7ff fa53 	bl	8040618 <HAL_GetTick>
 8041172:	4602      	mov	r2, r0
 8041174:	693b      	ldr	r3, [r7, #16]
 8041176:	1ad3      	subs	r3, r2, r3
 8041178:	2b02      	cmp	r3, #2
 804117a:	d907      	bls.n	804118c <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 804117c:	4b5f      	ldr	r3, [pc, #380]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804117e:	681b      	ldr	r3, [r3, #0]
 8041180:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041184:	2b00      	cmp	r3, #0
 8041186:	d001      	beq.n	804118c <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8041188:	2303      	movs	r3, #3
 804118a:	e0b3      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 804118c:	4b5b      	ldr	r3, [pc, #364]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804118e:	681b      	ldr	r3, [r3, #0]
 8041190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041194:	2b00      	cmp	r3, #0
 8041196:	d1ea      	bne.n	804116e <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8041198:	4b58      	ldr	r3, [pc, #352]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804119a:	68da      	ldr	r2, [r3, #12]
 804119c:	4b58      	ldr	r3, [pc, #352]	; (8041300 <HAL_RCC_OscConfig+0x9a4>)
 804119e:	4013      	ands	r3, r2
 80411a0:	687a      	ldr	r2, [r7, #4]
 80411a2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80411a4:	687a      	ldr	r2, [r7, #4]
 80411a6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80411a8:	3a01      	subs	r2, #1
 80411aa:	0112      	lsls	r2, r2, #4
 80411ac:	4311      	orrs	r1, r2
 80411ae:	687a      	ldr	r2, [r7, #4]
 80411b0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80411b2:	0212      	lsls	r2, r2, #8
 80411b4:	4311      	orrs	r1, r2
 80411b6:	687a      	ldr	r2, [r7, #4]
 80411b8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80411ba:	0852      	lsrs	r2, r2, #1
 80411bc:	3a01      	subs	r2, #1
 80411be:	0552      	lsls	r2, r2, #21
 80411c0:	4311      	orrs	r1, r2
 80411c2:	687a      	ldr	r2, [r7, #4]
 80411c4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80411c6:	0852      	lsrs	r2, r2, #1
 80411c8:	3a01      	subs	r2, #1
 80411ca:	0652      	lsls	r2, r2, #25
 80411cc:	4311      	orrs	r1, r2
 80411ce:	687a      	ldr	r2, [r7, #4]
 80411d0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80411d2:	06d2      	lsls	r2, r2, #27
 80411d4:	430a      	orrs	r2, r1
 80411d6:	4949      	ldr	r1, [pc, #292]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 80411d8:	4313      	orrs	r3, r2
 80411da:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80411dc:	4b47      	ldr	r3, [pc, #284]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 80411de:	681b      	ldr	r3, [r3, #0]
 80411e0:	4a46      	ldr	r2, [pc, #280]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 80411e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80411e6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80411e8:	4b44      	ldr	r3, [pc, #272]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 80411ea:	68db      	ldr	r3, [r3, #12]
 80411ec:	4a43      	ldr	r2, [pc, #268]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 80411ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80411f2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80411f4:	f7ff fa10 	bl	8040618 <HAL_GetTick>
 80411f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80411fa:	e00e      	b.n	804121a <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80411fc:	f7ff fa0c 	bl	8040618 <HAL_GetTick>
 8041200:	4602      	mov	r2, r0
 8041202:	693b      	ldr	r3, [r7, #16]
 8041204:	1ad3      	subs	r3, r2, r3
 8041206:	2b02      	cmp	r3, #2
 8041208:	d907      	bls.n	804121a <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 804120a:	4b3c      	ldr	r3, [pc, #240]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804120c:	681b      	ldr	r3, [r3, #0]
 804120e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041212:	2b00      	cmp	r3, #0
 8041214:	d101      	bne.n	804121a <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 8041216:	2303      	movs	r3, #3
 8041218:	e06c      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 804121a:	4b38      	ldr	r3, [pc, #224]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804121c:	681b      	ldr	r3, [r3, #0]
 804121e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041222:	2b00      	cmp	r3, #0
 8041224:	d0ea      	beq.n	80411fc <HAL_RCC_OscConfig+0x8a0>
 8041226:	e064      	b.n	80412f2 <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8041228:	4b34      	ldr	r3, [pc, #208]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804122a:	681b      	ldr	r3, [r3, #0]
 804122c:	4a33      	ldr	r2, [pc, #204]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804122e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8041232:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041234:	f7ff f9f0 	bl	8040618 <HAL_GetTick>
 8041238:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 804123a:	e00e      	b.n	804125a <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 804123c:	f7ff f9ec 	bl	8040618 <HAL_GetTick>
 8041240:	4602      	mov	r2, r0
 8041242:	693b      	ldr	r3, [r7, #16]
 8041244:	1ad3      	subs	r3, r2, r3
 8041246:	2b02      	cmp	r3, #2
 8041248:	d907      	bls.n	804125a <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 804124a:	4b2c      	ldr	r3, [pc, #176]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804124c:	681b      	ldr	r3, [r3, #0]
 804124e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041252:	2b00      	cmp	r3, #0
 8041254:	d001      	beq.n	804125a <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8041256:	2303      	movs	r3, #3
 8041258:	e04c      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 804125a:	4b28      	ldr	r3, [pc, #160]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804125c:	681b      	ldr	r3, [r3, #0]
 804125e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041262:	2b00      	cmp	r3, #0
 8041264:	d1ea      	bne.n	804123c <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8041266:	4b25      	ldr	r3, [pc, #148]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 8041268:	68da      	ldr	r2, [r3, #12]
 804126a:	4924      	ldr	r1, [pc, #144]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 804126c:	4b25      	ldr	r3, [pc, #148]	; (8041304 <HAL_RCC_OscConfig+0x9a8>)
 804126e:	4013      	ands	r3, r2
 8041270:	60cb      	str	r3, [r1, #12]
 8041272:	e03e      	b.n	80412f2 <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8041274:	687b      	ldr	r3, [r7, #4]
 8041276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8041278:	2b01      	cmp	r3, #1
 804127a:	d101      	bne.n	8041280 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 804127c:	2301      	movs	r3, #1
 804127e:	e039      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8041280:	4b1e      	ldr	r3, [pc, #120]	; (80412fc <HAL_RCC_OscConfig+0x9a0>)
 8041282:	68db      	ldr	r3, [r3, #12]
 8041284:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8041286:	697b      	ldr	r3, [r7, #20]
 8041288:	f003 0203 	and.w	r2, r3, #3
 804128c:	687b      	ldr	r3, [r7, #4]
 804128e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041290:	429a      	cmp	r2, r3
 8041292:	d12c      	bne.n	80412ee <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8041294:	697b      	ldr	r3, [r7, #20]
 8041296:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 804129a:	687b      	ldr	r3, [r7, #4]
 804129c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 804129e:	3b01      	subs	r3, #1
 80412a0:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80412a2:	429a      	cmp	r2, r3
 80412a4:	d123      	bne.n	80412ee <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80412a6:	697b      	ldr	r3, [r7, #20]
 80412a8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80412ac:	687b      	ldr	r3, [r7, #4]
 80412ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80412b0:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80412b2:	429a      	cmp	r2, r3
 80412b4:	d11b      	bne.n	80412ee <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80412b6:	697b      	ldr	r3, [r7, #20]
 80412b8:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80412bc:	687b      	ldr	r3, [r7, #4]
 80412be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80412c0:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80412c2:	429a      	cmp	r2, r3
 80412c4:	d113      	bne.n	80412ee <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80412c6:	697b      	ldr	r3, [r7, #20]
 80412c8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80412cc:	687b      	ldr	r3, [r7, #4]
 80412ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80412d0:	085b      	lsrs	r3, r3, #1
 80412d2:	3b01      	subs	r3, #1
 80412d4:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80412d6:	429a      	cmp	r2, r3
 80412d8:	d109      	bne.n	80412ee <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80412da:	697b      	ldr	r3, [r7, #20]
 80412dc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80412e0:	687b      	ldr	r3, [r7, #4]
 80412e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80412e4:	085b      	lsrs	r3, r3, #1
 80412e6:	3b01      	subs	r3, #1
 80412e8:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80412ea:	429a      	cmp	r2, r3
 80412ec:	d001      	beq.n	80412f2 <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 80412ee:	2301      	movs	r3, #1
 80412f0:	e000      	b.n	80412f4 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 80412f2:	2300      	movs	r3, #0
}
 80412f4:	4618      	mov	r0, r3
 80412f6:	3720      	adds	r7, #32
 80412f8:	46bd      	mov	sp, r7
 80412fa:	bd80      	pop	{r7, pc}
 80412fc:	40021000 	.word	0x40021000
 8041300:	019f800c 	.word	0x019f800c
 8041304:	feeefffc 	.word	0xfeeefffc

08041308 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8041308:	b580      	push	{r7, lr}
 804130a:	b086      	sub	sp, #24
 804130c:	af00      	add	r7, sp, #0
 804130e:	6078      	str	r0, [r7, #4]
 8041310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8041312:	2300      	movs	r3, #0
 8041314:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8041316:	687b      	ldr	r3, [r7, #4]
 8041318:	2b00      	cmp	r3, #0
 804131a:	d101      	bne.n	8041320 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 804131c:	2301      	movs	r3, #1
 804131e:	e11c      	b.n	804155a <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8041320:	4b90      	ldr	r3, [pc, #576]	; (8041564 <HAL_RCC_ClockConfig+0x25c>)
 8041322:	681b      	ldr	r3, [r3, #0]
 8041324:	f003 030f 	and.w	r3, r3, #15
 8041328:	683a      	ldr	r2, [r7, #0]
 804132a:	429a      	cmp	r2, r3
 804132c:	d910      	bls.n	8041350 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 804132e:	4b8d      	ldr	r3, [pc, #564]	; (8041564 <HAL_RCC_ClockConfig+0x25c>)
 8041330:	681b      	ldr	r3, [r3, #0]
 8041332:	f023 020f 	bic.w	r2, r3, #15
 8041336:	498b      	ldr	r1, [pc, #556]	; (8041564 <HAL_RCC_ClockConfig+0x25c>)
 8041338:	683b      	ldr	r3, [r7, #0]
 804133a:	4313      	orrs	r3, r2
 804133c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 804133e:	4b89      	ldr	r3, [pc, #548]	; (8041564 <HAL_RCC_ClockConfig+0x25c>)
 8041340:	681b      	ldr	r3, [r3, #0]
 8041342:	f003 030f 	and.w	r3, r3, #15
 8041346:	683a      	ldr	r2, [r7, #0]
 8041348:	429a      	cmp	r2, r3
 804134a:	d001      	beq.n	8041350 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 804134c:	2301      	movs	r3, #1
 804134e:	e104      	b.n	804155a <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8041350:	687b      	ldr	r3, [r7, #4]
 8041352:	681b      	ldr	r3, [r3, #0]
 8041354:	f003 0302 	and.w	r3, r3, #2
 8041358:	2b00      	cmp	r3, #0
 804135a:	d010      	beq.n	804137e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 804135c:	687b      	ldr	r3, [r7, #4]
 804135e:	689a      	ldr	r2, [r3, #8]
 8041360:	4b81      	ldr	r3, [pc, #516]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041362:	689b      	ldr	r3, [r3, #8]
 8041364:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8041368:	429a      	cmp	r2, r3
 804136a:	d908      	bls.n	804137e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 804136c:	4b7e      	ldr	r3, [pc, #504]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 804136e:	689b      	ldr	r3, [r3, #8]
 8041370:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8041374:	687b      	ldr	r3, [r7, #4]
 8041376:	689b      	ldr	r3, [r3, #8]
 8041378:	497b      	ldr	r1, [pc, #492]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 804137a:	4313      	orrs	r3, r2
 804137c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 804137e:	687b      	ldr	r3, [r7, #4]
 8041380:	681b      	ldr	r3, [r3, #0]
 8041382:	f003 0301 	and.w	r3, r3, #1
 8041386:	2b00      	cmp	r3, #0
 8041388:	f000 8085 	beq.w	8041496 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 804138c:	687b      	ldr	r3, [r7, #4]
 804138e:	685b      	ldr	r3, [r3, #4]
 8041390:	2b03      	cmp	r3, #3
 8041392:	d11f      	bne.n	80413d4 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8041394:	4b74      	ldr	r3, [pc, #464]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041396:	681b      	ldr	r3, [r3, #0]
 8041398:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 804139c:	2b00      	cmp	r3, #0
 804139e:	d101      	bne.n	80413a4 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 80413a0:	2301      	movs	r3, #1
 80413a2:	e0da      	b.n	804155a <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80413a4:	f000 f9fe 	bl	80417a4 <RCC_GetSysClockFreqFromPLLSource>
 80413a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 80413aa:	693b      	ldr	r3, [r7, #16]
 80413ac:	4a6f      	ldr	r2, [pc, #444]	; (804156c <HAL_RCC_ClockConfig+0x264>)
 80413ae:	4293      	cmp	r3, r2
 80413b0:	d947      	bls.n	8041442 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80413b2:	4b6d      	ldr	r3, [pc, #436]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 80413b4:	689b      	ldr	r3, [r3, #8]
 80413b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80413ba:	2b00      	cmp	r3, #0
 80413bc:	d141      	bne.n	8041442 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80413be:	4b6a      	ldr	r3, [pc, #424]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 80413c0:	689b      	ldr	r3, [r3, #8]
 80413c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80413c6:	4a68      	ldr	r2, [pc, #416]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 80413c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80413cc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80413ce:	2380      	movs	r3, #128	; 0x80
 80413d0:	617b      	str	r3, [r7, #20]
 80413d2:	e036      	b.n	8041442 <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80413d4:	687b      	ldr	r3, [r7, #4]
 80413d6:	685b      	ldr	r3, [r3, #4]
 80413d8:	2b02      	cmp	r3, #2
 80413da:	d107      	bne.n	80413ec <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80413dc:	4b62      	ldr	r3, [pc, #392]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 80413de:	681b      	ldr	r3, [r3, #0]
 80413e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80413e4:	2b00      	cmp	r3, #0
 80413e6:	d115      	bne.n	8041414 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80413e8:	2301      	movs	r3, #1
 80413ea:	e0b6      	b.n	804155a <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80413ec:	687b      	ldr	r3, [r7, #4]
 80413ee:	685b      	ldr	r3, [r3, #4]
 80413f0:	2b00      	cmp	r3, #0
 80413f2:	d107      	bne.n	8041404 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80413f4:	4b5c      	ldr	r3, [pc, #368]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 80413f6:	681b      	ldr	r3, [r3, #0]
 80413f8:	f003 0302 	and.w	r3, r3, #2
 80413fc:	2b00      	cmp	r3, #0
 80413fe:	d109      	bne.n	8041414 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8041400:	2301      	movs	r3, #1
 8041402:	e0aa      	b.n	804155a <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041404:	4b58      	ldr	r3, [pc, #352]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041406:	681b      	ldr	r3, [r3, #0]
 8041408:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 804140c:	2b00      	cmp	r3, #0
 804140e:	d101      	bne.n	8041414 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8041410:	2301      	movs	r3, #1
 8041412:	e0a2      	b.n	804155a <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8041414:	f000 f8b0 	bl	8041578 <HAL_RCC_GetSysClockFreq>
 8041418:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 804141a:	693b      	ldr	r3, [r7, #16]
 804141c:	4a53      	ldr	r2, [pc, #332]	; (804156c <HAL_RCC_ClockConfig+0x264>)
 804141e:	4293      	cmp	r3, r2
 8041420:	d90f      	bls.n	8041442 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8041422:	4b51      	ldr	r3, [pc, #324]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041424:	689b      	ldr	r3, [r3, #8]
 8041426:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 804142a:	2b00      	cmp	r3, #0
 804142c:	d109      	bne.n	8041442 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 804142e:	4b4e      	ldr	r3, [pc, #312]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041430:	689b      	ldr	r3, [r3, #8]
 8041432:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8041436:	4a4c      	ldr	r2, [pc, #304]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804143c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 804143e:	2380      	movs	r3, #128	; 0x80
 8041440:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8041442:	4b49      	ldr	r3, [pc, #292]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041444:	689b      	ldr	r3, [r3, #8]
 8041446:	f023 0203 	bic.w	r2, r3, #3
 804144a:	687b      	ldr	r3, [r7, #4]
 804144c:	685b      	ldr	r3, [r3, #4]
 804144e:	4946      	ldr	r1, [pc, #280]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041450:	4313      	orrs	r3, r2
 8041452:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8041454:	f7ff f8e0 	bl	8040618 <HAL_GetTick>
 8041458:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 804145a:	e013      	b.n	8041484 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 804145c:	f7ff f8dc 	bl	8040618 <HAL_GetTick>
 8041460:	4602      	mov	r2, r0
 8041462:	68fb      	ldr	r3, [r7, #12]
 8041464:	1ad3      	subs	r3, r2, r3
 8041466:	f241 3288 	movw	r2, #5000	; 0x1388
 804146a:	4293      	cmp	r3, r2
 804146c:	d90a      	bls.n	8041484 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 804146e:	4b3e      	ldr	r3, [pc, #248]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041470:	689b      	ldr	r3, [r3, #8]
 8041472:	f003 020c 	and.w	r2, r3, #12
 8041476:	687b      	ldr	r3, [r7, #4]
 8041478:	685b      	ldr	r3, [r3, #4]
 804147a:	009b      	lsls	r3, r3, #2
 804147c:	429a      	cmp	r2, r3
 804147e:	d001      	beq.n	8041484 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8041480:	2303      	movs	r3, #3
 8041482:	e06a      	b.n	804155a <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8041484:	4b38      	ldr	r3, [pc, #224]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041486:	689b      	ldr	r3, [r3, #8]
 8041488:	f003 020c 	and.w	r2, r3, #12
 804148c:	687b      	ldr	r3, [r7, #4]
 804148e:	685b      	ldr	r3, [r3, #4]
 8041490:	009b      	lsls	r3, r3, #2
 8041492:	429a      	cmp	r2, r3
 8041494:	d1e2      	bne.n	804145c <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8041496:	697b      	ldr	r3, [r7, #20]
 8041498:	2b80      	cmp	r3, #128	; 0x80
 804149a:	d105      	bne.n	80414a8 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 804149c:	4b32      	ldr	r3, [pc, #200]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 804149e:	689b      	ldr	r3, [r3, #8]
 80414a0:	4a31      	ldr	r2, [pc, #196]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 80414a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80414a6:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80414a8:	687b      	ldr	r3, [r7, #4]
 80414aa:	681b      	ldr	r3, [r3, #0]
 80414ac:	f003 0302 	and.w	r3, r3, #2
 80414b0:	2b00      	cmp	r3, #0
 80414b2:	d010      	beq.n	80414d6 <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80414b4:	687b      	ldr	r3, [r7, #4]
 80414b6:	689a      	ldr	r2, [r3, #8]
 80414b8:	4b2b      	ldr	r3, [pc, #172]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 80414ba:	689b      	ldr	r3, [r3, #8]
 80414bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80414c0:	429a      	cmp	r2, r3
 80414c2:	d208      	bcs.n	80414d6 <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80414c4:	4b28      	ldr	r3, [pc, #160]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 80414c6:	689b      	ldr	r3, [r3, #8]
 80414c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80414cc:	687b      	ldr	r3, [r7, #4]
 80414ce:	689b      	ldr	r3, [r3, #8]
 80414d0:	4925      	ldr	r1, [pc, #148]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 80414d2:	4313      	orrs	r3, r2
 80414d4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80414d6:	4b23      	ldr	r3, [pc, #140]	; (8041564 <HAL_RCC_ClockConfig+0x25c>)
 80414d8:	681b      	ldr	r3, [r3, #0]
 80414da:	f003 030f 	and.w	r3, r3, #15
 80414de:	683a      	ldr	r2, [r7, #0]
 80414e0:	429a      	cmp	r2, r3
 80414e2:	d210      	bcs.n	8041506 <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80414e4:	4b1f      	ldr	r3, [pc, #124]	; (8041564 <HAL_RCC_ClockConfig+0x25c>)
 80414e6:	681b      	ldr	r3, [r3, #0]
 80414e8:	f023 020f 	bic.w	r2, r3, #15
 80414ec:	491d      	ldr	r1, [pc, #116]	; (8041564 <HAL_RCC_ClockConfig+0x25c>)
 80414ee:	683b      	ldr	r3, [r7, #0]
 80414f0:	4313      	orrs	r3, r2
 80414f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80414f4:	4b1b      	ldr	r3, [pc, #108]	; (8041564 <HAL_RCC_ClockConfig+0x25c>)
 80414f6:	681b      	ldr	r3, [r3, #0]
 80414f8:	f003 030f 	and.w	r3, r3, #15
 80414fc:	683a      	ldr	r2, [r7, #0]
 80414fe:	429a      	cmp	r2, r3
 8041500:	d001      	beq.n	8041506 <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 8041502:	2301      	movs	r3, #1
 8041504:	e029      	b.n	804155a <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8041506:	687b      	ldr	r3, [r7, #4]
 8041508:	681b      	ldr	r3, [r3, #0]
 804150a:	f003 0304 	and.w	r3, r3, #4
 804150e:	2b00      	cmp	r3, #0
 8041510:	d008      	beq.n	8041524 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8041512:	4b15      	ldr	r3, [pc, #84]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041514:	689b      	ldr	r3, [r3, #8]
 8041516:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 804151a:	687b      	ldr	r3, [r7, #4]
 804151c:	68db      	ldr	r3, [r3, #12]
 804151e:	4912      	ldr	r1, [pc, #72]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041520:	4313      	orrs	r3, r2
 8041522:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8041524:	687b      	ldr	r3, [r7, #4]
 8041526:	681b      	ldr	r3, [r3, #0]
 8041528:	f003 0308 	and.w	r3, r3, #8
 804152c:	2b00      	cmp	r3, #0
 804152e:	d009      	beq.n	8041544 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8041530:	4b0d      	ldr	r3, [pc, #52]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041532:	689b      	ldr	r3, [r3, #8]
 8041534:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8041538:	687b      	ldr	r3, [r7, #4]
 804153a:	691b      	ldr	r3, [r3, #16]
 804153c:	00db      	lsls	r3, r3, #3
 804153e:	490a      	ldr	r1, [pc, #40]	; (8041568 <HAL_RCC_ClockConfig+0x260>)
 8041540:	4313      	orrs	r3, r2
 8041542:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8041544:	f000 f8b6 	bl	80416b4 <HAL_RCC_GetHCLKFreq>
 8041548:	4603      	mov	r3, r0
 804154a:	4a09      	ldr	r2, [pc, #36]	; (8041570 <HAL_RCC_ClockConfig+0x268>)
 804154c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 804154e:	4b09      	ldr	r3, [pc, #36]	; (8041574 <HAL_RCC_ClockConfig+0x26c>)
 8041550:	681b      	ldr	r3, [r3, #0]
 8041552:	4618      	mov	r0, r3
 8041554:	f7ff f810 	bl	8040578 <HAL_InitTick>
 8041558:	4603      	mov	r3, r0
}
 804155a:	4618      	mov	r0, r3
 804155c:	3718      	adds	r7, #24
 804155e:	46bd      	mov	sp, r7
 8041560:	bd80      	pop	{r7, pc}
 8041562:	bf00      	nop
 8041564:	40022000 	.word	0x40022000
 8041568:	40021000 	.word	0x40021000
 804156c:	04c4b400 	.word	0x04c4b400
 8041570:	20018000 	.word	0x20018000
 8041574:	20018004 	.word	0x20018004

08041578 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8041578:	b480      	push	{r7}
 804157a:	b089      	sub	sp, #36	; 0x24
 804157c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 804157e:	2300      	movs	r3, #0
 8041580:	61fb      	str	r3, [r7, #28]
 8041582:	2300      	movs	r3, #0
 8041584:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8041586:	4b47      	ldr	r3, [pc, #284]	; (80416a4 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041588:	689b      	ldr	r3, [r3, #8]
 804158a:	f003 030c 	and.w	r3, r3, #12
 804158e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8041590:	4b44      	ldr	r3, [pc, #272]	; (80416a4 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041592:	68db      	ldr	r3, [r3, #12]
 8041594:	f003 0303 	and.w	r3, r3, #3
 8041598:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 804159a:	693b      	ldr	r3, [r7, #16]
 804159c:	2b00      	cmp	r3, #0
 804159e:	d005      	beq.n	80415ac <HAL_RCC_GetSysClockFreq+0x34>
 80415a0:	693b      	ldr	r3, [r7, #16]
 80415a2:	2b0c      	cmp	r3, #12
 80415a4:	d121      	bne.n	80415ea <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80415a6:	68fb      	ldr	r3, [r7, #12]
 80415a8:	2b01      	cmp	r3, #1
 80415aa:	d11e      	bne.n	80415ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80415ac:	4b3d      	ldr	r3, [pc, #244]	; (80416a4 <HAL_RCC_GetSysClockFreq+0x12c>)
 80415ae:	681b      	ldr	r3, [r3, #0]
 80415b0:	f003 0308 	and.w	r3, r3, #8
 80415b4:	2b00      	cmp	r3, #0
 80415b6:	d107      	bne.n	80415c8 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80415b8:	4b3a      	ldr	r3, [pc, #232]	; (80416a4 <HAL_RCC_GetSysClockFreq+0x12c>)
 80415ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80415be:	0a1b      	lsrs	r3, r3, #8
 80415c0:	f003 030f 	and.w	r3, r3, #15
 80415c4:	61fb      	str	r3, [r7, #28]
 80415c6:	e005      	b.n	80415d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80415c8:	4b36      	ldr	r3, [pc, #216]	; (80416a4 <HAL_RCC_GetSysClockFreq+0x12c>)
 80415ca:	681b      	ldr	r3, [r3, #0]
 80415cc:	091b      	lsrs	r3, r3, #4
 80415ce:	f003 030f 	and.w	r3, r3, #15
 80415d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 80415d4:	4a34      	ldr	r2, [pc, #208]	; (80416a8 <HAL_RCC_GetSysClockFreq+0x130>)
 80415d6:	69fb      	ldr	r3, [r7, #28]
 80415d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80415dc:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80415de:	693b      	ldr	r3, [r7, #16]
 80415e0:	2b00      	cmp	r3, #0
 80415e2:	d10d      	bne.n	8041600 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80415e4:	69fb      	ldr	r3, [r7, #28]
 80415e6:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80415e8:	e00a      	b.n	8041600 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80415ea:	693b      	ldr	r3, [r7, #16]
 80415ec:	2b04      	cmp	r3, #4
 80415ee:	d102      	bne.n	80415f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80415f0:	4b2e      	ldr	r3, [pc, #184]	; (80416ac <HAL_RCC_GetSysClockFreq+0x134>)
 80415f2:	61bb      	str	r3, [r7, #24]
 80415f4:	e004      	b.n	8041600 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80415f6:	693b      	ldr	r3, [r7, #16]
 80415f8:	2b08      	cmp	r3, #8
 80415fa:	d101      	bne.n	8041600 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80415fc:	4b2c      	ldr	r3, [pc, #176]	; (80416b0 <HAL_RCC_GetSysClockFreq+0x138>)
 80415fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8041600:	693b      	ldr	r3, [r7, #16]
 8041602:	2b0c      	cmp	r3, #12
 8041604:	d146      	bne.n	8041694 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8041606:	4b27      	ldr	r3, [pc, #156]	; (80416a4 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041608:	68db      	ldr	r3, [r3, #12]
 804160a:	f003 0303 	and.w	r3, r3, #3
 804160e:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8041610:	4b24      	ldr	r3, [pc, #144]	; (80416a4 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041612:	68db      	ldr	r3, [r3, #12]
 8041614:	091b      	lsrs	r3, r3, #4
 8041616:	f003 030f 	and.w	r3, r3, #15
 804161a:	3301      	adds	r3, #1
 804161c:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 804161e:	68bb      	ldr	r3, [r7, #8]
 8041620:	2b02      	cmp	r3, #2
 8041622:	d003      	beq.n	804162c <HAL_RCC_GetSysClockFreq+0xb4>
 8041624:	68bb      	ldr	r3, [r7, #8]
 8041626:	2b03      	cmp	r3, #3
 8041628:	d00d      	beq.n	8041646 <HAL_RCC_GetSysClockFreq+0xce>
 804162a:	e019      	b.n	8041660 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 804162c:	4a1f      	ldr	r2, [pc, #124]	; (80416ac <HAL_RCC_GetSysClockFreq+0x134>)
 804162e:	687b      	ldr	r3, [r7, #4]
 8041630:	fbb2 f3f3 	udiv	r3, r2, r3
 8041634:	4a1b      	ldr	r2, [pc, #108]	; (80416a4 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041636:	68d2      	ldr	r2, [r2, #12]
 8041638:	0a12      	lsrs	r2, r2, #8
 804163a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 804163e:	fb02 f303 	mul.w	r3, r2, r3
 8041642:	617b      	str	r3, [r7, #20]
        break;
 8041644:	e019      	b.n	804167a <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8041646:	4a1a      	ldr	r2, [pc, #104]	; (80416b0 <HAL_RCC_GetSysClockFreq+0x138>)
 8041648:	687b      	ldr	r3, [r7, #4]
 804164a:	fbb2 f3f3 	udiv	r3, r2, r3
 804164e:	4a15      	ldr	r2, [pc, #84]	; (80416a4 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041650:	68d2      	ldr	r2, [r2, #12]
 8041652:	0a12      	lsrs	r2, r2, #8
 8041654:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8041658:	fb02 f303 	mul.w	r3, r2, r3
 804165c:	617b      	str	r3, [r7, #20]
        break;
 804165e:	e00c      	b.n	804167a <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8041660:	69fa      	ldr	r2, [r7, #28]
 8041662:	687b      	ldr	r3, [r7, #4]
 8041664:	fbb2 f3f3 	udiv	r3, r2, r3
 8041668:	4a0e      	ldr	r2, [pc, #56]	; (80416a4 <HAL_RCC_GetSysClockFreq+0x12c>)
 804166a:	68d2      	ldr	r2, [r2, #12]
 804166c:	0a12      	lsrs	r2, r2, #8
 804166e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8041672:	fb02 f303 	mul.w	r3, r2, r3
 8041676:	617b      	str	r3, [r7, #20]
        break;
 8041678:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 804167a:	4b0a      	ldr	r3, [pc, #40]	; (80416a4 <HAL_RCC_GetSysClockFreq+0x12c>)
 804167c:	68db      	ldr	r3, [r3, #12]
 804167e:	0e5b      	lsrs	r3, r3, #25
 8041680:	f003 0303 	and.w	r3, r3, #3
 8041684:	3301      	adds	r3, #1
 8041686:	005b      	lsls	r3, r3, #1
 8041688:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 804168a:	697a      	ldr	r2, [r7, #20]
 804168c:	683b      	ldr	r3, [r7, #0]
 804168e:	fbb2 f3f3 	udiv	r3, r2, r3
 8041692:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8041694:	69bb      	ldr	r3, [r7, #24]
}
 8041696:	4618      	mov	r0, r3
 8041698:	3724      	adds	r7, #36	; 0x24
 804169a:	46bd      	mov	sp, r7
 804169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80416a0:	4770      	bx	lr
 80416a2:	bf00      	nop
 80416a4:	40021000 	.word	0x40021000
 80416a8:	080419fc 	.word	0x080419fc
 80416ac:	00f42400 	.word	0x00f42400
 80416b0:	007a1200 	.word	0x007a1200

080416b4 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80416b4:	b580      	push	{r7, lr}
 80416b6:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 80416b8:	f7ff ff5e 	bl	8041578 <HAL_RCC_GetSysClockFreq>
 80416bc:	4602      	mov	r2, r0
 80416be:	4b05      	ldr	r3, [pc, #20]	; (80416d4 <HAL_RCC_GetHCLKFreq+0x20>)
 80416c0:	689b      	ldr	r3, [r3, #8]
 80416c2:	091b      	lsrs	r3, r3, #4
 80416c4:	f003 030f 	and.w	r3, r3, #15
 80416c8:	4903      	ldr	r1, [pc, #12]	; (80416d8 <HAL_RCC_GetHCLKFreq+0x24>)
 80416ca:	5ccb      	ldrb	r3, [r1, r3]
 80416cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80416d0:	4618      	mov	r0, r3
 80416d2:	bd80      	pop	{r7, pc}
 80416d4:	40021000 	.word	0x40021000
 80416d8:	080419ec 	.word	0x080419ec

080416dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80416dc:	b580      	push	{r7, lr}
 80416de:	b086      	sub	sp, #24
 80416e0:	af00      	add	r7, sp, #0
 80416e2:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80416e4:	2300      	movs	r3, #0
 80416e6:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80416e8:	4b2c      	ldr	r3, [pc, #176]	; (804179c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80416ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80416ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80416f0:	2b00      	cmp	r3, #0
 80416f2:	d003      	beq.n	80416fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80416f4:	f7ff f8a4 	bl	8040840 <HAL_PWREx_GetVoltageRange>
 80416f8:	6138      	str	r0, [r7, #16]
 80416fa:	e014      	b.n	8041726 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80416fc:	4b27      	ldr	r3, [pc, #156]	; (804179c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80416fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041700:	4a26      	ldr	r2, [pc, #152]	; (804179c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8041702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8041706:	6593      	str	r3, [r2, #88]	; 0x58
 8041708:	4b24      	ldr	r3, [pc, #144]	; (804179c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 804170a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 804170c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041710:	60fb      	str	r3, [r7, #12]
 8041712:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8041714:	f7ff f894 	bl	8040840 <HAL_PWREx_GetVoltageRange>
 8041718:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 804171a:	4b20      	ldr	r3, [pc, #128]	; (804179c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 804171c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 804171e:	4a1f      	ldr	r2, [pc, #124]	; (804179c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8041720:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8041724:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8041726:	693b      	ldr	r3, [r7, #16]
 8041728:	2b00      	cmp	r3, #0
 804172a:	d003      	beq.n	8041734 <RCC_SetFlashLatencyFromMSIRange+0x58>
 804172c:	693b      	ldr	r3, [r7, #16]
 804172e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8041732:	d10b      	bne.n	804174c <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8041734:	687b      	ldr	r3, [r7, #4]
 8041736:	2b80      	cmp	r3, #128	; 0x80
 8041738:	d919      	bls.n	804176e <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 804173a:	687b      	ldr	r3, [r7, #4]
 804173c:	2ba0      	cmp	r3, #160	; 0xa0
 804173e:	d902      	bls.n	8041746 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8041740:	2302      	movs	r3, #2
 8041742:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8041744:	e013      	b.n	804176e <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8041746:	2301      	movs	r3, #1
 8041748:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 804174a:	e010      	b.n	804176e <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 804174c:	687b      	ldr	r3, [r7, #4]
 804174e:	2b80      	cmp	r3, #128	; 0x80
 8041750:	d902      	bls.n	8041758 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8041752:	2303      	movs	r3, #3
 8041754:	617b      	str	r3, [r7, #20]
 8041756:	e00a      	b.n	804176e <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8041758:	687b      	ldr	r3, [r7, #4]
 804175a:	2b80      	cmp	r3, #128	; 0x80
 804175c:	d102      	bne.n	8041764 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 804175e:	2302      	movs	r3, #2
 8041760:	617b      	str	r3, [r7, #20]
 8041762:	e004      	b.n	804176e <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8041764:	687b      	ldr	r3, [r7, #4]
 8041766:	2b70      	cmp	r3, #112	; 0x70
 8041768:	d101      	bne.n	804176e <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 804176a:	2301      	movs	r3, #1
 804176c:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 804176e:	4b0c      	ldr	r3, [pc, #48]	; (80417a0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8041770:	681b      	ldr	r3, [r3, #0]
 8041772:	f023 020f 	bic.w	r2, r3, #15
 8041776:	490a      	ldr	r1, [pc, #40]	; (80417a0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8041778:	697b      	ldr	r3, [r7, #20]
 804177a:	4313      	orrs	r3, r2
 804177c:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 804177e:	4b08      	ldr	r3, [pc, #32]	; (80417a0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8041780:	681b      	ldr	r3, [r3, #0]
 8041782:	f003 030f 	and.w	r3, r3, #15
 8041786:	697a      	ldr	r2, [r7, #20]
 8041788:	429a      	cmp	r2, r3
 804178a:	d001      	beq.n	8041790 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 804178c:	2301      	movs	r3, #1
 804178e:	e000      	b.n	8041792 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8041790:	2300      	movs	r3, #0
}
 8041792:	4618      	mov	r0, r3
 8041794:	3718      	adds	r7, #24
 8041796:	46bd      	mov	sp, r7
 8041798:	bd80      	pop	{r7, pc}
 804179a:	bf00      	nop
 804179c:	40021000 	.word	0x40021000
 80417a0:	40022000 	.word	0x40022000

080417a4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80417a4:	b480      	push	{r7}
 80417a6:	b087      	sub	sp, #28
 80417a8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80417aa:	4b31      	ldr	r3, [pc, #196]	; (8041870 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80417ac:	68db      	ldr	r3, [r3, #12]
 80417ae:	f003 0303 	and.w	r3, r3, #3
 80417b2:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80417b4:	4b2e      	ldr	r3, [pc, #184]	; (8041870 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80417b6:	68db      	ldr	r3, [r3, #12]
 80417b8:	091b      	lsrs	r3, r3, #4
 80417ba:	f003 030f 	and.w	r3, r3, #15
 80417be:	3301      	adds	r3, #1
 80417c0:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 80417c2:	68fb      	ldr	r3, [r7, #12]
 80417c4:	2b03      	cmp	r3, #3
 80417c6:	d015      	beq.n	80417f4 <RCC_GetSysClockFreqFromPLLSource+0x50>
 80417c8:	68fb      	ldr	r3, [r7, #12]
 80417ca:	2b03      	cmp	r3, #3
 80417cc:	d839      	bhi.n	8041842 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 80417ce:	68fb      	ldr	r3, [r7, #12]
 80417d0:	2b01      	cmp	r3, #1
 80417d2:	d01c      	beq.n	804180e <RCC_GetSysClockFreqFromPLLSource+0x6a>
 80417d4:	68fb      	ldr	r3, [r7, #12]
 80417d6:	2b02      	cmp	r3, #2
 80417d8:	d133      	bne.n	8041842 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80417da:	4a26      	ldr	r2, [pc, #152]	; (8041874 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 80417dc:	68bb      	ldr	r3, [r7, #8]
 80417de:	fbb2 f3f3 	udiv	r3, r2, r3
 80417e2:	4a23      	ldr	r2, [pc, #140]	; (8041870 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80417e4:	68d2      	ldr	r2, [r2, #12]
 80417e6:	0a12      	lsrs	r2, r2, #8
 80417e8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80417ec:	fb02 f303 	mul.w	r3, r2, r3
 80417f0:	613b      	str	r3, [r7, #16]
      break;
 80417f2:	e029      	b.n	8041848 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80417f4:	4a20      	ldr	r2, [pc, #128]	; (8041878 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 80417f6:	68bb      	ldr	r3, [r7, #8]
 80417f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80417fc:	4a1c      	ldr	r2, [pc, #112]	; (8041870 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80417fe:	68d2      	ldr	r2, [r2, #12]
 8041800:	0a12      	lsrs	r2, r2, #8
 8041802:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8041806:	fb02 f303 	mul.w	r3, r2, r3
 804180a:	613b      	str	r3, [r7, #16]
      break;
 804180c:	e01c      	b.n	8041848 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 804180e:	4b18      	ldr	r3, [pc, #96]	; (8041870 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8041810:	681b      	ldr	r3, [r3, #0]
 8041812:	f003 0308 	and.w	r3, r3, #8
 8041816:	2b00      	cmp	r3, #0
 8041818:	d107      	bne.n	804182a <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 804181a:	4b15      	ldr	r3, [pc, #84]	; (8041870 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 804181c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8041820:	0a1b      	lsrs	r3, r3, #8
 8041822:	f003 030f 	and.w	r3, r3, #15
 8041826:	617b      	str	r3, [r7, #20]
 8041828:	e005      	b.n	8041836 <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 804182a:	4b11      	ldr	r3, [pc, #68]	; (8041870 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 804182c:	681b      	ldr	r3, [r3, #0]
 804182e:	091b      	lsrs	r3, r3, #4
 8041830:	f003 030f 	and.w	r3, r3, #15
 8041834:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8041836:	4a11      	ldr	r2, [pc, #68]	; (804187c <RCC_GetSysClockFreqFromPLLSource+0xd8>)
 8041838:	697b      	ldr	r3, [r7, #20]
 804183a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 804183e:	613b      	str	r3, [r7, #16]
        break;
 8041840:	e002      	b.n	8041848 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 8041842:	2300      	movs	r3, #0
 8041844:	613b      	str	r3, [r7, #16]
      break;
 8041846:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8041848:	4b09      	ldr	r3, [pc, #36]	; (8041870 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 804184a:	68db      	ldr	r3, [r3, #12]
 804184c:	0e5b      	lsrs	r3, r3, #25
 804184e:	f003 0303 	and.w	r3, r3, #3
 8041852:	3301      	adds	r3, #1
 8041854:	005b      	lsls	r3, r3, #1
 8041856:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8041858:	693a      	ldr	r2, [r7, #16]
 804185a:	687b      	ldr	r3, [r7, #4]
 804185c:	fbb2 f3f3 	udiv	r3, r2, r3
 8041860:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8041862:	683b      	ldr	r3, [r7, #0]
}
 8041864:	4618      	mov	r0, r3
 8041866:	371c      	adds	r7, #28
 8041868:	46bd      	mov	sp, r7
 804186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804186e:	4770      	bx	lr
 8041870:	40021000 	.word	0x40021000
 8041874:	00f42400 	.word	0x00f42400
 8041878:	007a1200 	.word	0x007a1200
 804187c:	080419fc 	.word	0x080419fc

08041880 <__libc_init_array>:
 8041880:	b570      	push	{r4, r5, r6, lr}
 8041882:	4d0d      	ldr	r5, [pc, #52]	; (80418b8 <__libc_init_array+0x38>)
 8041884:	2600      	movs	r6, #0
 8041886:	4c0d      	ldr	r4, [pc, #52]	; (80418bc <__libc_init_array+0x3c>)
 8041888:	1b64      	subs	r4, r4, r5
 804188a:	10a4      	asrs	r4, r4, #2
 804188c:	42a6      	cmp	r6, r4
 804188e:	d109      	bne.n	80418a4 <__libc_init_array+0x24>
 8041890:	4d0b      	ldr	r5, [pc, #44]	; (80418c0 <__libc_init_array+0x40>)
 8041892:	2600      	movs	r6, #0
 8041894:	4c0b      	ldr	r4, [pc, #44]	; (80418c4 <__libc_init_array+0x44>)
 8041896:	f000 f81f 	bl	80418d8 <_init>
 804189a:	1b64      	subs	r4, r4, r5
 804189c:	10a4      	asrs	r4, r4, #2
 804189e:	42a6      	cmp	r6, r4
 80418a0:	d105      	bne.n	80418ae <__libc_init_array+0x2e>
 80418a2:	bd70      	pop	{r4, r5, r6, pc}
 80418a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80418a8:	3601      	adds	r6, #1
 80418aa:	4798      	blx	r3
 80418ac:	e7ee      	b.n	804188c <__libc_init_array+0xc>
 80418ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80418b2:	3601      	adds	r6, #1
 80418b4:	4798      	blx	r3
 80418b6:	e7f2      	b.n	804189e <__libc_init_array+0x1e>
 80418b8:	08041a3c 	.word	0x08041a3c
 80418bc:	08041a3c 	.word	0x08041a3c
 80418c0:	08041a3c 	.word	0x08041a3c
 80418c4:	08041a40 	.word	0x08041a40

080418c8 <memset>:
 80418c8:	4402      	add	r2, r0
 80418ca:	4603      	mov	r3, r0
 80418cc:	4293      	cmp	r3, r2
 80418ce:	d100      	bne.n	80418d2 <memset+0xa>
 80418d0:	4770      	bx	lr
 80418d2:	f803 1b01 	strb.w	r1, [r3], #1
 80418d6:	e7f9      	b.n	80418cc <memset+0x4>

080418d8 <_init>:
 80418d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80418da:	bf00      	nop
 80418dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80418de:	bc08      	pop	{r3}
 80418e0:	469e      	mov	lr, r3
 80418e2:	4770      	bx	lr

080418e4 <_fini>:
 80418e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80418e6:	bf00      	nop
 80418e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80418ea:	bc08      	pop	{r3}
 80418ec:	469e      	mov	lr, r3
 80418ee:	4770      	bx	lr

080418f0 <__SECURE_SPI_Receive_Classification_veneer>:
 80418f0:	b401      	push	{r0}
 80418f2:	4802      	ldr	r0, [pc, #8]	; (80418fc <__SECURE_SPI_Receive_Classification_veneer+0xc>)
 80418f4:	4684      	mov	ip, r0
 80418f6:	bc01      	pop	{r0}
 80418f8:	4760      	bx	ip
 80418fa:	bf00      	nop
 80418fc:	0c03e019 	.word	0x0c03e019

08041900 <__SECURE_SPI_Toggle_Comm_veneer>:
 8041900:	b401      	push	{r0}
 8041902:	4802      	ldr	r0, [pc, #8]	; (804190c <__SECURE_SPI_Toggle_Comm_veneer+0xc>)
 8041904:	4684      	mov	ip, r0
 8041906:	bc01      	pop	{r0}
 8041908:	4760      	bx	ip
 804190a:	bf00      	nop
 804190c:	0c03e039 	.word	0x0c03e039

08041910 <__SECURE_DMA_Fetch_NonSecure_Mem_veneer>:
 8041910:	b401      	push	{r0}
 8041912:	4802      	ldr	r0, [pc, #8]	; (804191c <__SECURE_DMA_Fetch_NonSecure_Mem_veneer+0xc>)
 8041914:	4684      	mov	ip, r0
 8041916:	bc01      	pop	{r0}
 8041918:	4760      	bx	ip
 804191a:	bf00      	nop
 804191c:	0c03e049 	.word	0x0c03e049

08041920 <__SECURE_SPI_Send_End_Signal_veneer>:
 8041920:	b401      	push	{r0}
 8041922:	4802      	ldr	r0, [pc, #8]	; (804192c <__SECURE_SPI_Send_End_Signal_veneer+0xc>)
 8041924:	4684      	mov	ip, r0
 8041926:	bc01      	pop	{r0}
 8041928:	4760      	bx	ip
 804192a:	bf00      	nop
 804192c:	0c03e031 	.word	0x0c03e031

08041930 <__SECURE_print_Num_veneer>:
 8041930:	b401      	push	{r0}
 8041932:	4802      	ldr	r0, [pc, #8]	; (804193c <__SECURE_print_Num_veneer+0xc>)
 8041934:	4684      	mov	ip, r0
 8041936:	bc01      	pop	{r0}
 8041938:	4760      	bx	ip
 804193a:	bf00      	nop
 804193c:	0c03e001 	.word	0x0c03e001

08041940 <__SECURE_DATA_Last_Buffer_Compare_veneer>:
 8041940:	b401      	push	{r0}
 8041942:	4802      	ldr	r0, [pc, #8]	; (804194c <__SECURE_DATA_Last_Buffer_Compare_veneer+0xc>)
 8041944:	4684      	mov	ip, r0
 8041946:	bc01      	pop	{r0}
 8041948:	4760      	bx	ip
 804194a:	bf00      	nop
 804194c:	0c03e051 	.word	0x0c03e051

08041950 <__SECURE_SPI_Send_Data_veneer>:
 8041950:	b401      	push	{r0}
 8041952:	4802      	ldr	r0, [pc, #8]	; (804195c <__SECURE_SPI_Send_Data_veneer+0xc>)
 8041954:	4684      	mov	ip, r0
 8041956:	bc01      	pop	{r0}
 8041958:	4760      	bx	ip
 804195a:	bf00      	nop
 804195c:	0c03e069 	.word	0x0c03e069

08041960 <__SECURE_SystemCoreClockUpdate_veneer>:
 8041960:	b401      	push	{r0}
 8041962:	4802      	ldr	r0, [pc, #8]	; (804196c <__SECURE_SystemCoreClockUpdate_veneer+0xc>)
 8041964:	4684      	mov	ip, r0
 8041966:	bc01      	pop	{r0}
 8041968:	4760      	bx	ip
 804196a:	bf00      	nop
 804196c:	0c03e011 	.word	0x0c03e011

08041970 <__SECURE_print_Log_veneer>:
 8041970:	b401      	push	{r0}
 8041972:	4802      	ldr	r0, [pc, #8]	; (804197c <__SECURE_print_Log_veneer+0xc>)
 8041974:	4684      	mov	ip, r0
 8041976:	bc01      	pop	{r0}
 8041978:	4760      	bx	ip
 804197a:	bf00      	nop
 804197c:	0c03e061 	.word	0x0c03e061

08041980 <__SECURE_SPI_Send_Start_Signal_veneer>:
 8041980:	b401      	push	{r0}
 8041982:	4802      	ldr	r0, [pc, #8]	; (804198c <__SECURE_SPI_Send_Start_Signal_veneer+0xc>)
 8041984:	4684      	mov	ip, r0
 8041986:	bc01      	pop	{r0}
 8041988:	4760      	bx	ip
 804198a:	bf00      	nop
 804198c:	0c03e029 	.word	0x0c03e029
