/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon May 17 04:31:40 2010
 *                 MD5 Checksum         d3eddea23beec7e33d13b4bcb5193126
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_CLKGEN_H__
#define BCHP_CLKGEN_H__

/***************************************************************************
 *CLKGEN - clkgen registers
 ***************************************************************************/
#define BCHP_CLKGEN_PLL_MIPS_PLL_PWRDN           0x0042a000 /* Powerdowns */
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL         0x0042a004 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV             0x0042a008 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MDIV0_2         0x0042a00c /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL 0x0042a010 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN            0x0042a014 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW 0x0042a018 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH 0x0042a01c /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC            0x0042a020 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC2           0x0042a024 /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS     0x0042a028 /* Lock Status */
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET            0x0042a02c /* Resets */
#define BCHP_CLKGEN_PLL_AVD_PLL_PWRDN            0x0042a030 /* Powerdowns */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL          0x0042a034 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV              0x0042a038 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2          0x0042a03c /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV3_5          0x0042a040 /* Post divider Channels 3 to 5 */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL 0x0042a044 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN             0x0042a048 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW 0x0042a04c /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH 0x0042a050 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC             0x0042a054 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC2            0x0042a058 /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS      0x0042a05c /* Lock Status */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_RESET          0x0042a060 /* Resets */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_PWRDN          0x0042a064 /* Powerdowns */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL        0x0042a068 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_DIV            0x0042a06c /* Pre multiplier */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MDIV0_2        0x0042a070 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_FRAC           0x0042a074 /* Fractional */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL 0x0042a078 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN           0x0042a07c /* PLL GAIN */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_LOW 0x0042a080 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_HIGH 0x0042a084 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC           0x0042a088 /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_LOCK_STATUS    0x0042a08c /* Lock Status */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET         0x0042a090 /* Resets */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN         0x0042a094 /* Powerdowns */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL       0x0042a098 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV           0x0042a09c /* Pre multiplier */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN          0x0042a0a0 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW 0x0042a0a4 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH 0x0042a0a8 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS   0x0042a0ac /* Lock Status */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET           0x0042a0b0 /* Resets */
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN           0x0042a0b4 /* Powerdowns */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL         0x0042a0b8 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV             0x0042a0bc /* Pre multiplier */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2         0x0042a0c0 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5         0x0042a0c4 /* Post divider Channels 3 to 5 */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL 0x0042a0c8 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN            0x0042a0cc /* PLL GAIN */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW 0x0042a0d0 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH 0x0042a0d4 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC            0x0042a0d8 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC2           0x0042a0dc /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS     0x0042a0e0 /* Lock Status */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET          0x0042a0e4 /* Resets */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_PWRDN          0x0042a0e8 /* Powerdowns */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL        0x0042a0ec /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV            0x0042a0f0 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MDIV0_2        0x0042a0f4 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_FRAC           0x0042a0f8 /* Fractional */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL 0x0042a0fc /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN           0x0042a100 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW 0x0042a104 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH 0x0042a108 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC           0x0042a10c /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS    0x0042a110 /* Lock Status */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_RESET         0x0042a114 /* Resets */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_PWRDN         0x0042a118 /* Powerdowns */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_CONTROL       0x0042a11c /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_DIV           0x0042a120 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN          0x0042a124 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_LOW 0x0042a128 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_HIGH 0x0042a12c /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_LOCK_STATUS   0x0042a130 /* Lock Status */
#define BCHP_CLKGEN_PLL_HIF_PLL_RESET            0x0042a134 /* Resets */
#define BCHP_CLKGEN_PLL_HIF_PLL_PWRDN            0x0042a138 /* Powerdowns */
#define BCHP_CLKGEN_PLL_HIF_PLL_CONTROL          0x0042a13c /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_HIF_PLL_DIV              0x0042a140 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_HIF_PLL_MDIV0_2          0x0042a144 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_HIF_PLL_POSTDIVIDER_CTRL 0x0042a148 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN             0x0042a14c /* PLL GAIN */
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_LOW 0x0042a150 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_HIGH 0x0042a154 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC             0x0042a158 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC2            0x0042a15c /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_HIF_PLL_LOCK_STATUS      0x0042a160 /* Lock Status */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET          0x0042a164 /* Resets */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN          0x0042a168 /* Powerdowns */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL        0x0042a16c /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV            0x0042a170 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2        0x0042a174 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL 0x0042a178 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN           0x0042a17c /* PLL GAIN */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW 0x0042a180 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH 0x0042a184 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC           0x0042a188 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2          0x0042a18c /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS    0x0042a190 /* Lock Status */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET        0x0042a194 /* Resets */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_PWRDN        0x0042a198 /* Powerdowns */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL      0x0042a19c /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV          0x0042a1a0 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MDIV0_2      0x0042a1a4 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL 0x0042a1a8 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN         0x0042a1ac /* PLL GAIN */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW 0x0042a1b0 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH 0x0042a1b4 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC         0x0042a1b8 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2        0x0042a1bc /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS  0x0042a1c0 /* Lock Status */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN           0x0042a1c4 /* Powerdowns */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL         0x0042a1c8 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV             0x0042a1cc /* Pre multiplier */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2         0x0042a1d0 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5         0x0042a1d4 /* Post divider Channels 3 to 5 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL 0x0042a1d8 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN            0x0042a1dc /* PLL GAIN */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW 0x0042a1e0 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH 0x0042a1e4 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC            0x0042a1e8 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2           0x0042a1ec /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS     0x0042a1f0 /* Lock Status */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET          0x0042a1f4 /* Resets */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_PWRDN          0x0042a1f8 /* Powerdowns */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL        0x0042a1fc /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV            0x0042a200 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MDIV0_2        0x0042a204 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_FRAC           0x0042a208 /* Fractional */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL 0x0042a20c /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN           0x0042a210 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW 0x0042a214 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH 0x0042a218 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC           0x0042a21c /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS    0x0042a220 /* Lock Status */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET             0x0042a224 /* Resets */
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN             0x0042a228 /* Powerdowns */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL           0x0042a22c /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV               0x0042a230 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2           0x0042a234 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL  0x0042a238 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN              0x0042a23c /* PLL GAIN */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW 0x0042a240 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH 0x0042a244 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC              0x0042a248 /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS       0x0042a24c /* Lock Status */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET         0x0042a250 /* Resets */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN         0x0042a254 /* Powerdowns */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL       0x0042a258 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV           0x0042a25c /* Pre multiplier */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN          0x0042a260 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW 0x0042a264 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH 0x0042a268 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS   0x0042a26c /* Lock Status */
#define BCHP_CLKGEN_AVD0_TOP_INST_CLOCK_ENABLE   0x0042a270 /* Avd0 top inst clock enable */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A 0x0042a274 /* Vec aio top inst power switch memory a */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_DISABLE  0x0042a278 /* Disable GRAPHICS_INST's clocks */
#define BCHP_CLKGEN_SATA3_TOP_INST_POWER_SWITCH_MEMORY 0x0042a27c /* Sata3 top inst power switch memory */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE            0x0042a280 /* Disable PAD's clocks */
#define BCHP_CLKGEN_VICE2_INST_MEMORY_STANDBY_ENABLE 0x0042a284 /* Vice2 inst memory standby enable */
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_DISABLE  0x0042a288 /* Disable UHFR_TOP_INST's clocks */
#define BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE    0x0042a28c /* Bvn top inst clock enable */
#define BCHP_CLKGEN_SVD0_TOP_INST_MEMORY_STANDBY_ENABLE 0x0042a290 /* Svd0 top inst memory standby enable */
#define BCHP_CLKGEN_PAD_MUX_SELECT               0x0042a294 /* Mux selects for Pad clocks */
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_DISABLE  0x0042a298 /* Disable MOCA_TOP_INST's clocks */
#define BCHP_CLKGEN_GRAPHICS_INST_OBSERVE_CLOCK  0x0042a29c /* Graphics inst observe clock */
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_DISABLE    0x0042a2a0 /* Disable DVP_HT_INST's clocks */
#define BCHP_CLKGEN_CORE_XPT_INST_MEMORY_STANDBY_ENABLE 0x0042a2a4 /* Core xpt inst memory standby enable */
#define BCHP_CLKGEN_TOP1394_INST_POWER_SWITCH_MEMORY 0x0042a2a8 /* Top1394 inst power switch memory */
#define BCHP_CLKGEN_AVD0_TOP_INST_POWER_SWITCH_MEMORY 0x0042a2ac /* Avd0 top inst power switch memory */
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_DISABLE    0x0042a2b0 /* Disable DVP_HR_INST's clocks */
#define BCHP_CLKGEN_USB_INST_CLOCK_DISABLE       0x0042a2b4 /* Disable USB_INST's clocks */
#define BCHP_CLKGEN_USB_INST_OBSERVE_CLOCK       0x0042a2b8 /* Usb inst observe clock */
#define BCHP_CLKGEN_CORE_XPT_INST_POWER_SWITCH_MEMORY 0x0042a2bc /* Core xpt inst power switch memory */
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE          0x0042a2c0 /* Dvp hr inst observe */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE 0x0042a2c4 /* Disable DUAL_GENET_TOP_DUAL_RGMII_INST's clocks */
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_ENABLE   0x0042a2c8 /* Moca top inst clock enable */
#define BCHP_CLKGEN_HIF_INST_CLOCK_DISABLE       0x0042a2cc /* Disable HIF_INST's clocks */
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE_CLOCK    0x0042a2d0 /* Dvp hr inst observe clock */
#define BCHP_CLKGEN_SVD0_TOP_INST_CLOCK_ENABLE   0x0042a2d4 /* Svd0 top inst clock enable */
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE          0x0042a2d8 /* Disable MULTI's clocks */
#define BCHP_CLKGEN_TOP1394_INST_MEMORY_STANDBY_ENABLE 0x0042a2dc /* Top1394 inst memory standby enable */
#define BCHP_CLKGEN_HIF_INST_MEMORY_STANDBY_ENABLE 0x0042a2e0 /* Hif inst memory standby enable */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE 0x0042a2e4 /* Dual genet top dual rgmii inst clock enable */
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_DISABLE  0x0042a2e8 /* Disable ZCPU_TOP_INST's clocks */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_POWER_SWITCH_MEMORY 0x0042a2ec /* Memsys 32 1 inst power switch memory */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_MEMORY_STANDBY_ENABLE_A 0x0042a2f0 /* Dual genet top dual rgmii inst memory standby enable a */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE   0x0042a2f4 /* Core xpt inst clock enable */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE  0x0042a2f8 /* Disable CORE_XPT_INST's clocks */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE         0x0042a2fc /* Disable CLKGEN's clocks */
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE  0x0042a300 /* Disable SYS_CTRL_INST's clocks */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT 0x0042a304 /* Dual genet top dual rgmii inst clock select */
#define BCHP_CLKGEN_SYS_CTRL_INST_OBSERVE_CLOCK  0x0042a308 /* Sys ctrl inst observe clock */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT          0x0042a30c /* Mux selects for Internal clocks */
#define BCHP_CLKGEN_SYS_AON_INST_OBSERVE_CLOCK   0x0042a310 /* Sys aon inst observe clock */
#define BCHP_CLKGEN_PM_DDR_PLL_PWRDN             0x0042a314 /* Power management DDR PLL powerdown */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_POWER_SWITCH_MEMORY 0x0042a318 /* Memsys 32 0 inst power switch memory */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_A 0x0042a31c /* Vec aio top inst memory standby enable a */
#define BCHP_CLKGEN_UHFR_TOP_INST_MEMORY_STANDBY_ENABLE 0x0042a320 /* Uhfr top inst memory standby enable */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT         0x0042a324 /* Mux selects for Smartcard clocks */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_B 0x0042a328 /* Dual genet top dual rgmii inst power switch memory b */
#define BCHP_CLKGEN_PM_PLL_LOCK_WAIT             0x0042a32c /* Power management PLL Lock Wait */
#define BCHP_CLKGEN_SYS_CTRL_INST_MEMORY_STANDBY_ENABLE 0x0042a330 /* Sys ctrl inst memory standby enable */
#define BCHP_CLKGEN_ZCPU_TOP_INST_MEMORY_STANDBY_ENABLE 0x0042a334 /* Zcpu top inst memory standby enable */
#define BCHP_CLKGEN_MOCA_TOP_INST_MEMORY_STANDBY_ENABLE 0x0042a338 /* Moca top inst memory standby enable */
#define BCHP_CLKGEN_HIF_INST_OBSERVE_CLOCK       0x0042a33c /* Hif inst observe clock */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_A 0x0042a340 /* Dual genet top dual rgmii inst power switch memory a */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_OBSERVE_CLOCK 0x0042a344 /* Memsys 32 1 inst observe clock */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_CLOCK_ENABLE 0x0042a348 /* Memsys 32 0 inst clock enable */
#define BCHP_CLKGEN_USB_INST_MEMORY_STANDBY_ENABLE 0x0042a34c /* Usb inst memory standby enable */
#define BCHP_CLKGEN_CORE_XPT_INST_OBSERVE_CLOCK  0x0042a350 /* Core xpt inst observe clock */
#define BCHP_CLKGEN_TOP1394_INST_CLOCK_ENABLE    0x0042a354 /* Top1394 inst clock enable */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_POWER_SWITCH_MEMORY 0x0042a358 /* Raaga dsp top inst power switch memory */
#define BCHP_CLKGEN_USB_INST_CLOCK_ENABLE        0x0042a35c /* Usb inst clock enable */
#define BCHP_CLKGEN_SATA3_TOP_INST_OBSERVE_CLOCK 0x0042a360 /* Sata3 top inst observe clock */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_OBSERVE_CLOCK 0x0042a364 /* Memsys 32 0 inst observe clock */
#define BCHP_CLKGEN_BVN_TOP_INST_MEMORY_STANDBY_ENABLE 0x0042a368 /* Bvn top inst memory standby enable */
#define BCHP_CLKGEN_DVP_HR_INST_MEMORY_STANDBY_ENABLE 0x0042a36c /* Dvp hr inst memory standby enable */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_MEMORY_STANDBY_ENABLE 0x0042a370 /* Raaga dsp top inst memory standby enable */
#define BCHP_CLKGEN_VICE2_INST_CLOCK_ENABLE      0x0042a374 /* Vice2 inst clock enable */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_OBSERVE_CLOCK 0x0042a378 /* Vec aio top inst observe clock */
#define BCHP_CLKGEN_HIF_INST_POWER_SWITCH_MEMORY 0x0042a37c /* Hif inst power switch memory */
#define BCHP_CLKGEN_UHFR_TOP_INST_POWER_SWITCH_MEMORY 0x0042a380 /* Uhfr top inst power switch memory */
#define BCHP_CLKGEN_GRAPHICS_INST_POWER_SWITCH_MEMORY 0x0042a384 /* Graphics inst power switch memory */
#define BCHP_CLKGEN_MOCA_TOP_INST_POWER_SWITCH_MEMORY 0x0042a388 /* Moca top inst power switch memory */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE 0x0042a38c /* Raaga dsp top inst clock enable */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK 0x0042a390 /* Dual genet top dual rgmii inst observe clock */
#define BCHP_CLKGEN_BVN_TOP_INST_POWER_SWITCH_MEMORY 0x0042a394 /* Bvn top inst power switch memory */
#define BCHP_CLKGEN_SATA3_TOP_INST_CLOCK_ENABLE  0x0042a398 /* Sata3 top inst clock enable */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_B 0x0042a39c /* Vec aio top inst power switch memory b */
#define BCHP_CLKGEN_MOCA_TOP_INST_OBSERVE_CLOCK  0x0042a3a0 /* Moca top inst observe clock */
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_ENABLE   0x0042a3a4 /* Uhfr top inst clock enable */
#define BCHP_CLKGEN_VICE2_INST_POWER_SWITCH_MEMORY 0x0042a3a8 /* Vice2 inst power switch memory */
#define BCHP_CLKGEN_VICE2_INST_OBSERVE_CLOCK     0x0042a3ac /* Vice2 inst observe clock */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE 0x0042a3b0 /* Vec aio top inst clock enable */
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_ENABLE   0x0042a3b4 /* Zcpu top inst clock enable */
#define BCHP_CLKGEN_SECTOP_INST_MEMORY_STANDBY_ENABLE 0x0042a3b8 /* Sectop inst memory standby enable */
#define BCHP_CLKGEN_UHFR_TOP_INST_OBSERVE_CLOCK  0x0042a3bc /* Uhfr top inst observe clock */
#define BCHP_CLKGEN_TOP1394_INST_OBSERVE_CLOCK   0x0042a3c0 /* Top1394 inst observe clock */
#define BCHP_CLKGEN_GRAPHICS_INST_MEMORY_STANDBY_ENABLE 0x0042a3c4 /* Graphics inst memory standby enable */
#define BCHP_CLKGEN_SECTOP_INST_OBSERVE_CLOCK    0x0042a3c8 /* Sectop inst observe clock */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE   0x0042a3cc /* Graphics inst clock enable */
#define BCHP_CLKGEN_SVD0_TOP_INST_POWER_SWITCH_MEMORY 0x0042a3d0 /* Svd0 top inst power switch memory */
#define BCHP_CLKGEN_USB_INST_POWER_SWITCH_MEMORY 0x0042a3d4 /* Usb inst power switch memory */
#define BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE     0x0042a3d8 /* Sectop inst clock enable */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_MEMORY_STANDBY_ENABLE 0x0042a3dc /* Memsys 32 1 inst memory standby enable */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_CLOCK_ENABLE 0x0042a3e0 /* Memsys 32 1 inst clock enable */
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_ENABLE   0x0042a3e4 /* Sys ctrl inst clock enable */
#define BCHP_CLKGEN_ZCPU_TOP_INST_OBSERVE_CLOCK  0x0042a3e8 /* Zcpu top inst observe clock */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_MEMORY_STANDBY_ENABLE 0x0042a3ec /* Memsys 32 0 inst memory standby enable */
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE     0x0042a3f0 /* Dvp ht inst clock enable */
#define BCHP_CLKGEN_HIF_INST_CLOCK_ENABLE        0x0042a3f4 /* Hif inst clock enable */
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE     0x0042a3f8 /* Dvp hr inst clock enable */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL 0x0042a3fc /* Ana xtal low cur 40g m7fc inst gisb control */
#define BCHP_CLKGEN_DVP_HR_INST_POWER_SWITCH_MEMORY 0x0042a400 /* Dvp hr inst power switch memory */
#define BCHP_CLKGEN_DVP_HT_INST_MEMORY_STANDBY_ENABLE 0x0042a404 /* Dvp ht inst memory standby enable */
#define BCHP_CLKGEN_SATA3_TOP_INST_MEMORY_STANDBY_ENABLE 0x0042a408 /* Sata3 top inst memory standby enable */
#define BCHP_CLKGEN_DVP_HT_INST_POWER_SWITCH_MEMORY 0x0042a40c /* Dvp ht inst power switch memory */
#define BCHP_CLKGEN_DVP_HT_INST_OBSERVE_CLOCK    0x0042a410 /* Dvp ht inst observe clock */
#define BCHP_CLKGEN_AVD0_TOP_INST_MEMORY_STANDBY_ENABLE 0x0042a414 /* Avd0 top inst memory standby enable */
#define BCHP_CLKGEN_DVP_HR_INST_ENABLE           0x0042a418 /* Dvp hr inst enable */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_B 0x0042a41c /* Vec aio top inst memory standby enable b */

/***************************************************************************
 *PLL_MIPS_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_MIPS_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_MIPS_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_MIPS_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_CONTROL :: reserved0 [31:05] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_reserved0_MASK            0xffffffe0
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_reserved0_SHIFT           5

/* CLKGEN :: PLL_MIPS_PLL_CONTROL :: PHASE_OFFSET_CH0 [04:02] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x0000001c
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    2

/* CLKGEN :: PLL_MIPS_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_MIPS_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_MIPS_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_MIPS_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_MIPS_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_MIPS_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_MDIV0_2 :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MDIV0_2_reserved0_MASK            0xffffff00
#define BCHP_CLKGEN_PLL_MIPS_PLL_MDIV0_2_reserved0_SHIFT           8

/* CLKGEN :: PLL_MIPS_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_MIPS_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_MIPS_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_POSTDIVIDER_CTRL :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xfffffffc
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  2

/* CLKGEN :: PLL_MIPS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000002
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 1

/* CLKGEN :: PLL_MIPS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_MIPS_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_MIPS_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_MISC :: LDO_REF_SEL [31:31] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_LDO_REF_SEL_MASK             0x80000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_LDO_REF_SEL_SHIFT            31

/* CLKGEN :: PLL_MIPS_PLL_MISC :: POR_BYPASS [30:30] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_POR_BYPASS_MASK              0x40000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_POR_BYPASS_SHIFT             30

/* CLKGEN :: PLL_MIPS_PLL_MISC :: NDIV_RELOCK [29:28] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_NDIV_RELOCK_MASK             0x30000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_NDIV_RELOCK_SHIFT            28

/* CLKGEN :: PLL_MIPS_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_FAST_LOCK_MASK               0x08000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_FAST_LOCK_SHIFT              27

/* CLKGEN :: PLL_MIPS_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_VCODIV2_MASK                 0x04000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_VCODIV2_SHIFT                26

/* CLKGEN :: PLL_MIPS_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_VCO_DLY_MASK                 0x03000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_VCO_DLY_SHIFT                24

/* CLKGEN :: PLL_MIPS_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_PWM_RATE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_PWM_RATE_SHIFT               22

/* CLKGEN :: PLL_MIPS_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_MODE_MASK               0x00300000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_MODE_SHIFT              20

/* CLKGEN :: PLL_MIPS_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_MIPS_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_MIPS_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_MIPS_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_MIPS_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_MIPS_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_MIPS_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_MIPS_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC2_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC2_reserved0_SHIFT             1

/* CLKGEN :: PLL_MIPS_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC2_SPARE_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC2_SPARE_SHIFT                 0

/***************************************************************************
 *PLL_MIPS_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_MIPS_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_LOCK_MASK             0x00000002
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_LOCK_SHIFT            1

/* CLKGEN :: PLL_MIPS_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       0

/***************************************************************************
 *PLL_AVD_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_reserved0_SHIFT              2

/* CLKGEN :: PLL_AVD_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETD_MASK                  0x00000002
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETD_SHIFT                 1

/* CLKGEN :: PLL_AVD_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETA_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETA_SHIFT                 0

/***************************************************************************
 *PLL_AVD_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_PWRDN_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_AVD_PLL_PWRDN_reserved0_SHIFT              1

/* CLKGEN :: PLL_AVD_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_PWRDN_PWRDN_PLL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_PWRDN_PWRDN_PLL_SHIFT              0

/***************************************************************************
 *PLL_AVD_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_CONTROL :: reserved0 [31:21] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_reserved0_MASK             0xffe00000
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_reserved0_SHIFT            21

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: PHASE_OFFSET_CH4 [20:18] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH4_MASK      0x001c0000
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH4_SHIFT     18

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: PHASE_OFFSET_CH3 [17:15] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH3_MASK      0x00038000
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH3_SHIFT     15

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: PHASE_OFFSET_CH2 [14:12] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH2_MASK      0x00007000
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT     12

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: PHASE_OFFSET_CH1 [11:09] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH1_MASK      0x00000e00
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT     9

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: PHASE_OFFSET_CH0 [08:06] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH0_MASK      0x000001c0
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT     6

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: CLOCK_DIS_CH4 [05:05] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH4_MASK         0x00000020
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH4_SHIFT        5

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: CLOCK_DIS_CH3 [04:04] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH3_MASK         0x00000010
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH3_SHIFT        4

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH2_MASK         0x00000008
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT        3

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH1_MASK         0x00000004
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT        2

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH0_MASK         0x00000002
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT        1

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_REF_SEL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_REF_SEL_SHIFT              0

/***************************************************************************
 *PLL_AVD_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_reserved0_MASK                 0xffffe000
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_reserved0_SHIFT                13

/* CLKGEN :: PLL_AVD_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_NDIV_INT_MASK                  0x00001ff8
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_NDIV_INT_SHIFT                 3

/* CLKGEN :: PLL_AVD_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_PDIV_MASK                      0x00000007
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_PDIV_SHIFT                     0

/***************************************************************************
 *PLL_AVD_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_reserved0_MASK             0xff000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_reserved0_SHIFT            24

/* CLKGEN :: PLL_AVD_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH2_MASK              0x00ff0000
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH2_SHIFT             16

/* CLKGEN :: PLL_AVD_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH1_MASK              0x0000ff00
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH1_SHIFT             8

/* CLKGEN :: PLL_AVD_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH0_MASK              0x000000ff
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH0_SHIFT             0

/***************************************************************************
 *PLL_AVD_PLL_MDIV3_5 - Post divider Channels 3 to 5
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_MDIV3_5 :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV3_5_reserved0_MASK             0xffff0000
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV3_5_reserved0_SHIFT            16

/* CLKGEN :: PLL_AVD_PLL_MDIV3_5 :: MDIV_CH4 [15:08] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV3_5_MDIV_CH4_MASK              0x0000ff00
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV3_5_MDIV_CH4_SHIFT             8

/* CLKGEN :: PLL_AVD_PLL_MDIV3_5 :: MDIV_CH3 [07:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV3_5_MDIV_CH3_MASK              0x000000ff
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV3_5_MDIV_CH3_SHIFT             0

/***************************************************************************
 *PLL_AVD_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_reserved0_MASK    0xfffffc00
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT   10

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH4 [09:09] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_SHIFT 9

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH3 [08:08] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_MASK 0x00000100
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_SHIFT 8

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [07:07] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000080
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 7

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [06:06] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000040
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 6

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [05:05] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000020
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 5

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH4 [04:04] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_MASK 0x00000010
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_SHIFT 4

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH3 [03:03] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_MASK 0x00000008
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_SHIFT 3

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_AVD_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_reserved0_MASK                0xff000000
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_reserved0_SHIFT               24

/* CLKGEN :: PLL_AVD_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_AVD_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_AVD_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_AVD_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_AVD_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_AVD_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK        0x00000007
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT       0

/***************************************************************************
 *PLL_AVD_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_AVD_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_AVD_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_AVD_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_MISC :: LDO_REF_SEL [31:31] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_LDO_REF_SEL_MASK              0x80000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_LDO_REF_SEL_SHIFT             31

/* CLKGEN :: PLL_AVD_PLL_MISC :: POR_BYPASS [30:30] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_POR_BYPASS_MASK               0x40000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_POR_BYPASS_SHIFT              30

/* CLKGEN :: PLL_AVD_PLL_MISC :: NDIV_RELOCK [29:28] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_NDIV_RELOCK_MASK              0x30000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_NDIV_RELOCK_SHIFT             28

/* CLKGEN :: PLL_AVD_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_FAST_LOCK_MASK                0x08000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_FAST_LOCK_SHIFT               27

/* CLKGEN :: PLL_AVD_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_VCODIV2_MASK                  0x04000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_VCODIV2_SHIFT                 26

/* CLKGEN :: PLL_AVD_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_VCO_DLY_MASK                  0x03000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_VCO_DLY_SHIFT                 24

/* CLKGEN :: PLL_AVD_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_PWM_RATE_MASK                 0x00c00000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_PWM_RATE_SHIFT                22

/* CLKGEN :: PLL_AVD_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_MODE_MASK                0x00300000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_MODE_SHIFT               20

/* CLKGEN :: PLL_AVD_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_AUX_CTRL_MASK                 0x00080000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_AUX_CTRL_SHIFT                19

/* CLKGEN :: PLL_AVD_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_REFCLKOUT_MASK                0x00040000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_REFCLKOUT_SHIFT               18

/* CLKGEN :: PLL_AVD_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_UPDATE_MASK              0x00020000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_UPDATE_SHIFT             17

/* CLKGEN :: PLL_AVD_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_SELECT_MASK              0x0001c000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_SELECT_SHIFT             14

/* CLKGEN :: PLL_AVD_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_RESET__MASK              0x00002000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_RESET__SHIFT             13

/* CLKGEN :: PLL_AVD_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK   0x00001000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT  12

/* CLKGEN :: PLL_AVD_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_DCO_CTRL_BYPASS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_DCO_CTRL_BYPASS_SHIFT         0

/***************************************************************************
 *PLL_AVD_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC2_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC2_reserved0_SHIFT              1

/* CLKGEN :: PLL_AVD_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC2_SPARE_MASK                   0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC2_SPARE_SHIFT                  0

/***************************************************************************
 *PLL_AVD_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS_reserved0_SHIFT        2

/* CLKGEN :: PLL_AVD_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS_LOCK_MASK              0x00000002
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS_LOCK_SHIFT             1

/* CLKGEN :: PLL_AVD_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS_LOCK_LOST_MASK         0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS_LOCK_LOST_SHIFT        0

/***************************************************************************
 *PLL_VCXO2_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_RESET_reserved0_MASK             0xfffffffc
#define BCHP_CLKGEN_PLL_VCXO2_PLL_RESET_reserved0_SHIFT            2

/* CLKGEN :: PLL_VCXO2_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_RESET_RESETD_MASK                0x00000002
#define BCHP_CLKGEN_PLL_VCXO2_PLL_RESET_RESETD_SHIFT               1

/* CLKGEN :: PLL_VCXO2_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_RESET_RESETA_MASK                0x00000001
#define BCHP_CLKGEN_PLL_VCXO2_PLL_RESET_RESETA_SHIFT               0

/***************************************************************************
 *PLL_VCXO2_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_PWRDN_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO2_PLL_PWRDN_reserved0_SHIFT            1

/* CLKGEN :: PLL_VCXO2_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_PWRDN_PWRDN_PLL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_VCXO2_PLL_PWRDN_PWRDN_PLL_SHIFT            0

/***************************************************************************
 *PLL_VCXO2_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_CONTROL :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_reserved0_MASK           0xffffe000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_reserved0_SHIFT          13

/* CLKGEN :: PLL_VCXO2_PLL_CONTROL :: PHASE_OFFSET_CH2 [12:10] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_PHASE_OFFSET_CH2_MASK    0x00001c00
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT   10

/* CLKGEN :: PLL_VCXO2_PLL_CONTROL :: PHASE_OFFSET_CH1 [09:07] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_PHASE_OFFSET_CH1_MASK    0x00000380
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT   7

/* CLKGEN :: PLL_VCXO2_PLL_CONTROL :: PHASE_OFFSET_CH0 [06:04] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_PHASE_OFFSET_CH0_MASK    0x00000070
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT   4

/* CLKGEN :: PLL_VCXO2_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_CLOCK_DIS_CH2_MASK       0x00000008
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT      3

/* CLKGEN :: PLL_VCXO2_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_CLOCK_DIS_CH1_MASK       0x00000004
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT      2

/* CLKGEN :: PLL_VCXO2_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_CLOCK_DIS_CH0_MASK       0x00000002
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT      1

/* CLKGEN :: PLL_VCXO2_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_REF_SEL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_VCXO2_PLL_CONTROL_REF_SEL_SHIFT            0

/***************************************************************************
 *PLL_VCXO2_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_DIV_reserved0_MASK               0xffffe000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_DIV_reserved0_SHIFT              13

/* CLKGEN :: PLL_VCXO2_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_DIV_NDIV_INT_MASK                0x00001ff8
#define BCHP_CLKGEN_PLL_VCXO2_PLL_DIV_NDIV_INT_SHIFT               3

/* CLKGEN :: PLL_VCXO2_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_DIV_PDIV_MASK                    0x00000007
#define BCHP_CLKGEN_PLL_VCXO2_PLL_DIV_PDIV_SHIFT                   0

/***************************************************************************
 *PLL_VCXO2_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MDIV0_2_reserved0_MASK           0xff000000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MDIV0_2_reserved0_SHIFT          24

/* CLKGEN :: PLL_VCXO2_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MDIV0_2_MDIV_CH2_MASK            0x00ff0000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MDIV0_2_MDIV_CH2_SHIFT           16

/* CLKGEN :: PLL_VCXO2_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MDIV0_2_MDIV_CH1_MASK            0x0000ff00
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MDIV0_2_MDIV_CH1_SHIFT           8

/* CLKGEN :: PLL_VCXO2_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MDIV0_2_MDIV_CH0_MASK            0x000000ff
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MDIV0_2_MDIV_CH0_SHIFT           0

/***************************************************************************
 *PLL_VCXO2_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_FRAC_reserved0_MASK              0xfff00000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_FRAC_reserved0_SHIFT             20

/* CLKGEN :: PLL_VCXO2_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_FRAC_FRAC_CONTROL_MASK           0x000fffff
#define BCHP_CLKGEN_PLL_VCXO2_PLL_FRAC_FRAC_CONTROL_SHIFT          0

/***************************************************************************
 *PLL_VCXO2_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_POSTDIVIDER_CTRL :: reserved0 [31:06] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_reserved0_MASK  0xffffffc0
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT 6

/* CLKGEN :: PLL_VCXO2_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [05:05] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000020
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 5

/* CLKGEN :: PLL_VCXO2_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [04:04] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000010
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 4

/* CLKGEN :: PLL_VCXO2_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [03:03] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000008
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 3

/* CLKGEN :: PLL_VCXO2_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_VCXO2_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_VCXO2_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO2_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_VCXO2_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_reserved0_MASK              0xff000000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_reserved0_SHIFT             24

/* CLKGEN :: PLL_VCXO2_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_VCXO2_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_VCXO2_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_VCXO2_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_VCXO2_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_VCXO2_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK      0x00000007
#define BCHP_CLKGEN_PLL_VCXO2_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT     0

/***************************************************************************
 *PLL_VCXO2_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_VCXO2_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_VCXO2_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_VCXO2_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_VCXO2_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_VCXO2_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_VCXO2_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_reserved0_MASK              0x80000000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_reserved0_SHIFT             31

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: MDIV_RELOCK [30:29] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_MDIV_RELOCK_MASK            0x60000000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_MDIV_RELOCK_SHIFT           29

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_FAST_LOCK_MASK              0x10000000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_FAST_LOCK_SHIFT             28

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_VCODIV2_MASK                0x08000000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_VCODIV2_SHIFT               27

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_VCO_DLY_MASK                0x06000000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_VCO_DLY_SHIFT               25

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_PWM_RATE_MASK               0x01800000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_PWM_RATE_SHIFT              23

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_STAT_MODE_MASK              0x00600000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_STAT_MODE_SHIFT             21

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_VCODIV2_POST_MASK           0x00100000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_VCODIV2_POST_SHIFT          20

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_AUX_CTRL_MASK               0x00080000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_AUX_CTRL_SHIFT              19

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_REFCLKOUT_MASK              0x00040000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_REFCLKOUT_SHIFT             18

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_STAT_UPDATE_MASK            0x00020000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_STAT_UPDATE_SHIFT           17

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_STAT_SELECT_MASK            0x0001c000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_STAT_SELECT_SHIFT           14

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_STAT_RESET__MASK            0x00002000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_STAT_RESET__SHIFT           13

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_VCXO2_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_DCO_CTRL_BYPASS_MASK        0x00000fff
#define BCHP_CLKGEN_PLL_VCXO2_PLL_MISC_DCO_CTRL_BYPASS_SHIFT       0

/***************************************************************************
 *PLL_VCXO2_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO2_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_LOCK_STATUS_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO2_PLL_LOCK_STATUS_reserved0_SHIFT      1

/* CLKGEN :: PLL_VCXO2_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_VCXO2_PLL_LOCK_STATUS_LOCK_MASK            0x00000001
#define BCHP_CLKGEN_PLL_VCXO2_PLL_LOCK_STATUS_LOCK_SHIFT           0

/***************************************************************************
 *PLL_AUDIO1_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_reserved0_SHIFT           2

/* CLKGEN :: PLL_AUDIO1_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETD_MASK               0x00000002
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETD_SHIFT              1

/* CLKGEN :: PLL_AUDIO1_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETA_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETA_SHIFT              0

/***************************************************************************
 *PLL_AUDIO1_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_reserved0_SHIFT           1

/* CLKGEN :: PLL_AUDIO1_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_PWRDN_PLL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_PWRDN_PLL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO1_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_CONTROL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_reserved0_SHIFT         1

/* CLKGEN :: PLL_AUDIO1_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_REF_SEL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_REF_SEL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO1_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_DIV :: reserved0 [31:03] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_reserved0_MASK              0xfffffff8
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_reserved0_SHIFT             3

/* CLKGEN :: PLL_AUDIO1_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_PDIV_MASK                   0x00000007
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_PDIV_SHIFT                  0

/***************************************************************************
 *PLL_AUDIO1_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_reserved0_MASK             0xff000000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_reserved0_SHIFT            24

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK     0x00000007
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT    0

/***************************************************************************
 *PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_AUDIO1_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_reserved0_SHIFT     1

/* CLKGEN :: PLL_AUDIO1_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_LOCK_MASK           0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_LOCK_SHIFT          0

/***************************************************************************
 *PLL_SYS1_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_reserved0_SHIFT             2

/* CLKGEN :: PLL_SYS1_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETD_MASK                 0x00000002
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETD_SHIFT                1

/* CLKGEN :: PLL_SYS1_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETA_MASK                 0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETA_SHIFT                0

/***************************************************************************
 *PLL_SYS1_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS1_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_SYS1_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: reserved0 [31:17] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_reserved0_MASK            0xfffe0000
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_reserved0_SHIFT           17

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH3 [16:14] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH3_MASK     0x0001c000
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH3_SHIFT    14

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH2 [13:11] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH2_MASK     0x00003800
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT    11

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH1 [10:08] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH1_MASK     0x00000700
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT    8

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH0 [07:05] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x000000e0
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    5

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH3 [04:04] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH3_MASK        0x00000010
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH3_SHIFT       4

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH2_MASK        0x00000008
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT       3

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH1_MASK        0x00000004
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT       2

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_SYS1_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_SYS1_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_SYS1_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_SYS1_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_reserved0_SHIFT           24

/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH2_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH2_SHIFT            16

/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH1_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH1_SHIFT            8

/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_SYS1_PLL_MDIV3_5 - Post divider Channels 3 to 5
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_MDIV3_5 :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_reserved0_MASK            0xffffff00
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_reserved0_SHIFT           8

/* CLKGEN :: PLL_SYS1_PLL_MDIV3_5 :: MDIV_CH3 [07:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_MDIV_CH3_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_MDIV_CH3_SHIFT            0

/***************************************************************************
 *PLL_SYS1_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xffffff00
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  8

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH3 [07:07] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_MASK 0x00000080
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_SHIFT 7

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [06:06] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000040
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 6

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [05:05] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000020
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 5

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [04:04] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000010
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 4

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH3 [03:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_MASK 0x00000008
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_SHIFT 3

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_SYS1_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_SYS1_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_MISC :: LDO_REF_SEL [31:31] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_LDO_REF_SEL_MASK             0x80000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_LDO_REF_SEL_SHIFT            31

/* CLKGEN :: PLL_SYS1_PLL_MISC :: POR_BYPASS [30:30] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_POR_BYPASS_MASK              0x40000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_POR_BYPASS_SHIFT             30

/* CLKGEN :: PLL_SYS1_PLL_MISC :: NDIV_RELOCK [29:28] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_NDIV_RELOCK_MASK             0x30000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_NDIV_RELOCK_SHIFT            28

/* CLKGEN :: PLL_SYS1_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_FAST_LOCK_MASK               0x08000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_FAST_LOCK_SHIFT              27

/* CLKGEN :: PLL_SYS1_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCODIV2_MASK                 0x04000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCODIV2_SHIFT                26

/* CLKGEN :: PLL_SYS1_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCO_DLY_MASK                 0x03000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCO_DLY_SHIFT                24

/* CLKGEN :: PLL_SYS1_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_PWM_RATE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_PWM_RATE_SHIFT               22

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_MODE_MASK               0x00300000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_MODE_SHIFT              20

/* CLKGEN :: PLL_SYS1_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_SYS1_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_SYS1_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_SYS1_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_SYS1_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC2_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC2_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS1_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC2_SPARE_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC2_SPARE_SHIFT                 0

/***************************************************************************
 *PLL_SYS1_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_SYS1_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_LOCK_MASK             0x00000002
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_LOCK_SHIFT            1

/* CLKGEN :: PLL_SYS1_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       0

/***************************************************************************
 *PLL_VCXO1_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_reserved0_MASK             0xfffffffc
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_reserved0_SHIFT            2

/* CLKGEN :: PLL_VCXO1_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETD_MASK                0x00000002
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETD_SHIFT               1

/* CLKGEN :: PLL_VCXO1_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETA_MASK                0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETA_SHIFT               0

/***************************************************************************
 *PLL_VCXO1_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_PWRDN_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO1_PLL_PWRDN_reserved0_SHIFT            1

/* CLKGEN :: PLL_VCXO1_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_PWRDN_PWRDN_PLL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_PWRDN_PWRDN_PLL_SHIFT            0

/***************************************************************************
 *PLL_VCXO1_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_CONTROL :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_reserved0_MASK           0xffffe000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_reserved0_SHIFT          13

/* CLKGEN :: PLL_VCXO1_PLL_CONTROL :: PHASE_OFFSET_CH2 [12:10] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_PHASE_OFFSET_CH2_MASK    0x00001c00
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT   10

/* CLKGEN :: PLL_VCXO1_PLL_CONTROL :: PHASE_OFFSET_CH1 [09:07] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_PHASE_OFFSET_CH1_MASK    0x00000380
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT   7

/* CLKGEN :: PLL_VCXO1_PLL_CONTROL :: PHASE_OFFSET_CH0 [06:04] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_PHASE_OFFSET_CH0_MASK    0x00000070
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT   4

/* CLKGEN :: PLL_VCXO1_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_CLOCK_DIS_CH2_MASK       0x00000008
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT      3

/* CLKGEN :: PLL_VCXO1_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_CLOCK_DIS_CH1_MASK       0x00000004
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT      2

/* CLKGEN :: PLL_VCXO1_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_CLOCK_DIS_CH0_MASK       0x00000002
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT      1

/* CLKGEN :: PLL_VCXO1_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_REF_SEL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CONTROL_REF_SEL_SHIFT            0

/***************************************************************************
 *PLL_VCXO1_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_reserved0_MASK               0xffffe000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_reserved0_SHIFT              13

/* CLKGEN :: PLL_VCXO1_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_NDIV_INT_MASK                0x00001ff8
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_NDIV_INT_SHIFT               3

/* CLKGEN :: PLL_VCXO1_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_PDIV_MASK                    0x00000007
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_PDIV_SHIFT                   0

/***************************************************************************
 *PLL_VCXO1_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MDIV0_2_reserved0_MASK           0xff000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MDIV0_2_reserved0_SHIFT          24

/* CLKGEN :: PLL_VCXO1_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MDIV0_2_MDIV_CH2_MASK            0x00ff0000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MDIV0_2_MDIV_CH2_SHIFT           16

/* CLKGEN :: PLL_VCXO1_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MDIV0_2_MDIV_CH1_MASK            0x0000ff00
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MDIV0_2_MDIV_CH1_SHIFT           8

/* CLKGEN :: PLL_VCXO1_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MDIV0_2_MDIV_CH0_MASK            0x000000ff
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MDIV0_2_MDIV_CH0_SHIFT           0

/***************************************************************************
 *PLL_VCXO1_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_FRAC_reserved0_MASK              0xfff00000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_FRAC_reserved0_SHIFT             20

/* CLKGEN :: PLL_VCXO1_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_FRAC_FRAC_CONTROL_MASK           0x000fffff
#define BCHP_CLKGEN_PLL_VCXO1_PLL_FRAC_FRAC_CONTROL_SHIFT          0

/***************************************************************************
 *PLL_VCXO1_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_POSTDIVIDER_CTRL :: reserved0 [31:06] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_reserved0_MASK  0xffffffc0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT 6

/* CLKGEN :: PLL_VCXO1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [05:05] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000020
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 5

/* CLKGEN :: PLL_VCXO1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [04:04] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000010
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 4

/* CLKGEN :: PLL_VCXO1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [03:03] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000008
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 3

/* CLKGEN :: PLL_VCXO1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_VCXO1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_VCXO1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_VCXO1_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_reserved0_MASK              0xff000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_reserved0_SHIFT             24

/* CLKGEN :: PLL_VCXO1_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_VCXO1_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_VCXO1_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_VCXO1_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_VCXO1_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_VCXO1_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK      0x00000007
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT     0

/***************************************************************************
 *PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_VCXO1_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_reserved0_MASK              0x80000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_reserved0_SHIFT             31

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: MDIV_RELOCK [30:29] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_MDIV_RELOCK_MASK            0x60000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_MDIV_RELOCK_SHIFT           29

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_FAST_LOCK_MASK              0x10000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_FAST_LOCK_SHIFT             28

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCODIV2_MASK                0x08000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCODIV2_SHIFT               27

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCO_DLY_MASK                0x06000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCO_DLY_SHIFT               25

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_PWM_RATE_MASK               0x01800000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_PWM_RATE_SHIFT              23

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_MODE_MASK              0x00600000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_MODE_SHIFT             21

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCODIV2_POST_MASK           0x00100000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCODIV2_POST_SHIFT          20

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_AUX_CTRL_MASK               0x00080000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_AUX_CTRL_SHIFT              19

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_REFCLKOUT_MASK              0x00040000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_REFCLKOUT_SHIFT             18

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_UPDATE_MASK            0x00020000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_UPDATE_SHIFT           17

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_SELECT_MASK            0x0001c000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_SELECT_SHIFT           14

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_RESET__MASK            0x00002000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_RESET__SHIFT           13

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DCO_CTRL_BYPASS_MASK        0x00000fff
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DCO_CTRL_BYPASS_SHIFT       0

/***************************************************************************
 *PLL_VCXO1_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS_reserved0_SHIFT      1

/* CLKGEN :: PLL_VCXO1_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS_LOCK_MASK            0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS_LOCK_SHIFT           0

/***************************************************************************
 *PLL_AUDIO2_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO2_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_RESET_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_RESET_reserved0_SHIFT           2

/* CLKGEN :: PLL_AUDIO2_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_RESET_RESETD_MASK               0x00000002
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_RESET_RESETD_SHIFT              1

/* CLKGEN :: PLL_AUDIO2_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_RESET_RESETA_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_RESET_RESETA_SHIFT              0

/***************************************************************************
 *PLL_AUDIO2_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO2_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_PWRDN_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_PWRDN_reserved0_SHIFT           1

/* CLKGEN :: PLL_AUDIO2_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_PWRDN_PWRDN_PLL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_PWRDN_PWRDN_PLL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO2_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO2_PLL_CONTROL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_CONTROL_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_CONTROL_reserved0_SHIFT         1

/* CLKGEN :: PLL_AUDIO2_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_CONTROL_REF_SEL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_CONTROL_REF_SEL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO2_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO2_PLL_DIV :: reserved0 [31:03] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_DIV_reserved0_MASK              0xfffffff8
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_DIV_reserved0_SHIFT             3

/* CLKGEN :: PLL_AUDIO2_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_DIV_PDIV_MASK                   0x00000007
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_DIV_PDIV_SHIFT                  0

/***************************************************************************
 *PLL_AUDIO2_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO2_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_reserved0_MASK             0xff000000
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_reserved0_SHIFT            24

/* CLKGEN :: PLL_AUDIO2_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_AUDIO2_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_AUDIO2_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_AUDIO2_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_AUDIO2_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_AUDIO2_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK     0x00000007
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT    0

/***************************************************************************
 *PLL_AUDIO2_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO2_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_AUDIO2_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_AUDIO2_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_AUDIO2_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO2_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_AUDIO2_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_AUDIO2_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO2_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_LOCK_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_LOCK_STATUS_reserved0_SHIFT     1

/* CLKGEN :: PLL_AUDIO2_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_LOCK_STATUS_LOCK_MASK           0x00000001
#define BCHP_CLKGEN_PLL_AUDIO2_PLL_LOCK_STATUS_LOCK_SHIFT          0

/***************************************************************************
 *PLL_HIF_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_HIF_PLL_RESET_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_PLL_HIF_PLL_RESET_reserved0_SHIFT              2

/* CLKGEN :: PLL_HIF_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_HIF_PLL_RESET_RESETD_MASK                  0x00000002
#define BCHP_CLKGEN_PLL_HIF_PLL_RESET_RESETD_SHIFT                 1

/* CLKGEN :: PLL_HIF_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_RESET_RESETA_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_HIF_PLL_RESET_RESETA_SHIFT                 0

/***************************************************************************
 *PLL_HIF_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_HIF_PLL_PWRDN_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_HIF_PLL_PWRDN_reserved0_SHIFT              1

/* CLKGEN :: PLL_HIF_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_PWRDN_PWRDN_PLL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_HIF_PLL_PWRDN_PWRDN_PLL_SHIFT              0

/***************************************************************************
 *PLL_HIF_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_CONTROL :: reserved0 [31:05] */
#define BCHP_CLKGEN_PLL_HIF_PLL_CONTROL_reserved0_MASK             0xffffffe0
#define BCHP_CLKGEN_PLL_HIF_PLL_CONTROL_reserved0_SHIFT            5

/* CLKGEN :: PLL_HIF_PLL_CONTROL :: PHASE_OFFSET_CH0 [04:02] */
#define BCHP_CLKGEN_PLL_HIF_PLL_CONTROL_PHASE_OFFSET_CH0_MASK      0x0000001c
#define BCHP_CLKGEN_PLL_HIF_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT     2

/* CLKGEN :: PLL_HIF_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_HIF_PLL_CONTROL_CLOCK_DIS_CH0_MASK         0x00000002
#define BCHP_CLKGEN_PLL_HIF_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT        1

/* CLKGEN :: PLL_HIF_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_CONTROL_REF_SEL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_HIF_PLL_CONTROL_REF_SEL_SHIFT              0

/***************************************************************************
 *PLL_HIF_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_HIF_PLL_DIV_reserved0_MASK                 0xffffe000
#define BCHP_CLKGEN_PLL_HIF_PLL_DIV_reserved0_SHIFT                13

/* CLKGEN :: PLL_HIF_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_HIF_PLL_DIV_NDIV_INT_MASK                  0x00001ff8
#define BCHP_CLKGEN_PLL_HIF_PLL_DIV_NDIV_INT_SHIFT                 3

/* CLKGEN :: PLL_HIF_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_DIV_PDIV_MASK                      0x00000007
#define BCHP_CLKGEN_PLL_HIF_PLL_DIV_PDIV_SHIFT                     0

/***************************************************************************
 *PLL_HIF_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_MDIV0_2 :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MDIV0_2_reserved0_MASK             0xffffff00
#define BCHP_CLKGEN_PLL_HIF_PLL_MDIV0_2_reserved0_SHIFT            8

/* CLKGEN :: PLL_HIF_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MDIV0_2_MDIV_CH0_MASK              0x000000ff
#define BCHP_CLKGEN_PLL_HIF_PLL_MDIV0_2_MDIV_CH0_SHIFT             0

/***************************************************************************
 *PLL_HIF_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_POSTDIVIDER_CTRL :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_HIF_PLL_POSTDIVIDER_CTRL_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_PLL_HIF_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT   2

/* CLKGEN :: PLL_HIF_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_HIF_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000002
#define BCHP_CLKGEN_PLL_HIF_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 1

/* CLKGEN :: PLL_HIF_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_HIF_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_HIF_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_reserved0_MASK                0xff000000
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_reserved0_SHIFT               24

/* CLKGEN :: PLL_HIF_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_HIF_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_HIF_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_HIF_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_HIF_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_HIF_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK        0x00000007
#define BCHP_CLKGEN_PLL_HIF_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT       0

/***************************************************************************
 *PLL_HIF_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_HIF_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_HIF_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_HIF_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_HIF_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_HIF_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_HIF_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_MISC :: LDO_REF_SEL [31:31] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_LDO_REF_SEL_MASK              0x80000000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_LDO_REF_SEL_SHIFT             31

/* CLKGEN :: PLL_HIF_PLL_MISC :: POR_BYPASS [30:30] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_POR_BYPASS_MASK               0x40000000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_POR_BYPASS_SHIFT              30

/* CLKGEN :: PLL_HIF_PLL_MISC :: NDIV_RELOCK [29:28] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_NDIV_RELOCK_MASK              0x30000000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_NDIV_RELOCK_SHIFT             28

/* CLKGEN :: PLL_HIF_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_FAST_LOCK_MASK                0x08000000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_FAST_LOCK_SHIFT               27

/* CLKGEN :: PLL_HIF_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_VCODIV2_MASK                  0x04000000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_VCODIV2_SHIFT                 26

/* CLKGEN :: PLL_HIF_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_VCO_DLY_MASK                  0x03000000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_VCO_DLY_SHIFT                 24

/* CLKGEN :: PLL_HIF_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_PWM_RATE_MASK                 0x00c00000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_PWM_RATE_SHIFT                22

/* CLKGEN :: PLL_HIF_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_STAT_MODE_MASK                0x00300000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_STAT_MODE_SHIFT               20

/* CLKGEN :: PLL_HIF_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_AUX_CTRL_MASK                 0x00080000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_AUX_CTRL_SHIFT                19

/* CLKGEN :: PLL_HIF_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_REFCLKOUT_MASK                0x00040000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_REFCLKOUT_SHIFT               18

/* CLKGEN :: PLL_HIF_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_STAT_UPDATE_MASK              0x00020000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_STAT_UPDATE_SHIFT             17

/* CLKGEN :: PLL_HIF_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_STAT_SELECT_MASK              0x0001c000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_STAT_SELECT_SHIFT             14

/* CLKGEN :: PLL_HIF_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_STAT_RESET__MASK              0x00002000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_STAT_RESET__SHIFT             13

/* CLKGEN :: PLL_HIF_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK   0x00001000
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT  12

/* CLKGEN :: PLL_HIF_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_DCO_CTRL_BYPASS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC_DCO_CTRL_BYPASS_SHIFT         0

/***************************************************************************
 *PLL_HIF_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC2_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC2_reserved0_SHIFT              1

/* CLKGEN :: PLL_HIF_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC2_SPARE_MASK                   0x00000001
#define BCHP_CLKGEN_PLL_HIF_PLL_MISC2_SPARE_SHIFT                  0

/***************************************************************************
 *PLL_HIF_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_HIF_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_HIF_PLL_LOCK_STATUS_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_PLL_HIF_PLL_LOCK_STATUS_reserved0_SHIFT        2

/* CLKGEN :: PLL_HIF_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_HIF_PLL_LOCK_STATUS_LOCK_MASK              0x00000002
#define BCHP_CLKGEN_PLL_HIF_PLL_LOCK_STATUS_LOCK_SHIFT             1

/* CLKGEN :: PLL_HIF_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_HIF_PLL_LOCK_STATUS_LOCK_LOST_MASK         0x00000001
#define BCHP_CLKGEN_PLL_HIF_PLL_LOCK_STATUS_LOCK_LOST_SHIFT        0

/***************************************************************************
 *PLL_RAAGA_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_reserved0_MASK             0xfffffffc
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_reserved0_SHIFT            2

/* CLKGEN :: PLL_RAAGA_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_MASK                0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_SHIFT               1

/* CLKGEN :: PLL_RAAGA_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_MASK                0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_SHIFT               0

/***************************************************************************
 *PLL_RAAGA_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_reserved0_SHIFT            1

/* CLKGEN :: PLL_RAAGA_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_PWRDN_PLL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_PWRDN_PLL_SHIFT            0

/***************************************************************************
 *PLL_RAAGA_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: reserved0 [31:09] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_reserved0_MASK           0xfffffe00
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_reserved0_SHIFT          9

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: PHASE_OFFSET_CH1 [08:06] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_PHASE_OFFSET_CH1_MASK    0x000001c0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT   6

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: PHASE_OFFSET_CH0 [05:03] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_PHASE_OFFSET_CH0_MASK    0x00000038
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT   3

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_CLOCK_DIS_CH1_MASK       0x00000004
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT      2

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_CLOCK_DIS_CH0_MASK       0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT      1

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_REF_SEL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_REF_SEL_SHIFT            0

/***************************************************************************
 *PLL_RAAGA_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_reserved0_MASK               0xffffe000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_reserved0_SHIFT              13

/* CLKGEN :: PLL_RAAGA_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_NDIV_INT_MASK                0x00001ff8
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_NDIV_INT_SHIFT               3

/* CLKGEN :: PLL_RAAGA_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_PDIV_MASK                    0x00000007
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_PDIV_SHIFT                   0

/***************************************************************************
 *PLL_RAAGA_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_MDIV0_2 :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_reserved0_MASK           0xffff0000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_reserved0_SHIFT          16

/* CLKGEN :: PLL_RAAGA_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_MDIV_CH1_MASK            0x0000ff00
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_MDIV_CH1_SHIFT           8

/* CLKGEN :: PLL_RAAGA_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_MDIV_CH0_MASK            0x000000ff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_MDIV_CH0_SHIFT           0

/***************************************************************************
 *PLL_RAAGA_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: reserved0 [31:04] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_reserved0_MASK  0xfffffff0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT 4

/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [03:03] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000008
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 3

/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [02:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000004
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 2

/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_RAAGA_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_reserved0_MASK              0xff000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_reserved0_SHIFT             24

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK      0x00000007
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT     0

/***************************************************************************
 *PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_RAAGA_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_MISC :: LDO_REF_SEL [31:31] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_LDO_REF_SEL_MASK            0x80000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_LDO_REF_SEL_SHIFT           31

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: POR_BYPASS [30:30] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_POR_BYPASS_MASK             0x40000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_POR_BYPASS_SHIFT            30

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: NDIV_RELOCK [29:28] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_NDIV_RELOCK_MASK            0x30000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_NDIV_RELOCK_SHIFT           28

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_FAST_LOCK_MASK              0x08000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_FAST_LOCK_SHIFT             27

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCODIV2_MASK                0x04000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCODIV2_SHIFT               26

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_DLY_MASK                0x03000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_DLY_SHIFT               24

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PWM_RATE_MASK               0x00c00000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PWM_RATE_SHIFT              22

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_MODE_MASK              0x00300000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_MODE_SHIFT             20

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_AUX_CTRL_MASK               0x00080000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_AUX_CTRL_SHIFT              19

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_REFCLKOUT_MASK              0x00040000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_REFCLKOUT_SHIFT             18

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_UPDATE_MASK            0x00020000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_UPDATE_SHIFT           17

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_SELECT_MASK            0x0001c000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_SELECT_SHIFT           14

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_RESET__MASK            0x00002000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_RESET__SHIFT           13

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_MASK        0x00000fff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_SHIFT       0

/***************************************************************************
 *PLL_RAAGA_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2_reserved0_SHIFT            1

/* CLKGEN :: PLL_RAAGA_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2_SPARE_MASK                 0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2_SPARE_SHIFT                0

/***************************************************************************
 *PLL_RAAGA_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_reserved0_SHIFT      2

/* CLKGEN :: PLL_RAAGA_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_MASK            0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_SHIFT           1

/* CLKGEN :: PLL_RAAGA_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_LOST_MASK       0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_LOST_SHIFT      0

/***************************************************************************
 *PLL_NETWORK_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_reserved0_MASK           0xfffffffc
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_reserved0_SHIFT          2

/* CLKGEN :: PLL_NETWORK_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_RESETD_MASK              0x00000002
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_RESETD_SHIFT             1

/* CLKGEN :: PLL_NETWORK_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_RESETA_MASK              0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_RESETA_SHIFT             0

/***************************************************************************
 *PLL_NETWORK_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_PWRDN_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL_NETWORK_PLL_PWRDN_reserved0_SHIFT          1

/* CLKGEN :: PLL_NETWORK_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_PWRDN_PWRDN_PLL_MASK           0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_PWRDN_PWRDN_PLL_SHIFT          0

/***************************************************************************
 *PLL_NETWORK_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_CONTROL :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_reserved0_MASK         0xffffe000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_reserved0_SHIFT        13

/* CLKGEN :: PLL_NETWORK_PLL_CONTROL :: PHASE_OFFSET_CH2 [12:10] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_PHASE_OFFSET_CH2_MASK  0x00001c00
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT 10

/* CLKGEN :: PLL_NETWORK_PLL_CONTROL :: PHASE_OFFSET_CH1 [09:07] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_PHASE_OFFSET_CH1_MASK  0x00000380
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT 7

/* CLKGEN :: PLL_NETWORK_PLL_CONTROL :: PHASE_OFFSET_CH0 [06:04] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_PHASE_OFFSET_CH0_MASK  0x00000070
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT 4

/* CLKGEN :: PLL_NETWORK_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_CLOCK_DIS_CH2_MASK     0x00000008
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT    3

/* CLKGEN :: PLL_NETWORK_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_CLOCK_DIS_CH1_MASK     0x00000004
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT    2

/* CLKGEN :: PLL_NETWORK_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_CLOCK_DIS_CH0_MASK     0x00000002
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT    1

/* CLKGEN :: PLL_NETWORK_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_REF_SEL_MASK           0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CONTROL_REF_SEL_SHIFT          0

/***************************************************************************
 *PLL_NETWORK_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_reserved0_MASK             0xffffe000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_reserved0_SHIFT            13

/* CLKGEN :: PLL_NETWORK_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_NDIV_INT_MASK              0x00001ff8
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_NDIV_INT_SHIFT             3

/* CLKGEN :: PLL_NETWORK_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_PDIV_MASK                  0x00000007
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_PDIV_SHIFT                 0

/***************************************************************************
 *PLL_NETWORK_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MDIV0_2_reserved0_MASK         0xff000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MDIV0_2_reserved0_SHIFT        24

/* CLKGEN :: PLL_NETWORK_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MDIV0_2_MDIV_CH2_MASK          0x00ff0000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MDIV0_2_MDIV_CH2_SHIFT         16

/* CLKGEN :: PLL_NETWORK_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MDIV0_2_MDIV_CH1_MASK          0x0000ff00
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MDIV0_2_MDIV_CH1_SHIFT         8

/* CLKGEN :: PLL_NETWORK_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MDIV0_2_MDIV_CH0_MASK          0x000000ff
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MDIV0_2_MDIV_CH0_SHIFT         0

/***************************************************************************
 *PLL_NETWORK_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_POSTDIVIDER_CTRL :: reserved0 [31:06] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT 6

/* CLKGEN :: PLL_NETWORK_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [05:05] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000020
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 5

/* CLKGEN :: PLL_NETWORK_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [04:04] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000010
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 4

/* CLKGEN :: PLL_NETWORK_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [03:03] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000008
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 3

/* CLKGEN :: PLL_NETWORK_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_NETWORK_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_NETWORK_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_NETWORK_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_reserved0_SHIFT           24

/* CLKGEN :: PLL_NETWORK_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_NETWORK_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_NETWORK_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_NETWORK_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_NETWORK_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_NETWORK_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK    0x00000007
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT   0

/***************************************************************************
 *PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_NETWORK_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_MISC :: LDO_REF_SEL [31:31] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_LDO_REF_SEL_MASK          0x80000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_LDO_REF_SEL_SHIFT         31

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: POR_BYPASS [30:30] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_POR_BYPASS_MASK           0x40000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_POR_BYPASS_SHIFT          30

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: NDIV_RELOCK [29:28] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_NDIV_RELOCK_MASK          0x30000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_NDIV_RELOCK_SHIFT         28

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_FAST_LOCK_MASK            0x08000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_FAST_LOCK_SHIFT           27

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_VCODIV2_MASK              0x04000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_VCODIV2_SHIFT             26

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_VCO_DLY_MASK              0x03000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_VCO_DLY_SHIFT             24

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_PWM_RATE_MASK             0x00c00000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_PWM_RATE_SHIFT            22

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_MODE_MASK            0x00300000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_MODE_SHIFT           20

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_AUX_CTRL_MASK             0x00080000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_AUX_CTRL_SHIFT            19

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_REFCLKOUT_MASK            0x00040000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_REFCLKOUT_SHIFT           18

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_UPDATE_MASK          0x00020000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_UPDATE_SHIFT         17

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_SELECT_MASK          0x0001c000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_SELECT_SHIFT         14

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_RESET__MASK          0x00002000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_RESET__SHIFT         13

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_DCO_CTRL_BYPASS_MASK      0x00000fff
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_DCO_CTRL_BYPASS_SHIFT     0

/***************************************************************************
 *PLL_NETWORK_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2_reserved0_SHIFT          1

/* CLKGEN :: PLL_NETWORK_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2_SPARE_MASK               0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2_SPARE_SHIFT              0

/***************************************************************************
 *PLL_NETWORK_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_reserved0_SHIFT    2

/* CLKGEN :: PLL_NETWORK_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_LOCK_MASK          0x00000002
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_LOCK_SHIFT         1

/* CLKGEN :: PLL_NETWORK_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_LOCK_LOST_MASK     0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_LOCK_LOST_SHIFT    0

/***************************************************************************
 *PLL_SYS0_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS0_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_SYS0_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: reserved0 [31:25] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_reserved0_MASK            0xfe000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_reserved0_SHIFT           25

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH5 [24:22] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH5_MASK     0x01c00000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH5_SHIFT    22

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH4 [21:19] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH4_MASK     0x00380000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH4_SHIFT    19

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH3 [18:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH3_MASK     0x00070000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH3_SHIFT    16

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH2 [15:13] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH2_MASK     0x0000e000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT    13

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH1 [12:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH1_MASK     0x00001c00
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT    10

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH0 [09:07] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x00000380
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    7

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH5 [06:06] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH5_MASK        0x00000040
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH5_SHIFT       6

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH4 [05:05] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH4_MASK        0x00000020
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH4_SHIFT       5

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH3 [04:04] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH3_MASK        0x00000010
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH3_SHIFT       4

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH2_MASK        0x00000008
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT       3

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH1_MASK        0x00000004
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT       2

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_SYS0_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_SYS0_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_SYS0_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_SYS0_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_reserved0_SHIFT           24

/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH2_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH2_SHIFT            16

/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH1_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH1_SHIFT            8

/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_SYS0_PLL_MDIV3_5 - Post divider Channels 3 to 5
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_reserved0_SHIFT           24

/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: MDIV_CH5 [23:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH5_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH5_SHIFT            16

/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: MDIV_CH4 [15:08] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH4_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH4_SHIFT            8

/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: MDIV_CH3 [07:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH3_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH3_SHIFT            0

/***************************************************************************
 *PLL_SYS0_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xfffff000
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  12

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH5 [11:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH5_MASK 0x00000800
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH5_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH4 [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_SHIFT 10

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH3 [09:09] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_SHIFT 9

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [08:08] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000100
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 8

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [07:07] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000080
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 7

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [06:06] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000040
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 6

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH5 [05:05] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH5_MASK 0x00000020
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH5_SHIFT 5

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH4 [04:04] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_MASK 0x00000010
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_SHIFT 4

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH3 [03:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_MASK 0x00000008
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_SHIFT 3

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_SYS0_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_SYS0_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MISC :: LDO_REF_SEL [31:31] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_LDO_REF_SEL_MASK             0x80000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_LDO_REF_SEL_SHIFT            31

/* CLKGEN :: PLL_SYS0_PLL_MISC :: POR_BYPASS [30:30] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_POR_BYPASS_MASK              0x40000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_POR_BYPASS_SHIFT             30

/* CLKGEN :: PLL_SYS0_PLL_MISC :: NDIV_RELOCK [29:28] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_NDIV_RELOCK_MASK             0x30000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_NDIV_RELOCK_SHIFT            28

/* CLKGEN :: PLL_SYS0_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_FAST_LOCK_MASK               0x08000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_FAST_LOCK_SHIFT              27

/* CLKGEN :: PLL_SYS0_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCODIV2_MASK                 0x04000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCODIV2_SHIFT                26

/* CLKGEN :: PLL_SYS0_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_DLY_MASK                 0x03000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_DLY_SHIFT                24

/* CLKGEN :: PLL_SYS0_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_PWM_RATE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_PWM_RATE_SHIFT               22

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_MODE_MASK               0x00300000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_MODE_SHIFT              20

/* CLKGEN :: PLL_SYS0_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_SYS0_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_SYS0_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_SYS0_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_SYS0_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS0_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_SPARE_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_SPARE_SHIFT                 0

/***************************************************************************
 *PLL_SYS0_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_MASK             0x00000002
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_SHIFT            1

/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       0

/***************************************************************************
 *PLL_VCXO0_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_reserved0_MASK             0xfffffffc
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_reserved0_SHIFT            2

/* CLKGEN :: PLL_VCXO0_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETD_MASK                0x00000002
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETD_SHIFT               1

/* CLKGEN :: PLL_VCXO0_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETA_MASK                0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETA_SHIFT               0

/***************************************************************************
 *PLL_VCXO0_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_PWRDN_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO0_PLL_PWRDN_reserved0_SHIFT            1

/* CLKGEN :: PLL_VCXO0_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_PWRDN_PWRDN_PLL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_PWRDN_PWRDN_PLL_SHIFT            0

/***************************************************************************
 *PLL_VCXO0_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_CONTROL :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_reserved0_MASK           0xffffe000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_reserved0_SHIFT          13

/* CLKGEN :: PLL_VCXO0_PLL_CONTROL :: PHASE_OFFSET_CH2 [12:10] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_PHASE_OFFSET_CH2_MASK    0x00001c00
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT   10

/* CLKGEN :: PLL_VCXO0_PLL_CONTROL :: PHASE_OFFSET_CH1 [09:07] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_PHASE_OFFSET_CH1_MASK    0x00000380
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT   7

/* CLKGEN :: PLL_VCXO0_PLL_CONTROL :: PHASE_OFFSET_CH0 [06:04] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_PHASE_OFFSET_CH0_MASK    0x00000070
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT   4

/* CLKGEN :: PLL_VCXO0_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_CLOCK_DIS_CH2_MASK       0x00000008
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT      3

/* CLKGEN :: PLL_VCXO0_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_CLOCK_DIS_CH1_MASK       0x00000004
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT      2

/* CLKGEN :: PLL_VCXO0_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_CLOCK_DIS_CH0_MASK       0x00000002
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT      1

/* CLKGEN :: PLL_VCXO0_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_REF_SEL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CONTROL_REF_SEL_SHIFT            0

/***************************************************************************
 *PLL_VCXO0_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_reserved0_MASK               0xffffe000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_reserved0_SHIFT              13

/* CLKGEN :: PLL_VCXO0_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_NDIV_INT_MASK                0x00001ff8
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_NDIV_INT_SHIFT               3

/* CLKGEN :: PLL_VCXO0_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_PDIV_MASK                    0x00000007
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_PDIV_SHIFT                   0

/***************************************************************************
 *PLL_VCXO0_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MDIV0_2_reserved0_MASK           0xff000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MDIV0_2_reserved0_SHIFT          24

/* CLKGEN :: PLL_VCXO0_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MDIV0_2_MDIV_CH2_MASK            0x00ff0000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MDIV0_2_MDIV_CH2_SHIFT           16

/* CLKGEN :: PLL_VCXO0_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MDIV0_2_MDIV_CH1_MASK            0x0000ff00
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MDIV0_2_MDIV_CH1_SHIFT           8

/* CLKGEN :: PLL_VCXO0_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MDIV0_2_MDIV_CH0_MASK            0x000000ff
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MDIV0_2_MDIV_CH0_SHIFT           0

/***************************************************************************
 *PLL_VCXO0_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_FRAC_reserved0_MASK              0xfff00000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_FRAC_reserved0_SHIFT             20

/* CLKGEN :: PLL_VCXO0_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_FRAC_FRAC_CONTROL_MASK           0x000fffff
#define BCHP_CLKGEN_PLL_VCXO0_PLL_FRAC_FRAC_CONTROL_SHIFT          0

/***************************************************************************
 *PLL_VCXO0_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_POSTDIVIDER_CTRL :: reserved0 [31:06] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_reserved0_MASK  0xffffffc0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT 6

/* CLKGEN :: PLL_VCXO0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [05:05] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000020
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 5

/* CLKGEN :: PLL_VCXO0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [04:04] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000010
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 4

/* CLKGEN :: PLL_VCXO0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [03:03] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000008
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 3

/* CLKGEN :: PLL_VCXO0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_VCXO0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_VCXO0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_VCXO0_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_reserved0_MASK              0xff000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_reserved0_SHIFT             24

/* CLKGEN :: PLL_VCXO0_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_VCXO0_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_VCXO0_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_VCXO0_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_VCXO0_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_VCXO0_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK      0x00000007
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT     0

/***************************************************************************
 *PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_VCXO0_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_reserved0_MASK              0x80000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_reserved0_SHIFT             31

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: MDIV_RELOCK [30:29] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_MDIV_RELOCK_MASK            0x60000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_MDIV_RELOCK_SHIFT           29

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_FAST_LOCK_MASK              0x10000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_FAST_LOCK_SHIFT             28

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCODIV2_MASK                0x08000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCODIV2_SHIFT               27

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCO_DLY_MASK                0x06000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCO_DLY_SHIFT               25

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_PWM_RATE_MASK               0x01800000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_PWM_RATE_SHIFT              23

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_MODE_MASK              0x00600000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_MODE_SHIFT             21

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCODIV2_POST_MASK           0x00100000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCODIV2_POST_SHIFT          20

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_AUX_CTRL_MASK               0x00080000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_AUX_CTRL_SHIFT              19

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_REFCLKOUT_MASK              0x00040000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_REFCLKOUT_SHIFT             18

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_UPDATE_MASK            0x00020000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_UPDATE_SHIFT           17

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_SELECT_MASK            0x0001c000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_SELECT_SHIFT           14

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_RESET__MASK            0x00002000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_RESET__SHIFT           13

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DCO_CTRL_BYPASS_MASK        0x00000fff
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DCO_CTRL_BYPASS_SHIFT       0

/***************************************************************************
 *PLL_VCXO0_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS_reserved0_SHIFT      1

/* CLKGEN :: PLL_VCXO0_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS_LOCK_MASK            0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS_LOCK_SHIFT           0

/***************************************************************************
 *PLL_SC_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_reserved0_MASK                0xfffffffc
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_reserved0_SHIFT               2

/* CLKGEN :: PLL_SC_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETD_MASK                   0x00000002
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETD_SHIFT                  1

/* CLKGEN :: PLL_SC_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETA_MASK                   0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETA_SHIFT                  0

/***************************************************************************
 *PLL_SC_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_reserved0_MASK                0xfffffffe
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_reserved0_SHIFT               1

/* CLKGEN :: PLL_SC_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_PWRDN_PLL_MASK                0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_PWRDN_PLL_SHIFT               0

/***************************************************************************
 *PLL_SC_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_CONTROL :: reserved0 [31:05] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_reserved0_MASK              0xffffffe0
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_reserved0_SHIFT             5

/* CLKGEN :: PLL_SC_PLL_CONTROL :: PHASE_OFFSET_CH0 [04:02] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_PHASE_OFFSET_CH0_MASK       0x0000001c
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT      2

/* CLKGEN :: PLL_SC_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_CLOCK_DIS_CH0_MASK          0x00000002
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT         1

/* CLKGEN :: PLL_SC_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_REF_SEL_MASK                0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_REF_SEL_SHIFT               0

/***************************************************************************
 *PLL_SC_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_reserved0_MASK                  0xffffe000
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_reserved0_SHIFT                 13

/* CLKGEN :: PLL_SC_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_NDIV_INT_MASK                   0x00001ff8
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_NDIV_INT_SHIFT                  3

/* CLKGEN :: PLL_SC_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_PDIV_MASK                       0x00000007
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_PDIV_SHIFT                      0

/***************************************************************************
 *PLL_SC_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_MDIV0_2 :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_reserved0_MASK              0xffffff00
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_reserved0_SHIFT             8

/* CLKGEN :: PLL_SC_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_MDIV_CH0_MASK               0x000000ff
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_MDIV_CH0_SHIFT              0

/***************************************************************************
 *PLL_SC_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT    2

/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 1

/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_SC_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_reserved0_MASK                 0xff000000
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_reserved0_SHIFT                24

/* CLKGEN :: PLL_SC_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_SC_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_SC_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_SC_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_SC_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_SC_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK         0x00000007
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT        0

/***************************************************************************
 *PLL_SC_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK  0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_SC_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_SC_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_reserved0_MASK                 0x80000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_reserved0_SHIFT                31

/* CLKGEN :: PLL_SC_PLL_MISC :: MDIV_RELOCK [30:29] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_MDIV_RELOCK_MASK               0x60000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_MDIV_RELOCK_SHIFT              29

/* CLKGEN :: PLL_SC_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_FAST_LOCK_MASK                 0x10000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_FAST_LOCK_SHIFT                28

/* CLKGEN :: PLL_SC_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_MASK                   0x08000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_SHIFT                  27

/* CLKGEN :: PLL_SC_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCO_DLY_MASK                   0x06000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCO_DLY_SHIFT                  25

/* CLKGEN :: PLL_SC_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_PWM_RATE_MASK                  0x01800000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_PWM_RATE_SHIFT                 23

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_MODE_MASK                 0x00600000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_MODE_SHIFT                21

/* CLKGEN :: PLL_SC_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_POST_MASK              0x00100000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_POST_SHIFT             20

/* CLKGEN :: PLL_SC_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_AUX_CTRL_MASK                  0x00080000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_AUX_CTRL_SHIFT                 19

/* CLKGEN :: PLL_SC_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_REFCLKOUT_MASK                 0x00040000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_REFCLKOUT_SHIFT                18

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_UPDATE_MASK               0x00020000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_UPDATE_SHIFT              17

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_SELECT_MASK               0x0001c000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_SELECT_SHIFT              14

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_RESET__MASK               0x00002000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_RESET__SHIFT              13

/* CLKGEN :: PLL_SC_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK    0x00001000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT   12

/* CLKGEN :: PLL_SC_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_MASK           0x00000fff
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_SHIFT          0

/***************************************************************************
 *PLL_SC_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_reserved0_SHIFT         1

/* CLKGEN :: PLL_SC_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_LOCK_MASK               0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_LOCK_SHIFT              0

/***************************************************************************
 *PLL_AUDIO0_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_reserved0_SHIFT           2

/* CLKGEN :: PLL_AUDIO0_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETD_MASK               0x00000002
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETD_SHIFT              1

/* CLKGEN :: PLL_AUDIO0_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETA_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETA_SHIFT              0

/***************************************************************************
 *PLL_AUDIO0_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_reserved0_SHIFT           1

/* CLKGEN :: PLL_AUDIO0_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_PWRDN_PLL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_PWRDN_PLL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO0_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_CONTROL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_reserved0_SHIFT         1

/* CLKGEN :: PLL_AUDIO0_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_REF_SEL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_REF_SEL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO0_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_DIV :: reserved0 [31:03] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_reserved0_MASK              0xfffffff8
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_reserved0_SHIFT             3

/* CLKGEN :: PLL_AUDIO0_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_PDIV_MASK                   0x00000007
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_PDIV_SHIFT                  0

/***************************************************************************
 *PLL_AUDIO0_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_reserved0_MASK             0xff000000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_reserved0_SHIFT            24

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK     0x00000007
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT    0

/***************************************************************************
 *PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_AUDIO0_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_reserved0_SHIFT     1

/* CLKGEN :: PLL_AUDIO0_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_LOCK_MASK           0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_LOCK_SHIFT          0

/***************************************************************************
 *AVD0_TOP_INST_CLOCK_ENABLE - Avd0 top inst clock enable
 ***************************************************************************/
/* CLKGEN :: AVD0_TOP_INST_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_AVD0_TOP_INST_CLOCK_ENABLE_reserved0_MASK      0xfffffff0
#define BCHP_CLKGEN_AVD0_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT     4

/* CLKGEN :: AVD0_TOP_INST_CLOCK_ENABLE :: AVD_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_AVD0_TOP_INST_CLOCK_ENABLE_AVD_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_AVD0_TOP_INST_CLOCK_ENABLE_AVD_108_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: AVD0_TOP_INST_CLOCK_ENABLE :: AVD_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_AVD0_TOP_INST_CLOCK_ENABLE_AVD_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_AVD0_TOP_INST_CLOCK_ENABLE_AVD_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: AVD0_TOP_INST_CLOCK_ENABLE :: AVD_CORE_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_AVD0_TOP_INST_CLOCK_ENABLE_AVD_CORE_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_AVD0_TOP_INST_CLOCK_ENABLE_AVD_CORE_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: AVD0_TOP_INST_CLOCK_ENABLE :: AVD_CPU_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_AVD0_TOP_INST_CLOCK_ENABLE_AVD_CPU_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_AVD0_TOP_INST_CLOCK_ENABLE_AVD_CPU_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A - Vec aio top inst power switch memory a
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A :: reserved0 [31:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A_reserved0_SHIFT 2

/* CLKGEN :: VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A :: VEC_POWER_SWITCH_MEMORY_A [01:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A_VEC_POWER_SWITCH_MEMORY_A_MASK 0x00000003
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A_VEC_POWER_SWITCH_MEMORY_A_SHIFT 0

/***************************************************************************
 *GRAPHICS_INST_CLOCK_DISABLE - Disable GRAPHICS_INST's clocks
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_DISABLE_reserved0_MASK     0xfffffffe
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_DISABLE_reserved0_SHIFT    1

/* CLKGEN :: GRAPHICS_INST_CLOCK_DISABLE :: DISABLE_GFX_M2MC_CORE_CLOCK [00:00] */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_DISABLE_DISABLE_GFX_M2MC_CORE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_DISABLE_DISABLE_GFX_M2MC_CORE_CLOCK_SHIFT 0

/***************************************************************************
 *SATA3_TOP_INST_POWER_SWITCH_MEMORY - Sata3 top inst power switch memory
 ***************************************************************************/
/* CLKGEN :: SATA3_TOP_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_SATA3_TOP_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SATA3_TOP_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: SATA3_TOP_INST_POWER_SWITCH_MEMORY :: SATA3_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_SATA3_TOP_INST_POWER_SWITCH_MEMORY_SATA3_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_SATA3_TOP_INST_POWER_SWITCH_MEMORY_SATA3_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *PAD_CLOCK_DISABLE - Disable PAD's clocks
 ***************************************************************************/
/* CLKGEN :: PAD_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_SHIFT              1

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CLK27_CLOCK [00:00] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK27_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK27_CLOCK_SHIFT 0

/***************************************************************************
 *VICE2_INST_MEMORY_STANDBY_ENABLE - Vice2 inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: VICE2_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_VICE2_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_VICE2_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: VICE2_INST_MEMORY_STANDBY_ENABLE :: VICE_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_VICE2_INST_MEMORY_STANDBY_ENABLE_VICE_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_VICE2_INST_MEMORY_STANDBY_ENABLE_VICE_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *UHFR_TOP_INST_CLOCK_DISABLE - Disable UHFR_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: UHFR_TOP_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_DISABLE_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT    2

/* CLKGEN :: UHFR_TOP_INST_CLOCK_DISABLE :: DISABLE_OSC_SINGLEENDED_CHANNEL0_CLOCK [01:01] */
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_DISABLE_DISABLE_OSC_SINGLEENDED_CHANNEL0_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_DISABLE_DISABLE_OSC_SINGLEENDED_CHANNEL0_CLOCK_SHIFT 1

/* CLKGEN :: UHFR_TOP_INST_CLOCK_DISABLE :: DISABLE_UHFR_ALWAYSON_CLOCK [00:00] */
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_DISABLE_DISABLE_UHFR_ALWAYSON_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_DISABLE_DISABLE_UHFR_ALWAYSON_CLOCK_SHIFT 0

/***************************************************************************
 *BVN_TOP_INST_CLOCK_ENABLE - Bvn top inst clock enable
 ***************************************************************************/
/* CLKGEN :: BVN_TOP_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_reserved0_MASK       0xfffffff8
#define BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT      3

/* CLKGEN :: BVN_TOP_INST_CLOCK_ENABLE :: BVN_216_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_BVN_216_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_BVN_216_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: BVN_TOP_INST_CLOCK_ENABLE :: BVN_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_BVN_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_BVN_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: BVN_TOP_INST_CLOCK_ENABLE :: BVN_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_BVN_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_BVN_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SVD0_TOP_INST_MEMORY_STANDBY_ENABLE - Svd0 top inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: SVD0_TOP_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SVD0_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SVD0_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SVD0_TOP_INST_MEMORY_STANDBY_ENABLE :: SVD0_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SVD0_TOP_INST_MEMORY_STANDBY_ENABLE_SVD0_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SVD0_TOP_INST_MEMORY_STANDBY_ENABLE_SVD0_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *PAD_MUX_SELECT - Mux selects for Pad clocks
 ***************************************************************************/
/* CLKGEN :: PAD_MUX_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_MASK                  0xfffffffc
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_SHIFT                 2

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_CLK27_CLOCK [01:00] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK27_CLOCK_MASK     0x00000003
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK27_CLOCK_SHIFT    0

/***************************************************************************
 *MOCA_TOP_INST_CLOCK_DISABLE - Disable MOCA_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_DISABLE_reserved0_MASK     0xfffffffe
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT    1

/* CLKGEN :: MOCA_TOP_INST_CLOCK_DISABLE :: DISABLE_MOCA_50_REFERENCE_PHYPLL_CLOCK [00:00] */
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_DISABLE_DISABLE_MOCA_50_REFERENCE_PHYPLL_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_DISABLE_DISABLE_MOCA_50_REFERENCE_PHYPLL_CLOCK_SHIFT 0

/***************************************************************************
 *GRAPHICS_INST_OBSERVE_CLOCK - Graphics inst observe clock
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_GRAPHICS_INST_OBSERVE_CLOCK_reserved0_MASK     0xffffffc0
#define BCHP_CLKGEN_GRAPHICS_INST_OBSERVE_CLOCK_reserved0_SHIFT    6

/* CLKGEN :: GRAPHICS_INST_OBSERVE_CLOCK :: GFX_CONTROL_OBSERVE_CLOCK [05:02] */
#define BCHP_CLKGEN_GRAPHICS_INST_OBSERVE_CLOCK_GFX_CONTROL_OBSERVE_CLOCK_MASK 0x0000003c
#define BCHP_CLKGEN_GRAPHICS_INST_OBSERVE_CLOCK_GFX_CONTROL_OBSERVE_CLOCK_SHIFT 2

/* CLKGEN :: GRAPHICS_INST_OBSERVE_CLOCK :: GFX_ENABLE_DIVIDER_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_GRAPHICS_INST_OBSERVE_CLOCK_GFX_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_GRAPHICS_INST_OBSERVE_CLOCK_GFX_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: GRAPHICS_INST_OBSERVE_CLOCK :: GFX_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_GRAPHICS_INST_OBSERVE_CLOCK_GFX_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_GRAPHICS_INST_OBSERVE_CLOCK_GFX_ENABLE_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *DVP_HT_INST_CLOCK_DISABLE - Disable DVP_HT_INST's clocks
 ***************************************************************************/
/* CLKGEN :: DVP_HT_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_DISABLE_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_DISABLE_reserved0_SHIFT      1

/* CLKGEN :: DVP_HT_INST_CLOCK_DISABLE :: DISABLE_DVPHT_IIC_MASTER_CLOCK [00:00] */
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_DISABLE_DISABLE_DVPHT_IIC_MASTER_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_DISABLE_DISABLE_DVPHT_IIC_MASTER_CLOCK_SHIFT 0

/***************************************************************************
 *CORE_XPT_INST_MEMORY_STANDBY_ENABLE - Core xpt inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_CORE_XPT_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_CORE_XPT_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: CORE_XPT_INST_MEMORY_STANDBY_ENABLE :: XPT_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_CORE_XPT_INST_MEMORY_STANDBY_ENABLE_XPT_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_CORE_XPT_INST_MEMORY_STANDBY_ENABLE_XPT_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *TOP1394_INST_POWER_SWITCH_MEMORY - Top1394 inst power switch memory
 ***************************************************************************/
/* CLKGEN :: TOP1394_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_TOP1394_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_TOP1394_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: TOP1394_INST_POWER_SWITCH_MEMORY :: TOP1394_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_TOP1394_INST_POWER_SWITCH_MEMORY_TOP1394_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_TOP1394_INST_POWER_SWITCH_MEMORY_TOP1394_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *AVD0_TOP_INST_POWER_SWITCH_MEMORY - Avd0 top inst power switch memory
 ***************************************************************************/
/* CLKGEN :: AVD0_TOP_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_AVD0_TOP_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_AVD0_TOP_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: AVD0_TOP_INST_POWER_SWITCH_MEMORY :: AVD_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_AVD0_TOP_INST_POWER_SWITCH_MEMORY_AVD_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_AVD0_TOP_INST_POWER_SWITCH_MEMORY_AVD_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *DVP_HR_INST_CLOCK_DISABLE - Disable DVP_HR_INST's clocks
 ***************************************************************************/
/* CLKGEN :: DVP_HR_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_DISABLE_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_DISABLE_reserved0_SHIFT      1

/* CLKGEN :: DVP_HR_INST_CLOCK_DISABLE :: DISABLE_DVPHR_IIC_MASTER_CLOCK [00:00] */
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_DISABLE_DISABLE_DVPHR_IIC_MASTER_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_DISABLE_DISABLE_DVPHR_IIC_MASTER_CLOCK_SHIFT 0

/***************************************************************************
 *USB_INST_CLOCK_DISABLE - Disable USB_INST's clocks
 ***************************************************************************/
/* CLKGEN :: USB_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_USB_INST_CLOCK_DISABLE_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_USB_INST_CLOCK_DISABLE_reserved0_SHIFT         1

/* CLKGEN :: USB_INST_CLOCK_DISABLE :: DISABLE_USB_54_MDIO_CLOCK [00:00] */
#define BCHP_CLKGEN_USB_INST_CLOCK_DISABLE_DISABLE_USB_54_MDIO_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_USB_INST_CLOCK_DISABLE_DISABLE_USB_54_MDIO_CLOCK_SHIFT 0

/***************************************************************************
 *USB_INST_OBSERVE_CLOCK - Usb inst observe clock
 ***************************************************************************/
/* CLKGEN :: USB_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_USB_INST_OBSERVE_CLOCK_reserved0_MASK          0xffffffc0
#define BCHP_CLKGEN_USB_INST_OBSERVE_CLOCK_reserved0_SHIFT         6

/* CLKGEN :: USB_INST_OBSERVE_CLOCK :: USB_CONTROL_OBSERVE_CLOCK [05:02] */
#define BCHP_CLKGEN_USB_INST_OBSERVE_CLOCK_USB_CONTROL_OBSERVE_CLOCK_MASK 0x0000003c
#define BCHP_CLKGEN_USB_INST_OBSERVE_CLOCK_USB_CONTROL_OBSERVE_CLOCK_SHIFT 2

/* CLKGEN :: USB_INST_OBSERVE_CLOCK :: USB_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_USB_INST_OBSERVE_CLOCK_USB_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_USB_INST_OBSERVE_CLOCK_USB_ENABLE_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: USB_INST_OBSERVE_CLOCK :: USB_ENABLE_DIVIDER_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_USB_INST_OBSERVE_CLOCK_USB_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_USB_INST_OBSERVE_CLOCK_USB_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *CORE_XPT_INST_POWER_SWITCH_MEMORY - Core xpt inst power switch memory
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_CORE_XPT_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_CORE_XPT_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: CORE_XPT_INST_POWER_SWITCH_MEMORY :: XPT_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_CORE_XPT_INST_POWER_SWITCH_MEMORY_XPT_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_CORE_XPT_INST_POWER_SWITCH_MEMORY_XPT_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *DVP_HR_INST_OBSERVE - Dvp hr inst observe
 ***************************************************************************/
/* CLKGEN :: DVP_HR_INST_OBSERVE :: reserved0 [31:04] */
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE_reserved0_MASK             0xfffffff0
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE_reserved0_SHIFT            4

/* CLKGEN :: DVP_HR_INST_OBSERVE :: DVP_HR_CONTROL_OBSERVE [03:00] */
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE_DVP_HR_CONTROL_OBSERVE_MASK 0x0000000f
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE_DVP_HR_CONTROL_OBSERVE_SHIFT 0

/***************************************************************************
 *DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE - Disable DUAL_GENET_TOP_DUAL_RGMII_INST's clocks
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_reserved0_SHIFT 5

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE :: DISABLE_GENET1_SYSTEM_SLOW_CLOCK [04:04] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_SLOW_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_SLOW_CLOCK_SHIFT 4

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE :: DISABLE_GENET0_SYSTEM_SLOW_CLOCK [03:03] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_SLOW_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_SLOW_CLOCK_SHIFT 3

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE :: DISABLE_GENET0_SYSTEM_PM_CLOCK [02:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_PM_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_PM_CLOCK_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE :: DISABLE_GENET_ALWAYSON_CLOCK [01:01] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_DISABLE_GENET_ALWAYSON_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_DISABLE_GENET_ALWAYSON_CLOCK_SHIFT 1

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE :: DISABLE_GENET1_SYSTEM_PM_CLOCK [00:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_PM_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_PM_CLOCK_SHIFT 0

/***************************************************************************
 *MOCA_TOP_INST_CLOCK_ENABLE - Moca top inst clock enable
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_INST_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_ENABLE_reserved0_MASK      0xfffffffc
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT     2

/* CLKGEN :: MOCA_TOP_INST_CLOCK_ENABLE :: MOCA_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_ENABLE_MOCA_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_ENABLE_MOCA_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: MOCA_TOP_INST_CLOCK_ENABLE :: MOCA_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_ENABLE_MOCA_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MOCA_TOP_INST_CLOCK_ENABLE_MOCA_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *HIF_INST_CLOCK_DISABLE - Disable HIF_INST's clocks
 ***************************************************************************/
/* CLKGEN :: HIF_INST_CLOCK_DISABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_HIF_INST_CLOCK_DISABLE_reserved0_MASK          0xfffffff8
#define BCHP_CLKGEN_HIF_INST_CLOCK_DISABLE_reserved0_SHIFT         3

/* CLKGEN :: HIF_INST_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_EBI_CLOCK [02:02] */
#define BCHP_CLKGEN_HIF_INST_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_EBI_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_HIF_INST_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_EBI_CLOCK_SHIFT 2

/* CLKGEN :: HIF_INST_CLOCK_DISABLE :: DISABLE_HIF_SDIO_CLOCK [01:01] */
#define BCHP_CLKGEN_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SDIO_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SDIO_CLOCK_SHIFT 1

/* CLKGEN :: HIF_INST_CLOCK_DISABLE :: DISABLE_HIF_SPI_CLOCK [00:00] */
#define BCHP_CLKGEN_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SPI_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SPI_CLOCK_SHIFT 0

/***************************************************************************
 *DVP_HR_INST_OBSERVE_CLOCK - Dvp hr inst observe clock
 ***************************************************************************/
/* CLKGEN :: DVP_HR_INST_OBSERVE_CLOCK :: reserved0 [31:02] */
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE_CLOCK_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE_CLOCK_reserved0_SHIFT      2

/* CLKGEN :: DVP_HR_INST_OBSERVE_CLOCK :: DVPHR_ENABLE_DIVIDER_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: DVP_HR_INST_OBSERVE_CLOCK :: DVPHR_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_ENABLE_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *SVD0_TOP_INST_CLOCK_ENABLE - Svd0 top inst clock enable
 ***************************************************************************/
/* CLKGEN :: SVD0_TOP_INST_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_SVD0_TOP_INST_CLOCK_ENABLE_reserved0_MASK      0xfffffff0
#define BCHP_CLKGEN_SVD0_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT     4

/* CLKGEN :: SVD0_TOP_INST_CLOCK_ENABLE :: SVD0_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_SVD0_TOP_INST_CLOCK_ENABLE_SVD0_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_SVD0_TOP_INST_CLOCK_ENABLE_SVD0_108_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: SVD0_TOP_INST_CLOCK_ENABLE :: SVD0_CPU_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SVD0_TOP_INST_CLOCK_ENABLE_SVD0_CPU_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SVD0_TOP_INST_CLOCK_ENABLE_SVD0_CPU_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: SVD0_TOP_INST_CLOCK_ENABLE :: SVD0_CORE_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SVD0_TOP_INST_CLOCK_ENABLE_SVD0_CORE_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SVD0_TOP_INST_CLOCK_ENABLE_SVD0_CORE_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: SVD0_TOP_INST_CLOCK_ENABLE :: SVD0_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SVD0_TOP_INST_CLOCK_ENABLE_SVD0_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SVD0_TOP_INST_CLOCK_ENABLE_SVD0_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *MULTI_CLOCK_DISABLE - Disable MULTI's clocks
 ***************************************************************************/
/* CLKGEN :: MULTI_CLOCK_DISABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_reserved0_MASK             0xfffffff8
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_reserved0_SHIFT            3

/* CLKGEN :: MULTI_CLOCK_DISABLE :: DISABLE_SYSTEM_216_CLOCK [02:02] */
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_216_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_216_CLOCK_SHIFT 2

/* CLKGEN :: MULTI_CLOCK_DISABLE :: DISABLE_SYSTEM_SCB_CLOCK [01:01] */
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_SCB_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_SCB_CLOCK_SHIFT 1

/* CLKGEN :: MULTI_CLOCK_DISABLE :: DISABLE_SYSTEM_108_CLOCK [00:00] */
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_108_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_108_CLOCK_SHIFT 0

/***************************************************************************
 *TOP1394_INST_MEMORY_STANDBY_ENABLE - Top1394 inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: TOP1394_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_TOP1394_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_TOP1394_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: TOP1394_INST_MEMORY_STANDBY_ENABLE :: TOP1394_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_TOP1394_INST_MEMORY_STANDBY_ENABLE_TOP1394_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_TOP1394_INST_MEMORY_STANDBY_ENABLE_TOP1394_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *HIF_INST_MEMORY_STANDBY_ENABLE - Hif inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: HIF_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_HIF_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_HIF_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: HIF_INST_MEMORY_STANDBY_ENABLE :: HIF_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_HIF_INST_MEMORY_STANDBY_ENABLE_HIF_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_HIF_INST_MEMORY_STANDBY_ENABLE_HIF_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE - Dual genet top dual rgmii inst clock enable
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: reserved0 [31:16] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_reserved0_SHIFT 16

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE [15:15] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_MASK 0x00008000
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_SHIFT 15

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET0_HFB_CLOCK_ENABLE [14:14] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_HFB_CLOCK_ENABLE_MASK 0x00004000
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_HFB_CLOCK_ENABLE_SHIFT 14

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET0_L2INTR_CLOCK_ENABLE [13:13] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_L2INTR_CLOCK_ENABLE_MASK 0x00002000
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_L2INTR_CLOCK_ENABLE_SHIFT 13

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET1_EEE_CLOCK_ENABLE [12:12] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_EEE_CLOCK_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_EEE_CLOCK_ENABLE_SHIFT 12

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET1_L2INTR_CLOCK_ENABLE [11:11] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_L2INTR_CLOCK_ENABLE_MASK 0x00000800
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_L2INTR_CLOCK_ENABLE_SHIFT 11

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE [10:10] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE_MASK 0x00000400
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE_SHIFT 10

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET0_EEE_CLOCK_ENABLE [09:09] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_EEE_CLOCK_ENABLE_MASK 0x00000200
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_EEE_CLOCK_ENABLE_SHIFT 9

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET_108_CLOCK_ENABLE [08:08] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET_108_CLOCK_ENABLE_MASK 0x00000100
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET_108_CLOCK_ENABLE_SHIFT 8

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE_SHIFT 7

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET0_CLK_250_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_CLK_250_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_CLK_250_CLOCK_ENABLE_SHIFT 6

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET1_HFB_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_HFB_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_HFB_CLOCK_ENABLE_SHIFT 5

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET1_GMII_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_GMII_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_GMII_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET1_CLK_250_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_CLK_250_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_CLK_250_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE :: GENET0_GMII_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_GMII_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_ENABLE_GENET0_GMII_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *ZCPU_TOP_INST_CLOCK_DISABLE - Disable ZCPU_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: ZCPU_TOP_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_DISABLE_reserved0_MASK     0xfffffffe
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT    1

/* CLKGEN :: ZCPU_TOP_INST_CLOCK_DISABLE :: DISABLE_ZMIPS_FUNC_BYP_CLOCK [00:00] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_DISABLE_DISABLE_ZMIPS_FUNC_BYP_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_DISABLE_DISABLE_ZMIPS_FUNC_BYP_CLOCK_SHIFT 0

/***************************************************************************
 *MEMSYS_32_1_INST_POWER_SWITCH_MEMORY - Memsys 32 1 inst power switch memory
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_1_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_MEMSYS_32_1_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: MEMSYS_32_1_INST_POWER_SWITCH_MEMORY :: DDR1_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_POWER_SWITCH_MEMORY_DDR1_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_MEMSYS_32_1_INST_POWER_SWITCH_MEMORY_DDR1_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *DUAL_GENET_TOP_DUAL_RGMII_INST_MEMORY_STANDBY_ENABLE_A - Dual genet top dual rgmii inst memory standby enable a
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_MEMORY_STANDBY_ENABLE_A :: reserved0 [31:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_MEMORY_STANDBY_ENABLE_A_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_MEMORY_STANDBY_ENABLE_A_reserved0_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_MEMORY_STANDBY_ENABLE_A :: GENET1_MEMORY_STANDBY_ENABLE_A [01:01] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_MEMORY_STANDBY_ENABLE_A_GENET1_MEMORY_STANDBY_ENABLE_A_MASK 0x00000002
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_MEMORY_STANDBY_ENABLE_A_GENET1_MEMORY_STANDBY_ENABLE_A_SHIFT 1

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_MEMORY_STANDBY_ENABLE_A :: GENET0_MEMORY_STANDBY_ENABLE_A [00:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_MEMORY_STANDBY_ENABLE_A_GENET0_MEMORY_STANDBY_ENABLE_A_MASK 0x00000001
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_MEMORY_STANDBY_ENABLE_A_GENET0_MEMORY_STANDBY_ENABLE_A_SHIFT 0

/***************************************************************************
 *CORE_XPT_INST_CLOCK_ENABLE - Core xpt inst clock enable
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_reserved0_MASK      0xfffffff8
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_reserved0_SHIFT     3

/* CLKGEN :: CORE_XPT_INST_CLOCK_ENABLE :: XPT_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: CORE_XPT_INST_CLOCK_ENABLE :: XPT_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: CORE_XPT_INST_CLOCK_ENABLE :: XPT_216_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_216_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_216_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *CORE_XPT_INST_CLOCK_DISABLE - Disable CORE_XPT_INST's clocks
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_INST_CLOCK_DISABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_reserved0_MASK     0xffffffe0
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_reserved0_SHIFT    5

/* CLKGEN :: CORE_XPT_INST_CLOCK_DISABLE :: DISABLE_XPT_20P25_CLOCK [04:04] */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_20P25_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_20P25_CLOCK_SHIFT 4

/* CLKGEN :: CORE_XPT_INST_CLOCK_DISABLE :: DISABLE_XPT_54_CLOCK [03:03] */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_54_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_54_CLOCK_SHIFT 3

/* CLKGEN :: CORE_XPT_INST_CLOCK_DISABLE :: DISABLE_XPT_81_CLOCK [02:02] */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_81_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_81_CLOCK_SHIFT 2

/* CLKGEN :: CORE_XPT_INST_CLOCK_DISABLE :: DISABLE_XPT_27_CLOCK [01:01] */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_27_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_27_CLOCK_SHIFT 1

/* CLKGEN :: CORE_XPT_INST_CLOCK_DISABLE :: DISABLE_XPT_40P5_CLOCK [00:00] */
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_40P5_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_40P5_CLOCK_SHIFT 0

/***************************************************************************
 *CLKGEN_CLOCK_DISABLE - Disable CLKGEN's clocks
 ***************************************************************************/
/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: reserved0 [31:08] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_MASK            0xffffff00
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_SHIFT           8

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_PAD_INPUT_EXTERNAL_SMARTCARD_CLOCK [07:07] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_PAD_INPUT_EXTERNAL_SMARTCARD_CLOCK_MASK 0x00000080
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_PAD_INPUT_EXTERNAL_SMARTCARD_CLOCK_SHIFT 7

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_SC0_PREMUX_CLOCK [06:06] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC0_PREMUX_CLOCK_MASK 0x00000040
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC0_PREMUX_CLOCK_SHIFT 6

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_VCXO_PLL2_CHANNEL0_CLOCK [05:05] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_VCXO_PLL2_CHANNEL0_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_VCXO_PLL2_CHANNEL0_CLOCK_SHIFT 5

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_SMARTCARD_OSC_CLOCK [04:04] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SMARTCARD_OSC_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SMARTCARD_OSC_CLOCK_SHIFT 4

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_AVS_CLOCK [03:03] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_AVS_CLOCK_MASK    0x00000008
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_AVS_CLOCK_SHIFT   3

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_VCXO_PLL0_CHANNEL0_CLOCK [02:02] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_VCXO_PLL0_CHANNEL0_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_VCXO_PLL0_CHANNEL0_CLOCK_SHIFT 2

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_VCXO_PLL1_CHANNEL0_CLOCK [01:01] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_VCXO_PLL1_CHANNEL0_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_VCXO_PLL1_CHANNEL0_CLOCK_SHIFT 1

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_MAIN_PLL_40P5_CLOCK [00:00] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_MAIN_PLL_40P5_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_MAIN_PLL_40P5_CLOCK_SHIFT 0

/***************************************************************************
 *SYS_CTRL_INST_CLOCK_DISABLE - Disable SYS_CTRL_INST's clocks
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_INST_CLOCK_DISABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_reserved0_MASK     0xfffffff0
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_reserved0_SHIFT    4

/* CLKGEN :: SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_SC1_CLOCK [03:03] */
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC1_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC1_CLOCK_SHIFT 3

/* CLKGEN :: SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_SYSCTRL_SOFTMODEM_CLOCK [02:02] */
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_SOFTMODEM_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_SOFTMODEM_CLOCK_SHIFT 2

/* CLKGEN :: SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_SYSCTRL_UHFR_CLOCK [01:01] */
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UHFR_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UHFR_CLOCK_SHIFT 1

/* CLKGEN :: SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_SC0_CLOCK [00:00] */
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC0_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC0_CLOCK_SHIFT 0

/***************************************************************************
 *DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT - Dual genet top dual rgmii inst clock select
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT :: reserved0 [31:04] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT_reserved0_MASK 0xfffffff0
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT_reserved0_SHIFT 4

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT :: GENET1_CLOCK_SELECT [03:03] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT_GENET1_CLOCK_SELECT_MASK 0x00000008
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT_GENET1_CLOCK_SELECT_SHIFT 3

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT :: GENET0_GMII_CLOCK_SELECT [02:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT_GENET0_GMII_CLOCK_SELECT_MASK 0x00000004
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT_GENET0_GMII_CLOCK_SELECT_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT :: GENET1_GMII_CLOCK_SELECT [01:01] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT_GENET1_GMII_CLOCK_SELECT_MASK 0x00000002
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT_GENET1_GMII_CLOCK_SELECT_SHIFT 1

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT :: GENET0_CLOCK_SELECT [00:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT_GENET0_CLOCK_SELECT_MASK 0x00000001
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_CLOCK_SELECT_GENET0_CLOCK_SELECT_SHIFT 0

/***************************************************************************
 *SYS_CTRL_INST_OBSERVE_CLOCK - Sys ctrl inst observe clock
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_SYS_CTRL_INST_OBSERVE_CLOCK_reserved0_MASK     0xffffffc0
#define BCHP_CLKGEN_SYS_CTRL_INST_OBSERVE_CLOCK_reserved0_SHIFT    6

/* CLKGEN :: SYS_CTRL_INST_OBSERVE_CLOCK :: UPG_CONTROL_OBSERVE_CLOCK [05:02] */
#define BCHP_CLKGEN_SYS_CTRL_INST_OBSERVE_CLOCK_UPG_CONTROL_OBSERVE_CLOCK_MASK 0x0000003c
#define BCHP_CLKGEN_SYS_CTRL_INST_OBSERVE_CLOCK_UPG_CONTROL_OBSERVE_CLOCK_SHIFT 2

/* CLKGEN :: SYS_CTRL_INST_OBSERVE_CLOCK :: UPG_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_SYS_CTRL_INST_OBSERVE_CLOCK_UPG_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SYS_CTRL_INST_OBSERVE_CLOCK_UPG_ENABLE_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: SYS_CTRL_INST_OBSERVE_CLOCK :: UPG_ENABLE_DIVIDER_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SYS_CTRL_INST_OBSERVE_CLOCK_UPG_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SYS_CTRL_INST_OBSERVE_CLOCK_UPG_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *INTERNAL_MUX_SELECT - Mux selects for Internal clocks
 ***************************************************************************/
/* CLKGEN :: INTERNAL_MUX_SELECT :: reserved0 [31:10] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_reserved0_MASK             0xfffffc00
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_reserved0_SHIFT            10

/* CLKGEN :: INTERNAL_MUX_SELECT :: PLLAUDIO0_REFERENCE_CLOCK [09:08] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO0_REFERENCE_CLOCK_MASK 0x00000300
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO0_REFERENCE_CLOCK_SHIFT 8

/* CLKGEN :: INTERNAL_MUX_SELECT :: VCXO_RATEMANAGER_ENABLE_INPUT [07:06] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_VCXO_RATEMANAGER_ENABLE_INPUT_MASK 0x000000c0
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_VCXO_RATEMANAGER_ENABLE_INPUT_SHIFT 6

/* CLKGEN :: INTERNAL_MUX_SELECT :: PLLAUDIO1_REFERENCE_CLOCK [05:04] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO1_REFERENCE_CLOCK_MASK 0x00000030
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO1_REFERENCE_CLOCK_SHIFT 4

/* CLKGEN :: INTERNAL_MUX_SELECT :: PLLAUDIO2_REFERENCE_CLOCK [03:02] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO2_REFERENCE_CLOCK_MASK 0x0000000c
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO2_REFERENCE_CLOCK_SHIFT 2

/* CLKGEN :: INTERNAL_MUX_SELECT :: PLLSC_REFERENCE_CLOCK [01:00] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLSC_REFERENCE_CLOCK_MASK 0x00000003
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLSC_REFERENCE_CLOCK_SHIFT 0

/***************************************************************************
 *SYS_AON_INST_OBSERVE_CLOCK - Sys aon inst observe clock
 ***************************************************************************/
/* CLKGEN :: SYS_AON_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_SYS_AON_INST_OBSERVE_CLOCK_reserved0_MASK      0xffffffc0
#define BCHP_CLKGEN_SYS_AON_INST_OBSERVE_CLOCK_reserved0_SHIFT     6

/* CLKGEN :: SYS_AON_INST_OBSERVE_CLOCK :: UPG_AON_ENABLE_DIVIDER_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_SYS_AON_INST_OBSERVE_CLOCK_UPG_AON_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_SYS_AON_INST_OBSERVE_CLOCK_UPG_AON_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: SYS_AON_INST_OBSERVE_CLOCK :: UPG_AON_CONTROL_OBSERVE_CLOCK [04:01] */
#define BCHP_CLKGEN_SYS_AON_INST_OBSERVE_CLOCK_UPG_AON_CONTROL_OBSERVE_CLOCK_MASK 0x0000001e
#define BCHP_CLKGEN_SYS_AON_INST_OBSERVE_CLOCK_UPG_AON_CONTROL_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: SYS_AON_INST_OBSERVE_CLOCK :: UPG_AON_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SYS_AON_INST_OBSERVE_CLOCK_UPG_AON_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SYS_AON_INST_OBSERVE_CLOCK_UPG_AON_ENABLE_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *PM_DDR_PLL_PWRDN - Power management DDR PLL powerdown
 ***************************************************************************/
/* CLKGEN :: PM_DDR_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PM_DDR_PLL_PWRDN_reserved0_MASK                0xfffffffe
#define BCHP_CLKGEN_PM_DDR_PLL_PWRDN_reserved0_SHIFT               1

/* CLKGEN :: PM_DDR_PLL_PWRDN :: PWRDN [00:00] */
#define BCHP_CLKGEN_PM_DDR_PLL_PWRDN_PWRDN_MASK                    0x00000001
#define BCHP_CLKGEN_PM_DDR_PLL_PWRDN_PWRDN_SHIFT                   0

/***************************************************************************
 *MEMSYS_32_0_INST_POWER_SWITCH_MEMORY - Memsys 32 0 inst power switch memory
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_0_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_MEMSYS_32_0_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: MEMSYS_32_0_INST_POWER_SWITCH_MEMORY :: DDR0_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_POWER_SWITCH_MEMORY_DDR0_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_MEMSYS_32_0_INST_POWER_SWITCH_MEMORY_DDR0_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_A - Vec aio top inst memory standby enable a
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_A :: reserved0 [31:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_A_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_A_reserved0_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_A :: VEC_MEMORY_STANDBY_ENABLE_A [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_A_VEC_MEMORY_STANDBY_ENABLE_A_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_A_VEC_MEMORY_STANDBY_ENABLE_A_SHIFT 0

/***************************************************************************
 *UHFR_TOP_INST_MEMORY_STANDBY_ENABLE - Uhfr top inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: UHFR_TOP_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_UHFR_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_UHFR_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: UHFR_TOP_INST_MEMORY_STANDBY_ENABLE :: UHFR_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_UHFR_TOP_INST_MEMORY_STANDBY_ENABLE_UHFR_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_UHFR_TOP_INST_MEMORY_STANDBY_ENABLE_UHFR_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *SMARTCARD_MUX_SELECT - Mux selects for Smartcard clocks
 ***************************************************************************/
/* CLKGEN :: SMARTCARD_MUX_SELECT :: reserved0 [31:04] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_reserved0_MASK            0xfffffff0
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_reserved0_SHIFT           4

/* CLKGEN :: SMARTCARD_MUX_SELECT :: SC1_CLOCK [03:02] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC1_CLOCK_MASK            0x0000000c
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC1_CLOCK_SHIFT           2

/* CLKGEN :: SMARTCARD_MUX_SELECT :: SC0_CLOCK [01:00] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC0_CLOCK_MASK            0x00000003
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC0_CLOCK_SHIFT           0

/***************************************************************************
 *DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_B - Dual genet top dual rgmii inst power switch memory b
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_B :: reserved0 [31:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_B_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_B_reserved0_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_B :: GENET1_POWER_SWITCH_MEMORY_B [01:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_B_GENET1_POWER_SWITCH_MEMORY_B_MASK 0x00000003
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_B_GENET1_POWER_SWITCH_MEMORY_B_SHIFT 0

/***************************************************************************
 *PM_PLL_LOCK_WAIT - Power management PLL Lock Wait
 ***************************************************************************/
/* CLKGEN :: PM_PLL_LOCK_WAIT :: reserved0 [31:02] */
#define BCHP_CLKGEN_PM_PLL_LOCK_WAIT_reserved0_MASK                0xfffffffc
#define BCHP_CLKGEN_PM_PLL_LOCK_WAIT_reserved0_SHIFT               2

/* CLKGEN :: PM_PLL_LOCK_WAIT :: PLL_TIMER_SELECT [01:00] */
#define BCHP_CLKGEN_PM_PLL_LOCK_WAIT_PLL_TIMER_SELECT_MASK         0x00000003
#define BCHP_CLKGEN_PM_PLL_LOCK_WAIT_PLL_TIMER_SELECT_SHIFT        0

/***************************************************************************
 *SYS_CTRL_INST_MEMORY_STANDBY_ENABLE - Sys ctrl inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SYS_CTRL_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SYS_CTRL_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SYS_CTRL_INST_MEMORY_STANDBY_ENABLE :: SYS_CTRL_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SYS_CTRL_INST_MEMORY_STANDBY_ENABLE_SYS_CTRL_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SYS_CTRL_INST_MEMORY_STANDBY_ENABLE_SYS_CTRL_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *ZCPU_TOP_INST_MEMORY_STANDBY_ENABLE - Zcpu top inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: ZCPU_TOP_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_ZCPU_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: ZCPU_TOP_INST_MEMORY_STANDBY_ENABLE :: ZSC_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_MEMORY_STANDBY_ENABLE_ZSC_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_ZCPU_TOP_INST_MEMORY_STANDBY_ENABLE_ZSC_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *MOCA_TOP_INST_MEMORY_STANDBY_ENABLE - Moca top inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_MOCA_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_MOCA_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: MOCA_TOP_INST_MEMORY_STANDBY_ENABLE :: MOCA_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_MOCA_TOP_INST_MEMORY_STANDBY_ENABLE_MOCA_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MOCA_TOP_INST_MEMORY_STANDBY_ENABLE_MOCA_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *HIF_INST_OBSERVE_CLOCK - Hif inst observe clock
 ***************************************************************************/
/* CLKGEN :: HIF_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_HIF_INST_OBSERVE_CLOCK_reserved0_MASK          0xffffffc0
#define BCHP_CLKGEN_HIF_INST_OBSERVE_CLOCK_reserved0_SHIFT         6

/* CLKGEN :: HIF_INST_OBSERVE_CLOCK :: HIF_ENABLE_DIVIDER_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_HIF_INST_OBSERVE_CLOCK_HIF_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_HIF_INST_OBSERVE_CLOCK_HIF_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: HIF_INST_OBSERVE_CLOCK :: HIF_CONTROL_OBSERVE_CLOCK [04:01] */
#define BCHP_CLKGEN_HIF_INST_OBSERVE_CLOCK_HIF_CONTROL_OBSERVE_CLOCK_MASK 0x0000001e
#define BCHP_CLKGEN_HIF_INST_OBSERVE_CLOCK_HIF_CONTROL_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: HIF_INST_OBSERVE_CLOCK :: HIF_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_HIF_INST_OBSERVE_CLOCK_HIF_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_HIF_INST_OBSERVE_CLOCK_HIF_ENABLE_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_A - Dual genet top dual rgmii inst power switch memory a
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_A :: reserved0 [31:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_A_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_A_reserved0_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_A :: GENET0_POWER_SWITCH_MEMORY_A [01:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_A_GENET0_POWER_SWITCH_MEMORY_A_MASK 0x00000003
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_POWER_SWITCH_MEMORY_A_GENET0_POWER_SWITCH_MEMORY_A_SHIFT 0

/***************************************************************************
 *MEMSYS_32_1_INST_OBSERVE_CLOCK - Memsys 32 1 inst observe clock
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_1_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_OBSERVE_CLOCK_reserved0_MASK  0xffffffc0
#define BCHP_CLKGEN_MEMSYS_32_1_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: MEMSYS_32_1_INST_OBSERVE_CLOCK :: DDR1_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_OBSERVE_CLOCK_DDR1_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_MEMSYS_32_1_INST_OBSERVE_CLOCK_DDR1_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: MEMSYS_32_1_INST_OBSERVE_CLOCK :: DDR1_CONTROL_OBSERVE_CLOCK [04:01] */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_OBSERVE_CLOCK_DDR1_CONTROL_OBSERVE_CLOCK_MASK 0x0000001e
#define BCHP_CLKGEN_MEMSYS_32_1_INST_OBSERVE_CLOCK_DDR1_CONTROL_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: MEMSYS_32_1_INST_OBSERVE_CLOCK :: DDR1_ENABLE_DIVIDER_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_OBSERVE_CLOCK_DDR1_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_MEMSYS_32_1_INST_OBSERVE_CLOCK_DDR1_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *MEMSYS_32_0_INST_CLOCK_ENABLE - Memsys 32 0 inst clock enable
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_0_INST_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_CLOCK_ENABLE_reserved0_MASK   0xfffffffc
#define BCHP_CLKGEN_MEMSYS_32_0_INST_CLOCK_ENABLE_reserved0_SHIFT  2

/* CLKGEN :: MEMSYS_32_0_INST_CLOCK_ENABLE :: DDR0_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_CLOCK_ENABLE_DDR0_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_MEMSYS_32_0_INST_CLOCK_ENABLE_DDR0_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: MEMSYS_32_0_INST_CLOCK_ENABLE :: DDR0_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_CLOCK_ENABLE_DDR0_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MEMSYS_32_0_INST_CLOCK_ENABLE_DDR0_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *USB_INST_MEMORY_STANDBY_ENABLE - Usb inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: USB_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_USB_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_USB_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: USB_INST_MEMORY_STANDBY_ENABLE :: USB0_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_USB_INST_MEMORY_STANDBY_ENABLE_USB0_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_USB_INST_MEMORY_STANDBY_ENABLE_USB0_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *CORE_XPT_INST_OBSERVE_CLOCK - Core xpt inst observe clock
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_CORE_XPT_INST_OBSERVE_CLOCK_reserved0_MASK     0xffffffc0
#define BCHP_CLKGEN_CORE_XPT_INST_OBSERVE_CLOCK_reserved0_SHIFT    6

/* CLKGEN :: CORE_XPT_INST_OBSERVE_CLOCK :: XPT_CONTROL_OBSERVE_CLOCK [05:02] */
#define BCHP_CLKGEN_CORE_XPT_INST_OBSERVE_CLOCK_XPT_CONTROL_OBSERVE_CLOCK_MASK 0x0000003c
#define BCHP_CLKGEN_CORE_XPT_INST_OBSERVE_CLOCK_XPT_CONTROL_OBSERVE_CLOCK_SHIFT 2

/* CLKGEN :: CORE_XPT_INST_OBSERVE_CLOCK :: XPT_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_CORE_XPT_INST_OBSERVE_CLOCK_XPT_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_CORE_XPT_INST_OBSERVE_CLOCK_XPT_ENABLE_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: CORE_XPT_INST_OBSERVE_CLOCK :: XPT_ENABLE_DIVIDER_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_CORE_XPT_INST_OBSERVE_CLOCK_XPT_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_CORE_XPT_INST_OBSERVE_CLOCK_XPT_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *TOP1394_INST_CLOCK_ENABLE - Top1394 inst clock enable
 ***************************************************************************/
/* CLKGEN :: TOP1394_INST_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_TOP1394_INST_CLOCK_ENABLE_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_TOP1394_INST_CLOCK_ENABLE_reserved0_SHIFT      2

/* CLKGEN :: TOP1394_INST_CLOCK_ENABLE :: TOP1394_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_TOP1394_INST_CLOCK_ENABLE_TOP1394_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_TOP1394_INST_CLOCK_ENABLE_TOP1394_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: TOP1394_INST_CLOCK_ENABLE :: TOP1394_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_TOP1394_INST_CLOCK_ENABLE_TOP1394_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_TOP1394_INST_CLOCK_ENABLE_TOP1394_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *RAAGA_DSP_TOP_INST_POWER_SWITCH_MEMORY - Raaga dsp top inst power switch memory
 ***************************************************************************/
/* CLKGEN :: RAAGA_DSP_TOP_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: RAAGA_DSP_TOP_INST_POWER_SWITCH_MEMORY :: RAAGA_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_POWER_SWITCH_MEMORY_RAAGA_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_POWER_SWITCH_MEMORY_RAAGA_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *USB_INST_CLOCK_ENABLE - Usb inst clock enable
 ***************************************************************************/
/* CLKGEN :: USB_INST_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_USB_INST_CLOCK_ENABLE_reserved0_MASK           0xfffffffc
#define BCHP_CLKGEN_USB_INST_CLOCK_ENABLE_reserved0_SHIFT          2

/* CLKGEN :: USB_INST_CLOCK_ENABLE :: USB_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_USB_INST_CLOCK_ENABLE_USB_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_USB_INST_CLOCK_ENABLE_USB_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: USB_INST_CLOCK_ENABLE :: USB_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_USB_INST_CLOCK_ENABLE_USB_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_USB_INST_CLOCK_ENABLE_USB_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SATA3_TOP_INST_OBSERVE_CLOCK - Sata3 top inst observe clock
 ***************************************************************************/
/* CLKGEN :: SATA3_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_SATA3_TOP_INST_OBSERVE_CLOCK_reserved0_MASK    0xffffffc0
#define BCHP_CLKGEN_SATA3_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT   6

/* CLKGEN :: SATA3_TOP_INST_OBSERVE_CLOCK :: SATA3_CONTROL_OBSERVE_CLOCK [05:02] */
#define BCHP_CLKGEN_SATA3_TOP_INST_OBSERVE_CLOCK_SATA3_CONTROL_OBSERVE_CLOCK_MASK 0x0000003c
#define BCHP_CLKGEN_SATA3_TOP_INST_OBSERVE_CLOCK_SATA3_CONTROL_OBSERVE_CLOCK_SHIFT 2

/* CLKGEN :: SATA3_TOP_INST_OBSERVE_CLOCK :: SATA3_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_SATA3_TOP_INST_OBSERVE_CLOCK_SATA3_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SATA3_TOP_INST_OBSERVE_CLOCK_SATA3_ENABLE_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: SATA3_TOP_INST_OBSERVE_CLOCK :: SATA3_ENABLE_DIVIDER_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SATA3_TOP_INST_OBSERVE_CLOCK_SATA3_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SATA3_TOP_INST_OBSERVE_CLOCK_SATA3_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *MEMSYS_32_0_INST_OBSERVE_CLOCK - Memsys 32 0 inst observe clock
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_0_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_OBSERVE_CLOCK_reserved0_MASK  0xffffffc0
#define BCHP_CLKGEN_MEMSYS_32_0_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: MEMSYS_32_0_INST_OBSERVE_CLOCK :: DDR0_ENABLE_DIVIDER_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_OBSERVE_CLOCK_DDR0_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_MEMSYS_32_0_INST_OBSERVE_CLOCK_DDR0_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: MEMSYS_32_0_INST_OBSERVE_CLOCK :: DDR0_CONTROL_OBSERVE_CLOCK [04:01] */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_OBSERVE_CLOCK_DDR0_CONTROL_OBSERVE_CLOCK_MASK 0x0000001e
#define BCHP_CLKGEN_MEMSYS_32_0_INST_OBSERVE_CLOCK_DDR0_CONTROL_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: MEMSYS_32_0_INST_OBSERVE_CLOCK :: DDR0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_OBSERVE_CLOCK_DDR0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_MEMSYS_32_0_INST_OBSERVE_CLOCK_DDR0_ENABLE_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *BVN_TOP_INST_MEMORY_STANDBY_ENABLE - Bvn top inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: BVN_TOP_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_BVN_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_BVN_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: BVN_TOP_INST_MEMORY_STANDBY_ENABLE :: BVN_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_BVN_TOP_INST_MEMORY_STANDBY_ENABLE_BVN_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_BVN_TOP_INST_MEMORY_STANDBY_ENABLE_BVN_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *DVP_HR_INST_MEMORY_STANDBY_ENABLE - Dvp hr inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: DVP_HR_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DVP_HR_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_DVP_HR_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: DVP_HR_INST_MEMORY_STANDBY_ENABLE :: DVPHR_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_DVP_HR_INST_MEMORY_STANDBY_ENABLE_DVPHR_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HR_INST_MEMORY_STANDBY_ENABLE_DVPHR_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *RAAGA_DSP_TOP_INST_MEMORY_STANDBY_ENABLE - Raaga dsp top inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: RAAGA_DSP_TOP_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: RAAGA_DSP_TOP_INST_MEMORY_STANDBY_ENABLE :: RAAGA_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_MEMORY_STANDBY_ENABLE_RAAGA_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_MEMORY_STANDBY_ENABLE_RAAGA_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *VICE2_INST_CLOCK_ENABLE - Vice2 inst clock enable
 ***************************************************************************/
/* CLKGEN :: VICE2_INST_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_VICE2_INST_CLOCK_ENABLE_reserved0_MASK         0xfffffff0
#define BCHP_CLKGEN_VICE2_INST_CLOCK_ENABLE_reserved0_SHIFT        4

/* CLKGEN :: VICE2_INST_CLOCK_ENABLE :: VICE_CORE_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_VICE2_INST_CLOCK_ENABLE_VICE_CORE_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_VICE2_INST_CLOCK_ENABLE_VICE_CORE_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: VICE2_INST_CLOCK_ENABLE :: VICE_GISB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_VICE2_INST_CLOCK_ENABLE_VICE_GISB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_VICE2_INST_CLOCK_ENABLE_VICE_GISB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: VICE2_INST_CLOCK_ENABLE :: VICE_BVB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_VICE2_INST_CLOCK_ENABLE_VICE_BVB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_VICE2_INST_CLOCK_ENABLE_VICE_BVB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: VICE2_INST_CLOCK_ENABLE :: VICE_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_VICE2_INST_CLOCK_ENABLE_VICE_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_VICE2_INST_CLOCK_ENABLE_VICE_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_INST_OBSERVE_CLOCK - Vec aio top inst observe clock
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_OBSERVE_CLOCK_reserved0_MASK  0xffffffc0
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: VEC_AIO_TOP_INST_OBSERVE_CLOCK :: VEC_AIO_CONTROL_OBSERVE_CLOCK [05:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_OBSERVE_CLOCK_VEC_AIO_CONTROL_OBSERVE_CLOCK_MASK 0x0000003c
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_OBSERVE_CLOCK_VEC_AIO_CONTROL_OBSERVE_CLOCK_SHIFT 2

/* CLKGEN :: VEC_AIO_TOP_INST_OBSERVE_CLOCK :: VEC_AIO_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_OBSERVE_CLOCK_VEC_AIO_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_OBSERVE_CLOCK_VEC_AIO_ENABLE_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_INST_OBSERVE_CLOCK :: VEC_AIO_ENABLE_DIVIDER_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_OBSERVE_CLOCK_VEC_AIO_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_OBSERVE_CLOCK_VEC_AIO_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *HIF_INST_POWER_SWITCH_MEMORY - Hif inst power switch memory
 ***************************************************************************/
/* CLKGEN :: HIF_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_HIF_INST_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_HIF_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: HIF_INST_POWER_SWITCH_MEMORY :: HIF_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_HIF_INST_POWER_SWITCH_MEMORY_HIF_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_HIF_INST_POWER_SWITCH_MEMORY_HIF_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *UHFR_TOP_INST_POWER_SWITCH_MEMORY - Uhfr top inst power switch memory
 ***************************************************************************/
/* CLKGEN :: UHFR_TOP_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_UHFR_TOP_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_UHFR_TOP_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: UHFR_TOP_INST_POWER_SWITCH_MEMORY :: UHFR_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_UHFR_TOP_INST_POWER_SWITCH_MEMORY_UHFR_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_UHFR_TOP_INST_POWER_SWITCH_MEMORY_UHFR_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *GRAPHICS_INST_POWER_SWITCH_MEMORY - Graphics inst power switch memory
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_GRAPHICS_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_GRAPHICS_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: GRAPHICS_INST_POWER_SWITCH_MEMORY :: GFX_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_GRAPHICS_INST_POWER_SWITCH_MEMORY_GFX_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_GRAPHICS_INST_POWER_SWITCH_MEMORY_GFX_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *MOCA_TOP_INST_POWER_SWITCH_MEMORY - Moca top inst power switch memory
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_MOCA_TOP_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_MOCA_TOP_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: MOCA_TOP_INST_POWER_SWITCH_MEMORY :: MOCA_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_MOCA_TOP_INST_POWER_SWITCH_MEMORY_MOCA_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_MOCA_TOP_INST_POWER_SWITCH_MEMORY_MOCA_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *RAAGA_DSP_TOP_INST_CLOCK_ENABLE - Raaga dsp top inst clock enable
 ***************************************************************************/
/* CLKGEN :: RAAGA_DSP_TOP_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: RAAGA_DSP_TOP_INST_CLOCK_ENABLE :: RAAGA_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE_RAAGA_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE_RAAGA_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: RAAGA_DSP_TOP_INST_CLOCK_ENABLE :: RAAGA_DSP_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE_RAAGA_DSP_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE_RAAGA_DSP_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: RAAGA_DSP_TOP_INST_CLOCK_ENABLE :: RAAGA_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE_RAAGA_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE_RAAGA_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK - Dual genet top dual rgmii inst observe clock
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK :: GENET_ENABLE_DIVIDER_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK_GENET_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK_GENET_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK :: GENET_ENABLE_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK_GENET_ENABLE_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK_GENET_ENABLE_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK :: GENET_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK_GENET_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_DUAL_GENET_TOP_DUAL_RGMII_INST_OBSERVE_CLOCK_GENET_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *BVN_TOP_INST_POWER_SWITCH_MEMORY - Bvn top inst power switch memory
 ***************************************************************************/
/* CLKGEN :: BVN_TOP_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_BVN_TOP_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_BVN_TOP_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: BVN_TOP_INST_POWER_SWITCH_MEMORY :: BVN_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_BVN_TOP_INST_POWER_SWITCH_MEMORY_BVN_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_BVN_TOP_INST_POWER_SWITCH_MEMORY_BVN_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SATA3_TOP_INST_CLOCK_ENABLE - Sata3 top inst clock enable
 ***************************************************************************/
/* CLKGEN :: SATA3_TOP_INST_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SATA3_TOP_INST_CLOCK_ENABLE_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_SATA3_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT    2

/* CLKGEN :: SATA3_TOP_INST_CLOCK_ENABLE :: SATA3_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SATA3_TOP_INST_CLOCK_ENABLE_SATA3_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SATA3_TOP_INST_CLOCK_ENABLE_SATA3_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: SATA3_TOP_INST_CLOCK_ENABLE :: SATA3_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SATA3_TOP_INST_CLOCK_ENABLE_SATA3_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SATA3_TOP_INST_CLOCK_ENABLE_SATA3_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_B - Vec aio top inst power switch memory b
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_B :: reserved0 [31:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_B_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_B_reserved0_SHIFT 2

/* CLKGEN :: VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_B :: AIO_POWER_SWITCH_MEMORY_B [01:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_B_AIO_POWER_SWITCH_MEMORY_B_MASK 0x00000003
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_B_AIO_POWER_SWITCH_MEMORY_B_SHIFT 0

/***************************************************************************
 *MOCA_TOP_INST_OBSERVE_CLOCK - Moca top inst observe clock
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_MOCA_TOP_INST_OBSERVE_CLOCK_reserved0_MASK     0xffffffc0
#define BCHP_CLKGEN_MOCA_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT    6

/* CLKGEN :: MOCA_TOP_INST_OBSERVE_CLOCK :: MOCA_CONTROL_OBSERVE_CLOCK [05:02] */
#define BCHP_CLKGEN_MOCA_TOP_INST_OBSERVE_CLOCK_MOCA_CONTROL_OBSERVE_CLOCK_MASK 0x0000003c
#define BCHP_CLKGEN_MOCA_TOP_INST_OBSERVE_CLOCK_MOCA_CONTROL_OBSERVE_CLOCK_SHIFT 2

/* CLKGEN :: MOCA_TOP_INST_OBSERVE_CLOCK :: MOCA_ENABLE_DIVIDER_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_MOCA_TOP_INST_OBSERVE_CLOCK_MOCA_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_MOCA_TOP_INST_OBSERVE_CLOCK_MOCA_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: MOCA_TOP_INST_OBSERVE_CLOCK :: MOCA_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_MOCA_TOP_INST_OBSERVE_CLOCK_MOCA_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_MOCA_TOP_INST_OBSERVE_CLOCK_MOCA_ENABLE_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *UHFR_TOP_INST_CLOCK_ENABLE - Uhfr top inst clock enable
 ***************************************************************************/
/* CLKGEN :: UHFR_TOP_INST_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_ENABLE_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT     1

/* CLKGEN :: UHFR_TOP_INST_CLOCK_ENABLE :: UHFR_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_ENABLE_UHFR_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_UHFR_TOP_INST_CLOCK_ENABLE_UHFR_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *VICE2_INST_POWER_SWITCH_MEMORY - Vice2 inst power switch memory
 ***************************************************************************/
/* CLKGEN :: VICE2_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_VICE2_INST_POWER_SWITCH_MEMORY_reserved0_MASK  0xfffffffc
#define BCHP_CLKGEN_VICE2_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: VICE2_INST_POWER_SWITCH_MEMORY :: VICE_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_VICE2_INST_POWER_SWITCH_MEMORY_VICE_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_VICE2_INST_POWER_SWITCH_MEMORY_VICE_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *VICE2_INST_OBSERVE_CLOCK - Vice2 inst observe clock
 ***************************************************************************/
/* CLKGEN :: VICE2_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_VICE2_INST_OBSERVE_CLOCK_reserved0_MASK        0xffffffc0
#define BCHP_CLKGEN_VICE2_INST_OBSERVE_CLOCK_reserved0_SHIFT       6

/* CLKGEN :: VICE2_INST_OBSERVE_CLOCK :: VICE_CONTROL_OBSERVE_CLOCK [05:02] */
#define BCHP_CLKGEN_VICE2_INST_OBSERVE_CLOCK_VICE_CONTROL_OBSERVE_CLOCK_MASK 0x0000003c
#define BCHP_CLKGEN_VICE2_INST_OBSERVE_CLOCK_VICE_CONTROL_OBSERVE_CLOCK_SHIFT 2

/* CLKGEN :: VICE2_INST_OBSERVE_CLOCK :: VICE_ENABLE_DIVIDER_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_VICE2_INST_OBSERVE_CLOCK_VICE_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_VICE2_INST_OBSERVE_CLOCK_VICE_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: VICE2_INST_OBSERVE_CLOCK :: VICE_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_VICE2_INST_OBSERVE_CLOCK_VICE_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_VICE2_INST_OBSERVE_CLOCK_VICE_ENABLE_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_INST_CLOCK_ENABLE - Vec aio top inst clock enable
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_INST_CLOCK_ENABLE :: reserved0 [31:07] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_reserved0_MASK   0xffffff80
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT  7

/* CLKGEN :: VEC_AIO_TOP_INST_CLOCK_ENABLE :: VEC_AIO_ALTERNATE_216_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_ALTERNATE_216_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_ALTERNATE_216_CLOCK_ENABLE_SHIFT 6

/* CLKGEN :: VEC_AIO_TOP_INST_CLOCK_ENABLE :: VEC_AIO_108_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_108_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_108_CLOCK_ENABLE_SHIFT 5

/* CLKGEN :: VEC_AIO_TOP_INST_CLOCK_ENABLE :: VEC_AIO_ALTERNATE2_108_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_ALTERNATE2_108_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_ALTERNATE2_108_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: VEC_AIO_TOP_INST_CLOCK_ENABLE :: VEC_AIO_216_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_216_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_216_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: VEC_AIO_TOP_INST_CLOCK_ENABLE :: VEC_AIO_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: VEC_AIO_TOP_INST_CLOCK_ENABLE :: VEC_AIO_ALTERNATE_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_ALTERNATE_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_ALTERNATE_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_INST_CLOCK_ENABLE :: VEC_AIO_ALTERNATE_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_ALTERNATE_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_ALTERNATE_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *ZCPU_TOP_INST_CLOCK_ENABLE - Zcpu top inst clock enable
 ***************************************************************************/
/* CLKGEN :: ZCPU_TOP_INST_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_ENABLE_reserved0_MASK      0xfffffff0
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT     4

/* CLKGEN :: ZCPU_TOP_INST_CLOCK_ENABLE :: ZSC_216_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_ENABLE_ZSC_216_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_ENABLE_ZSC_216_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: ZCPU_TOP_INST_CLOCK_ENABLE :: ZMIPS_216_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_ENABLE_ZMIPS_216_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_ENABLE_ZMIPS_216_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: ZCPU_TOP_INST_CLOCK_ENABLE :: ZSC_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_ENABLE_ZSC_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_ENABLE_ZSC_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: ZCPU_TOP_INST_CLOCK_ENABLE :: ZSC_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_ENABLE_ZSC_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_ZCPU_TOP_INST_CLOCK_ENABLE_ZSC_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SECTOP_INST_MEMORY_STANDBY_ENABLE - Sectop inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: SECTOP_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SECTOP_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SECTOP_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SECTOP_INST_MEMORY_STANDBY_ENABLE :: SEC_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SECTOP_INST_MEMORY_STANDBY_ENABLE_SEC_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SECTOP_INST_MEMORY_STANDBY_ENABLE_SEC_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *UHFR_TOP_INST_OBSERVE_CLOCK - Uhfr top inst observe clock
 ***************************************************************************/
/* CLKGEN :: UHFR_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_UHFR_TOP_INST_OBSERVE_CLOCK_reserved0_MASK     0xffffffc0
#define BCHP_CLKGEN_UHFR_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT    6

/* CLKGEN :: UHFR_TOP_INST_OBSERVE_CLOCK :: UHFR_CONTROL_OBSERVE_CLOCK [05:02] */
#define BCHP_CLKGEN_UHFR_TOP_INST_OBSERVE_CLOCK_UHFR_CONTROL_OBSERVE_CLOCK_MASK 0x0000003c
#define BCHP_CLKGEN_UHFR_TOP_INST_OBSERVE_CLOCK_UHFR_CONTROL_OBSERVE_CLOCK_SHIFT 2

/* CLKGEN :: UHFR_TOP_INST_OBSERVE_CLOCK :: UHFR_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_UHFR_TOP_INST_OBSERVE_CLOCK_UHFR_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_UHFR_TOP_INST_OBSERVE_CLOCK_UHFR_ENABLE_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: UHFR_TOP_INST_OBSERVE_CLOCK :: UHFR_ENABLE_DIVIDER_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_UHFR_TOP_INST_OBSERVE_CLOCK_UHFR_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_UHFR_TOP_INST_OBSERVE_CLOCK_UHFR_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *TOP1394_INST_OBSERVE_CLOCK - Top1394 inst observe clock
 ***************************************************************************/
/* CLKGEN :: TOP1394_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_TOP1394_INST_OBSERVE_CLOCK_reserved0_MASK      0xffffffc0
#define BCHP_CLKGEN_TOP1394_INST_OBSERVE_CLOCK_reserved0_SHIFT     6

/* CLKGEN :: TOP1394_INST_OBSERVE_CLOCK :: TOP1394_ENABLE_DIVIDER_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_TOP1394_INST_OBSERVE_CLOCK_TOP1394_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_TOP1394_INST_OBSERVE_CLOCK_TOP1394_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: TOP1394_INST_OBSERVE_CLOCK :: TOP1394_ENABLE_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_TOP1394_INST_OBSERVE_CLOCK_TOP1394_ENABLE_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_TOP1394_INST_OBSERVE_CLOCK_TOP1394_ENABLE_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: TOP1394_INST_OBSERVE_CLOCK :: TOP1394_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_TOP1394_INST_OBSERVE_CLOCK_TOP1394_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_TOP1394_INST_OBSERVE_CLOCK_TOP1394_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *GRAPHICS_INST_MEMORY_STANDBY_ENABLE - Graphics inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_GRAPHICS_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_GRAPHICS_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: GRAPHICS_INST_MEMORY_STANDBY_ENABLE :: GFX_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_GRAPHICS_INST_MEMORY_STANDBY_ENABLE_GFX_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_GRAPHICS_INST_MEMORY_STANDBY_ENABLE_GFX_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *SECTOP_INST_OBSERVE_CLOCK - Sectop inst observe clock
 ***************************************************************************/
/* CLKGEN :: SECTOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_SECTOP_INST_OBSERVE_CLOCK_reserved0_MASK       0xffffffc0
#define BCHP_CLKGEN_SECTOP_INST_OBSERVE_CLOCK_reserved0_SHIFT      6

/* CLKGEN :: SECTOP_INST_OBSERVE_CLOCK :: SECTOP_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_SECTOP_INST_OBSERVE_CLOCK_SECTOP_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_SECTOP_INST_OBSERVE_CLOCK_SECTOP_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: SECTOP_INST_OBSERVE_CLOCK :: SECTOP_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_SECTOP_INST_OBSERVE_CLOCK_SECTOP_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_SECTOP_INST_OBSERVE_CLOCK_SECTOP_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: SECTOP_INST_OBSERVE_CLOCK :: SECTOP_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_SECTOP_INST_OBSERVE_CLOCK_SECTOP_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_SECTOP_INST_OBSERVE_CLOCK_SECTOP_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *GRAPHICS_INST_CLOCK_ENABLE - Graphics inst clock enable
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_INST_CLOCK_ENABLE :: reserved0 [31:07] */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_reserved0_MASK      0xffffff80
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_reserved0_SHIFT     7

/* CLKGEN :: GRAPHICS_INST_CLOCK_ENABLE :: GFX_ALTERNATE_216_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_ALTERNATE_216_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_ALTERNATE_216_CLOCK_ENABLE_SHIFT 6

/* CLKGEN :: GRAPHICS_INST_CLOCK_ENABLE :: GFX_ALTERNATE_108_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_ALTERNATE_108_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_ALTERNATE_108_CLOCK_ENABLE_SHIFT 5

/* CLKGEN :: GRAPHICS_INST_CLOCK_ENABLE :: GFX_216_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_216_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_216_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: GRAPHICS_INST_CLOCK_ENABLE :: GFX_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_108_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: GRAPHICS_INST_CLOCK_ENABLE :: GFX_M2MC_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_M2MC_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_M2MC_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: GRAPHICS_INST_CLOCK_ENABLE :: GFX_V3D_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_V3D_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_V3D_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: GRAPHICS_INST_CLOCK_ENABLE :: GFX_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SVD0_TOP_INST_POWER_SWITCH_MEMORY - Svd0 top inst power switch memory
 ***************************************************************************/
/* CLKGEN :: SVD0_TOP_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_SVD0_TOP_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SVD0_TOP_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: SVD0_TOP_INST_POWER_SWITCH_MEMORY :: SVD0_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_SVD0_TOP_INST_POWER_SWITCH_MEMORY_SVD0_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_SVD0_TOP_INST_POWER_SWITCH_MEMORY_SVD0_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *USB_INST_POWER_SWITCH_MEMORY - Usb inst power switch memory
 ***************************************************************************/
/* CLKGEN :: USB_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_USB_INST_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_USB_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: USB_INST_POWER_SWITCH_MEMORY :: USB0_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_USB_INST_POWER_SWITCH_MEMORY_USB0_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_USB_INST_POWER_SWITCH_MEMORY_USB0_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SECTOP_INST_CLOCK_ENABLE - Sectop inst clock enable
 ***************************************************************************/
/* CLKGEN :: SECTOP_INST_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE_reserved0_MASK        0xfffffffe
#define BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE_reserved0_SHIFT       1

/* CLKGEN :: SECTOP_INST_CLOCK_ENABLE :: SEC_ALTERNATE_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE_SEC_ALTERNATE_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE_SEC_ALTERNATE_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *MEMSYS_32_1_INST_MEMORY_STANDBY_ENABLE - Memsys 32 1 inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_1_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_MEMSYS_32_1_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: MEMSYS_32_1_INST_MEMORY_STANDBY_ENABLE :: DDR1_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_MEMORY_STANDBY_ENABLE_DDR1_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MEMSYS_32_1_INST_MEMORY_STANDBY_ENABLE_DDR1_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *MEMSYS_32_1_INST_CLOCK_ENABLE - Memsys 32 1 inst clock enable
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_1_INST_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_CLOCK_ENABLE_reserved0_MASK   0xfffffffc
#define BCHP_CLKGEN_MEMSYS_32_1_INST_CLOCK_ENABLE_reserved0_SHIFT  2

/* CLKGEN :: MEMSYS_32_1_INST_CLOCK_ENABLE :: DDR1_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_CLOCK_ENABLE_DDR1_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_MEMSYS_32_1_INST_CLOCK_ENABLE_DDR1_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: MEMSYS_32_1_INST_CLOCK_ENABLE :: DDR1_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_MEMSYS_32_1_INST_CLOCK_ENABLE_DDR1_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MEMSYS_32_1_INST_CLOCK_ENABLE_DDR1_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SYS_CTRL_INST_CLOCK_ENABLE - Sys ctrl inst clock enable
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_INST_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_ENABLE_reserved0_MASK      0xfffffffc
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_ENABLE_reserved0_SHIFT     2

/* CLKGEN :: SYS_CTRL_INST_CLOCK_ENABLE :: SYS_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_ENABLE_SYS_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_ENABLE_SYS_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: SYS_CTRL_INST_CLOCK_ENABLE :: SYS_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_ENABLE_SYS_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_ENABLE_SYS_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *ZCPU_TOP_INST_OBSERVE_CLOCK - Zcpu top inst observe clock
 ***************************************************************************/
/* CLKGEN :: ZCPU_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_OBSERVE_CLOCK_reserved0_MASK     0xffffffc0
#define BCHP_CLKGEN_ZCPU_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT    6

/* CLKGEN :: ZCPU_TOP_INST_OBSERVE_CLOCK :: ZMIPS_ENABLE_DIVIDER_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_OBSERVE_CLOCK_ZMIPS_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_ZCPU_TOP_INST_OBSERVE_CLOCK_ZMIPS_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: ZCPU_TOP_INST_OBSERVE_CLOCK :: ZMIPS_ENABLE_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_OBSERVE_CLOCK_ZMIPS_ENABLE_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_ZCPU_TOP_INST_OBSERVE_CLOCK_ZMIPS_ENABLE_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: ZCPU_TOP_INST_OBSERVE_CLOCK :: ZMIPS_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_ZCPU_TOP_INST_OBSERVE_CLOCK_ZMIPS_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_ZCPU_TOP_INST_OBSERVE_CLOCK_ZMIPS_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *MEMSYS_32_0_INST_MEMORY_STANDBY_ENABLE - Memsys 32 0 inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_0_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_MEMSYS_32_0_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: MEMSYS_32_0_INST_MEMORY_STANDBY_ENABLE :: DDR0_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_MEMSYS_32_0_INST_MEMORY_STANDBY_ENABLE_DDR0_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MEMSYS_32_0_INST_MEMORY_STANDBY_ENABLE_DDR0_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *DVP_HT_INST_CLOCK_ENABLE - Dvp ht inst clock enable
 ***************************************************************************/
/* CLKGEN :: DVP_HT_INST_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_reserved0_MASK        0xfffffff0
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_reserved0_SHIFT       4

/* CLKGEN :: DVP_HT_INST_CLOCK_ENABLE :: DVPHT_ALTERNATE_216_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_ALTERNATE_216_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_ALTERNATE_216_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: DVP_HT_INST_CLOCK_ENABLE :: DVPHT_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_108_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: DVP_HT_INST_CLOCK_ENABLE :: DVPHT_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_216_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: DVP_HT_INST_CLOCK_ENABLE :: DVPHT_ALTERNATE_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_ALTERNATE_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_ALTERNATE_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *HIF_INST_CLOCK_ENABLE - Hif inst clock enable
 ***************************************************************************/
/* CLKGEN :: HIF_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_HIF_INST_CLOCK_ENABLE_reserved0_MASK           0xfffffff8
#define BCHP_CLKGEN_HIF_INST_CLOCK_ENABLE_reserved0_SHIFT          3

/* CLKGEN :: HIF_INST_CLOCK_ENABLE :: HIF_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_HIF_INST_CLOCK_ENABLE_HIF_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_HIF_INST_CLOCK_ENABLE_HIF_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: HIF_INST_CLOCK_ENABLE :: HIF_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_HIF_INST_CLOCK_ENABLE_HIF_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_HIF_INST_CLOCK_ENABLE_HIF_216_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: HIF_INST_CLOCK_ENABLE :: HIF_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_HIF_INST_CLOCK_ENABLE_HIF_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_HIF_INST_CLOCK_ENABLE_HIF_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *DVP_HR_INST_CLOCK_ENABLE - Dvp hr inst clock enable
 ***************************************************************************/
/* CLKGEN :: DVP_HR_INST_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_reserved0_MASK        0xfffffff0
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_reserved0_SHIFT       4

/* CLKGEN :: DVP_HR_INST_CLOCK_ENABLE :: DVPHR_216_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_216_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_216_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: DVP_HR_INST_CLOCK_ENABLE :: DVPHR_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_108_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: DVP_HR_INST_CLOCK_ENABLE :: DVPHR_ALTERNATE_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_ALTERNATE_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_ALTERNATE_216_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: DVP_HR_INST_CLOCK_ENABLE :: DVPHR_ALTERNATE_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_ALTERNATE_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_ALTERNATE_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL - Ana xtal low cur 40g m7fc inst gisb control
 ***************************************************************************/
/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL :: reserved0 [31:10] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_reserved0_MASK 0xfffffc00
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_reserved0_SHIFT 10

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL :: OSC_BIAS_GISB_CONTROL [09:07] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_BIAS_GISB_CONTROL_MASK 0x00000380
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_BIAS_GISB_CONTROL_SHIFT 7

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL :: OSC_D2CBIAS_GISB_CONTROL [06:04] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_D2CBIAS_GISB_CONTROL_MASK 0x00000070
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_D2CBIAS_GISB_CONTROL_SHIFT 4

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL :: OSC_TEST_SELECT_GISB_CONTROL [03:03] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_TEST_SELECT_GISB_CONTROL_MASK 0x00000008
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_TEST_SELECT_GISB_CONTROL_SHIFT 3

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL :: OSC_HIGHPASS_GISB_CONTROL [02:02] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_HIGHPASS_GISB_CONTROL_MASK 0x00000004
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_HIGHPASS_GISB_CONTROL_SHIFT 2

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL :: OSC_LPG_SWING_GISB_CONTROL [01:01] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_LPG_SWING_GISB_CONTROL_MASK 0x00000002
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_LPG_SWING_GISB_CONTROL_SHIFT 1

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL :: OSC_SELECT_CURRENT_GISB_CONTROL [00:00] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_SELECT_CURRENT_GISB_CONTROL_MASK 0x00000001
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_INST_GISB_CONTROL_OSC_SELECT_CURRENT_GISB_CONTROL_SHIFT 0

/***************************************************************************
 *DVP_HR_INST_POWER_SWITCH_MEMORY - Dvp hr inst power switch memory
 ***************************************************************************/
/* CLKGEN :: DVP_HR_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_DVP_HR_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_DVP_HR_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: DVP_HR_INST_POWER_SWITCH_MEMORY :: DVPHR_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_DVP_HR_INST_POWER_SWITCH_MEMORY_DVPHR_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_DVP_HR_INST_POWER_SWITCH_MEMORY_DVPHR_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *DVP_HT_INST_MEMORY_STANDBY_ENABLE - Dvp ht inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: DVP_HT_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DVP_HT_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_DVP_HT_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: DVP_HT_INST_MEMORY_STANDBY_ENABLE :: DVPHT_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_DVP_HT_INST_MEMORY_STANDBY_ENABLE_DVPHT_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HT_INST_MEMORY_STANDBY_ENABLE_DVPHT_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *SATA3_TOP_INST_MEMORY_STANDBY_ENABLE - Sata3 top inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: SATA3_TOP_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SATA3_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SATA3_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SATA3_TOP_INST_MEMORY_STANDBY_ENABLE :: SATA3_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SATA3_TOP_INST_MEMORY_STANDBY_ENABLE_SATA3_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SATA3_TOP_INST_MEMORY_STANDBY_ENABLE_SATA3_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *DVP_HT_INST_POWER_SWITCH_MEMORY - Dvp ht inst power switch memory
 ***************************************************************************/
/* CLKGEN :: DVP_HT_INST_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_DVP_HT_INST_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_DVP_HT_INST_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: DVP_HT_INST_POWER_SWITCH_MEMORY :: DVPHT_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_DVP_HT_INST_POWER_SWITCH_MEMORY_DVPHT_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_DVP_HT_INST_POWER_SWITCH_MEMORY_DVPHT_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *DVP_HT_INST_OBSERVE_CLOCK - Dvp ht inst observe clock
 ***************************************************************************/
/* CLKGEN :: DVP_HT_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_DVP_HT_INST_OBSERVE_CLOCK_reserved0_MASK       0xffffffc0
#define BCHP_CLKGEN_DVP_HT_INST_OBSERVE_CLOCK_reserved0_SHIFT      6

/* CLKGEN :: DVP_HT_INST_OBSERVE_CLOCK :: DVPHT_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_DVP_HT_INST_OBSERVE_CLOCK_DVPHT_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_DVP_HT_INST_OBSERVE_CLOCK_DVPHT_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: DVP_HT_INST_OBSERVE_CLOCK :: DVPHT_CONTROL_OBSERVE_CLOCK [04:01] */
#define BCHP_CLKGEN_DVP_HT_INST_OBSERVE_CLOCK_DVPHT_CONTROL_OBSERVE_CLOCK_MASK 0x0000001e
#define BCHP_CLKGEN_DVP_HT_INST_OBSERVE_CLOCK_DVPHT_CONTROL_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: DVP_HT_INST_OBSERVE_CLOCK :: DVPHT_ENABLE_DIVIDER_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_DVP_HT_INST_OBSERVE_CLOCK_DVPHT_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HT_INST_OBSERVE_CLOCK_DVPHT_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *AVD0_TOP_INST_MEMORY_STANDBY_ENABLE - Avd0 top inst memory standby enable
 ***************************************************************************/
/* CLKGEN :: AVD0_TOP_INST_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_AVD0_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_AVD0_TOP_INST_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: AVD0_TOP_INST_MEMORY_STANDBY_ENABLE :: AVD_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_AVD0_TOP_INST_MEMORY_STANDBY_ENABLE_AVD_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_AVD0_TOP_INST_MEMORY_STANDBY_ENABLE_AVD_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *DVP_HR_INST_ENABLE - Dvp hr inst enable
 ***************************************************************************/
/* CLKGEN :: DVP_HR_INST_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_DVP_HR_INST_ENABLE_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_DVP_HR_INST_ENABLE_reserved0_SHIFT             2

/* CLKGEN :: DVP_HR_INST_ENABLE :: DVPHR_CLK_27_ENABLE [01:01] */
#define BCHP_CLKGEN_DVP_HR_INST_ENABLE_DVPHR_CLK_27_ENABLE_MASK    0x00000002
#define BCHP_CLKGEN_DVP_HR_INST_ENABLE_DVPHR_CLK_27_ENABLE_SHIFT   1

/* CLKGEN :: DVP_HR_INST_ENABLE :: DVPHR_CLK_MAX_ENABLE [00:00] */
#define BCHP_CLKGEN_DVP_HR_INST_ENABLE_DVPHR_CLK_MAX_ENABLE_MASK   0x00000001
#define BCHP_CLKGEN_DVP_HR_INST_ENABLE_DVPHR_CLK_MAX_ENABLE_SHIFT  0

/***************************************************************************
 *VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_B - Vec aio top inst memory standby enable b
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_B :: reserved0 [31:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_B_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_B_reserved0_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_B :: AIO_MEMORY_STANDBY_ENABLE_B [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_B_AIO_MEMORY_STANDBY_ENABLE_B_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_INST_MEMORY_STANDBY_ENABLE_B_AIO_MEMORY_STANDBY_ENABLE_B_SHIFT 0

#endif /* #ifndef BCHP_CLKGEN_H__ */

/* End of File */
