
intro_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004058  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08004168  08004168  00014168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004208  08004208  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08004208  08004208  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004208  08004208  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004208  08004208  00014208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800420c  0800420c  0001420c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004210  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019b8  20000010  08004220  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200019c8  08004220  000219c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000148b3  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b73  00000000  00000000  000348ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a0  00000000  00000000  00037460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f78  00000000  00000000  00038500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000025d3  00000000  00000000  00039478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b55  00000000  00000000  0003ba4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000909b1  00000000  00000000  0004d5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ddf51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000451c  00000000  00000000  000ddfa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08004150 	.word	0x08004150

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08004150 	.word	0x08004150

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 f9ba 	bl	80004cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f824 	bl	80001a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f85e 	bl	800021c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000160:	f001 fae2 	bl	8001728 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ledBlink01 */
  ledBlink01Handle = osThreadNew(StartDefaultTask, NULL, &ledBlink01_attributes);
 8000164:	4a09      	ldr	r2, [pc, #36]	; (800018c <main+0x3c>)
 8000166:	2100      	movs	r1, #0
 8000168:	4809      	ldr	r0, [pc, #36]	; (8000190 <main+0x40>)
 800016a:	f001 fb43 	bl	80017f4 <osThreadNew>
 800016e:	4603      	mov	r3, r0
 8000170:	4a08      	ldr	r2, [pc, #32]	; (8000194 <main+0x44>)
 8000172:	6013      	str	r3, [r2, #0]

  /* creation of ledBlink02 */
  ledBlink02Handle = osThreadNew(StartTask02, NULL, &ledBlink02_attributes);
 8000174:	4a08      	ldr	r2, [pc, #32]	; (8000198 <main+0x48>)
 8000176:	2100      	movs	r1, #0
 8000178:	4808      	ldr	r0, [pc, #32]	; (800019c <main+0x4c>)
 800017a:	f001 fb3b 	bl	80017f4 <osThreadNew>
 800017e:	4603      	mov	r3, r0
 8000180:	4a07      	ldr	r2, [pc, #28]	; (80001a0 <main+0x50>)
 8000182:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000184:	f001 fb02 	bl	800178c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000188:	e7fe      	b.n	8000188 <main+0x38>
 800018a:	bf00      	nop
 800018c:	080041a8 	.word	0x080041a8
 8000190:	08000281 	.word	0x08000281
 8000194:	20001938 	.word	0x20001938
 8000198:	080041cc 	.word	0x080041cc
 800019c:	080002b5 	.word	0x080002b5
 80001a0:	20001934 	.word	0x20001934

080001a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b090      	sub	sp, #64	; 0x40
 80001a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001aa:	f107 0318 	add.w	r3, r7, #24
 80001ae:	2228      	movs	r2, #40	; 0x28
 80001b0:	2100      	movs	r1, #0
 80001b2:	4618      	mov	r0, r3
 80001b4:	f003 ffc4 	bl	8004140 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001b8:	1d3b      	adds	r3, r7, #4
 80001ba:	2200      	movs	r2, #0
 80001bc:	601a      	str	r2, [r3, #0]
 80001be:	605a      	str	r2, [r3, #4]
 80001c0:	609a      	str	r2, [r3, #8]
 80001c2:	60da      	str	r2, [r3, #12]
 80001c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001c6:	2302      	movs	r3, #2
 80001c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ca:	2301      	movs	r3, #1
 80001cc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ce:	2310      	movs	r3, #16
 80001d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001d2:	2300      	movs	r3, #0
 80001d4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d6:	f107 0318 	add.w	r3, r7, #24
 80001da:	4618      	mov	r0, r3
 80001dc:	f000 fc24 	bl	8000a28 <HAL_RCC_OscConfig>
 80001e0:	4603      	mov	r3, r0
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d001      	beq.n	80001ea <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001e6:	f000 f891 	bl	800030c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ea:	230f      	movs	r3, #15
 80001ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001ee:	2300      	movs	r3, #0
 80001f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f2:	2300      	movs	r3, #0
 80001f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001f6:	2300      	movs	r3, #0
 80001f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001fa:	2300      	movs	r3, #0
 80001fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f000 fe90 	bl	8000f28 <HAL_RCC_ClockConfig>
 8000208:	4603      	mov	r3, r0
 800020a:	2b00      	cmp	r3, #0
 800020c:	d001      	beq.n	8000212 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800020e:	f000 f87d 	bl	800030c <Error_Handler>
  }
}
 8000212:	bf00      	nop
 8000214:	3740      	adds	r7, #64	; 0x40
 8000216:	46bd      	mov	sp, r7
 8000218:	bd80      	pop	{r7, pc}
	...

0800021c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b086      	sub	sp, #24
 8000220:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000222:	f107 0308 	add.w	r3, r7, #8
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
 800022a:	605a      	str	r2, [r3, #4]
 800022c:	609a      	str	r2, [r3, #8]
 800022e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000230:	4b11      	ldr	r3, [pc, #68]	; (8000278 <MX_GPIO_Init+0x5c>)
 8000232:	699b      	ldr	r3, [r3, #24]
 8000234:	4a10      	ldr	r2, [pc, #64]	; (8000278 <MX_GPIO_Init+0x5c>)
 8000236:	f043 0304 	orr.w	r3, r3, #4
 800023a:	6193      	str	r3, [r2, #24]
 800023c:	4b0e      	ldr	r3, [pc, #56]	; (8000278 <MX_GPIO_Init+0x5c>)
 800023e:	699b      	ldr	r3, [r3, #24]
 8000240:	f003 0304 	and.w	r3, r3, #4
 8000244:	607b      	str	r3, [r7, #4]
 8000246:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, led1_Pin|led2_Pin, GPIO_PIN_RESET);
 8000248:	2200      	movs	r2, #0
 800024a:	2118      	movs	r1, #24
 800024c:	480b      	ldr	r0, [pc, #44]	; (800027c <MX_GPIO_Init+0x60>)
 800024e:	f000 fbd3 	bl	80009f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : led1_Pin led2_Pin */
  GPIO_InitStruct.Pin = led1_Pin|led2_Pin;
 8000252:	2318      	movs	r3, #24
 8000254:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000256:	2301      	movs	r3, #1
 8000258:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800025a:	2300      	movs	r3, #0
 800025c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800025e:	2302      	movs	r3, #2
 8000260:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000262:	f107 0308 	add.w	r3, r7, #8
 8000266:	4619      	mov	r1, r3
 8000268:	4804      	ldr	r0, [pc, #16]	; (800027c <MX_GPIO_Init+0x60>)
 800026a:	f000 fa41 	bl	80006f0 <HAL_GPIO_Init>

}
 800026e:	bf00      	nop
 8000270:	3718      	adds	r7, #24
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}
 8000276:	bf00      	nop
 8000278:	40021000 	.word	0x40021000
 800027c:	40010800 	.word	0x40010800

08000280 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000288:	2201      	movs	r2, #1
 800028a:	2108      	movs	r1, #8
 800028c:	4808      	ldr	r0, [pc, #32]	; (80002b0 <StartDefaultTask+0x30>)
 800028e:	f000 fbb3 	bl	80009f8 <HAL_GPIO_WritePin>
    osDelay(500);
 8000292:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000296:	f001 fb57 	bl	8001948 <osDelay>
	//HAL_DELAY(500);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 800029a:	2200      	movs	r2, #0
 800029c:	2108      	movs	r1, #8
 800029e:	4804      	ldr	r0, [pc, #16]	; (80002b0 <StartDefaultTask+0x30>)
 80002a0:	f000 fbaa 	bl	80009f8 <HAL_GPIO_WritePin>
	//HAL_DELAY(500);
    osDelay(500);
 80002a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002a8:	f001 fb4e 	bl	8001948 <osDelay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80002ac:	e7ec      	b.n	8000288 <StartDefaultTask+0x8>
 80002ae:	bf00      	nop
 80002b0:	40010800 	.word	0x40010800

080002b4 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80002bc:	2201      	movs	r2, #1
 80002be:	2110      	movs	r1, #16
 80002c0:	4808      	ldr	r0, [pc, #32]	; (80002e4 <StartTask02+0x30>)
 80002c2:	f000 fb99 	bl	80009f8 <HAL_GPIO_WritePin>
    osDelay(600);
 80002c6:	f44f 7016 	mov.w	r0, #600	; 0x258
 80002ca:	f001 fb3d 	bl	8001948 <osDelay>
	//HAL_DELAY(600);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80002ce:	2200      	movs	r2, #0
 80002d0:	2110      	movs	r1, #16
 80002d2:	4804      	ldr	r0, [pc, #16]	; (80002e4 <StartTask02+0x30>)
 80002d4:	f000 fb90 	bl	80009f8 <HAL_GPIO_WritePin>
	//HAL_DELAY(600);
    osDelay(600);
 80002d8:	f44f 7016 	mov.w	r0, #600	; 0x258
 80002dc:	f001 fb34 	bl	8001948 <osDelay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80002e0:	e7ec      	b.n	80002bc <StartTask02+0x8>
 80002e2:	bf00      	nop
 80002e4:	40010800 	.word	0x40010800

080002e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a04      	ldr	r2, [pc, #16]	; (8000308 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80002f6:	4293      	cmp	r3, r2
 80002f8:	d101      	bne.n	80002fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80002fa:	f000 f8fd 	bl	80004f8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80002fe:	bf00      	nop
 8000300:	3708      	adds	r7, #8
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	40000800 	.word	0x40000800

0800030c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000310:	b672      	cpsid	i
}
 8000312:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000314:	e7fe      	b.n	8000314 <Error_Handler+0x8>
	...

08000318 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b084      	sub	sp, #16
 800031c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800031e:	4b18      	ldr	r3, [pc, #96]	; (8000380 <HAL_MspInit+0x68>)
 8000320:	699b      	ldr	r3, [r3, #24]
 8000322:	4a17      	ldr	r2, [pc, #92]	; (8000380 <HAL_MspInit+0x68>)
 8000324:	f043 0301 	orr.w	r3, r3, #1
 8000328:	6193      	str	r3, [r2, #24]
 800032a:	4b15      	ldr	r3, [pc, #84]	; (8000380 <HAL_MspInit+0x68>)
 800032c:	699b      	ldr	r3, [r3, #24]
 800032e:	f003 0301 	and.w	r3, r3, #1
 8000332:	60bb      	str	r3, [r7, #8]
 8000334:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000336:	4b12      	ldr	r3, [pc, #72]	; (8000380 <HAL_MspInit+0x68>)
 8000338:	69db      	ldr	r3, [r3, #28]
 800033a:	4a11      	ldr	r2, [pc, #68]	; (8000380 <HAL_MspInit+0x68>)
 800033c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000340:	61d3      	str	r3, [r2, #28]
 8000342:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <HAL_MspInit+0x68>)
 8000344:	69db      	ldr	r3, [r3, #28]
 8000346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800034a:	607b      	str	r3, [r7, #4]
 800034c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800034e:	2200      	movs	r2, #0
 8000350:	210f      	movs	r1, #15
 8000352:	f06f 0001 	mvn.w	r0, #1
 8000356:	f000 f9a0 	bl	800069a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800035a:	4b0a      	ldr	r3, [pc, #40]	; (8000384 <HAL_MspInit+0x6c>)
 800035c:	685b      	ldr	r3, [r3, #4]
 800035e:	60fb      	str	r3, [r7, #12]
 8000360:	68fb      	ldr	r3, [r7, #12]
 8000362:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000366:	60fb      	str	r3, [r7, #12]
 8000368:	68fb      	ldr	r3, [r7, #12]
 800036a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800036e:	60fb      	str	r3, [r7, #12]
 8000370:	4a04      	ldr	r2, [pc, #16]	; (8000384 <HAL_MspInit+0x6c>)
 8000372:	68fb      	ldr	r3, [r7, #12]
 8000374:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000376:	bf00      	nop
 8000378:	3710      	adds	r7, #16
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	40021000 	.word	0x40021000
 8000384:	40010000 	.word	0x40010000

08000388 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b08c      	sub	sp, #48	; 0x30
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000390:	2300      	movs	r3, #0
 8000392:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000394:	2300      	movs	r3, #0
 8000396:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8000398:	2200      	movs	r2, #0
 800039a:	6879      	ldr	r1, [r7, #4]
 800039c:	201e      	movs	r0, #30
 800039e:	f000 f97c 	bl	800069a <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80003a2:	201e      	movs	r0, #30
 80003a4:	f000 f995 	bl	80006d2 <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80003a8:	4b1e      	ldr	r3, [pc, #120]	; (8000424 <HAL_InitTick+0x9c>)
 80003aa:	69db      	ldr	r3, [r3, #28]
 80003ac:	4a1d      	ldr	r2, [pc, #116]	; (8000424 <HAL_InitTick+0x9c>)
 80003ae:	f043 0304 	orr.w	r3, r3, #4
 80003b2:	61d3      	str	r3, [r2, #28]
 80003b4:	4b1b      	ldr	r3, [pc, #108]	; (8000424 <HAL_InitTick+0x9c>)
 80003b6:	69db      	ldr	r3, [r3, #28]
 80003b8:	f003 0304 	and.w	r3, r3, #4
 80003bc:	60fb      	str	r3, [r7, #12]
 80003be:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80003c0:	f107 0210 	add.w	r2, r7, #16
 80003c4:	f107 0314 	add.w	r3, r7, #20
 80003c8:	4611      	mov	r1, r2
 80003ca:	4618      	mov	r0, r3
 80003cc:	f000 ff14 	bl	80011f8 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80003d0:	f000 fefe 	bl	80011d0 <HAL_RCC_GetPCLK1Freq>
 80003d4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80003d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003d8:	4a13      	ldr	r2, [pc, #76]	; (8000428 <HAL_InitTick+0xa0>)
 80003da:	fba2 2303 	umull	r2, r3, r2, r3
 80003de:	0c9b      	lsrs	r3, r3, #18
 80003e0:	3b01      	subs	r3, #1
 80003e2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80003e4:	4b11      	ldr	r3, [pc, #68]	; (800042c <HAL_InitTick+0xa4>)
 80003e6:	4a12      	ldr	r2, [pc, #72]	; (8000430 <HAL_InitTick+0xa8>)
 80003e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80003ea:	4b10      	ldr	r3, [pc, #64]	; (800042c <HAL_InitTick+0xa4>)
 80003ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 80003f0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80003f2:	4a0e      	ldr	r2, [pc, #56]	; (800042c <HAL_InitTick+0xa4>)
 80003f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003f6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80003f8:	4b0c      	ldr	r3, [pc, #48]	; (800042c <HAL_InitTick+0xa4>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003fe:	4b0b      	ldr	r3, [pc, #44]	; (800042c <HAL_InitTick+0xa4>)
 8000400:	2200      	movs	r2, #0
 8000402:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8000404:	4809      	ldr	r0, [pc, #36]	; (800042c <HAL_InitTick+0xa4>)
 8000406:	f000 ff45 	bl	8001294 <HAL_TIM_Base_Init>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d104      	bne.n	800041a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000410:	4806      	ldr	r0, [pc, #24]	; (800042c <HAL_InitTick+0xa4>)
 8000412:	f000 ff97 	bl	8001344 <HAL_TIM_Base_Start_IT>
 8000416:	4603      	mov	r3, r0
 8000418:	e000      	b.n	800041c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800041a:	2301      	movs	r3, #1
}
 800041c:	4618      	mov	r0, r3
 800041e:	3730      	adds	r7, #48	; 0x30
 8000420:	46bd      	mov	sp, r7
 8000422:	bd80      	pop	{r7, pc}
 8000424:	40021000 	.word	0x40021000
 8000428:	431bde83 	.word	0x431bde83
 800042c:	2000193c 	.word	0x2000193c
 8000430:	40000800 	.word	0x40000800

08000434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000438:	e7fe      	b.n	8000438 <NMI_Handler+0x4>

0800043a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800043a:	b480      	push	{r7}
 800043c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800043e:	e7fe      	b.n	800043e <HardFault_Handler+0x4>

08000440 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000444:	e7fe      	b.n	8000444 <MemManage_Handler+0x4>

08000446 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000446:	b480      	push	{r7}
 8000448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800044a:	e7fe      	b.n	800044a <BusFault_Handler+0x4>

0800044c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000450:	e7fe      	b.n	8000450 <UsageFault_Handler+0x4>

08000452 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000452:	b480      	push	{r7}
 8000454:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000456:	bf00      	nop
 8000458:	46bd      	mov	sp, r7
 800045a:	bc80      	pop	{r7}
 800045c:	4770      	bx	lr
	...

08000460 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000464:	4802      	ldr	r0, [pc, #8]	; (8000470 <TIM4_IRQHandler+0x10>)
 8000466:	f000 ffbf 	bl	80013e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800046a:	bf00      	nop
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	2000193c 	.word	0x2000193c

08000474 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000478:	bf00      	nop
 800047a:	46bd      	mov	sp, r7
 800047c:	bc80      	pop	{r7}
 800047e:	4770      	bx	lr

08000480 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000480:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000482:	e003      	b.n	800048c <LoopCopyDataInit>

08000484 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000484:	4b0b      	ldr	r3, [pc, #44]	; (80004b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000486:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000488:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800048a:	3104      	adds	r1, #4

0800048c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800048c:	480a      	ldr	r0, [pc, #40]	; (80004b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800048e:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000490:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000492:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000494:	d3f6      	bcc.n	8000484 <CopyDataInit>
  ldr r2, =_sbss
 8000496:	4a0a      	ldr	r2, [pc, #40]	; (80004c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000498:	e002      	b.n	80004a0 <LoopFillZerobss>

0800049a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800049a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800049c:	f842 3b04 	str.w	r3, [r2], #4

080004a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80004a0:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80004a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80004a4:	d3f9      	bcc.n	800049a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80004a6:	f7ff ffe5 	bl	8000474 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004aa:	f003 fe17 	bl	80040dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004ae:	f7ff fe4f 	bl	8000150 <main>
  bx lr
 80004b2:	4770      	bx	lr
  ldr r3, =_sidata
 80004b4:	08004210 	.word	0x08004210
  ldr r0, =_sdata
 80004b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80004bc:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 80004c0:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 80004c4:	200019c8 	.word	0x200019c8

080004c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004c8:	e7fe      	b.n	80004c8 <ADC1_2_IRQHandler>
	...

080004cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004d0:	4b08      	ldr	r3, [pc, #32]	; (80004f4 <HAL_Init+0x28>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a07      	ldr	r2, [pc, #28]	; (80004f4 <HAL_Init+0x28>)
 80004d6:	f043 0310 	orr.w	r3, r3, #16
 80004da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004dc:	2003      	movs	r0, #3
 80004de:	f000 f8d1 	bl	8000684 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004e2:	2000      	movs	r0, #0
 80004e4:	f7ff ff50 	bl	8000388 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004e8:	f7ff ff16 	bl	8000318 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004ec:	2300      	movs	r3, #0
}
 80004ee:	4618      	mov	r0, r3
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	40022000 	.word	0x40022000

080004f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004fc:	4b05      	ldr	r3, [pc, #20]	; (8000514 <HAL_IncTick+0x1c>)
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	461a      	mov	r2, r3
 8000502:	4b05      	ldr	r3, [pc, #20]	; (8000518 <HAL_IncTick+0x20>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4413      	add	r3, r2
 8000508:	4a03      	ldr	r2, [pc, #12]	; (8000518 <HAL_IncTick+0x20>)
 800050a:	6013      	str	r3, [r2, #0]
}
 800050c:	bf00      	nop
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr
 8000514:	20000008 	.word	0x20000008
 8000518:	20001984 	.word	0x20001984

0800051c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
  return uwTick;
 8000520:	4b02      	ldr	r3, [pc, #8]	; (800052c <HAL_GetTick+0x10>)
 8000522:	681b      	ldr	r3, [r3, #0]
}
 8000524:	4618      	mov	r0, r3
 8000526:	46bd      	mov	sp, r7
 8000528:	bc80      	pop	{r7}
 800052a:	4770      	bx	lr
 800052c:	20001984 	.word	0x20001984

08000530 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000530:	b480      	push	{r7}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	f003 0307 	and.w	r3, r3, #7
 800053e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000540:	4b0c      	ldr	r3, [pc, #48]	; (8000574 <__NVIC_SetPriorityGrouping+0x44>)
 8000542:	68db      	ldr	r3, [r3, #12]
 8000544:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000546:	68ba      	ldr	r2, [r7, #8]
 8000548:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800054c:	4013      	ands	r3, r2
 800054e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000554:	68bb      	ldr	r3, [r7, #8]
 8000556:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000558:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800055c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000560:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000562:	4a04      	ldr	r2, [pc, #16]	; (8000574 <__NVIC_SetPriorityGrouping+0x44>)
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	60d3      	str	r3, [r2, #12]
}
 8000568:	bf00      	nop
 800056a:	3714      	adds	r7, #20
 800056c:	46bd      	mov	sp, r7
 800056e:	bc80      	pop	{r7}
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	e000ed00 	.word	0xe000ed00

08000578 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800057c:	4b04      	ldr	r3, [pc, #16]	; (8000590 <__NVIC_GetPriorityGrouping+0x18>)
 800057e:	68db      	ldr	r3, [r3, #12]
 8000580:	0a1b      	lsrs	r3, r3, #8
 8000582:	f003 0307 	and.w	r3, r3, #7
}
 8000586:	4618      	mov	r0, r3
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	e000ed00 	.word	0xe000ed00

08000594 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	4603      	mov	r3, r0
 800059c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800059e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	db0b      	blt.n	80005be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	f003 021f 	and.w	r2, r3, #31
 80005ac:	4906      	ldr	r1, [pc, #24]	; (80005c8 <__NVIC_EnableIRQ+0x34>)
 80005ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b2:	095b      	lsrs	r3, r3, #5
 80005b4:	2001      	movs	r0, #1
 80005b6:	fa00 f202 	lsl.w	r2, r0, r2
 80005ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005be:	bf00      	nop
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bc80      	pop	{r7}
 80005c6:	4770      	bx	lr
 80005c8:	e000e100 	.word	0xe000e100

080005cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	6039      	str	r1, [r7, #0]
 80005d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	db0a      	blt.n	80005f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e0:	683b      	ldr	r3, [r7, #0]
 80005e2:	b2da      	uxtb	r2, r3
 80005e4:	490c      	ldr	r1, [pc, #48]	; (8000618 <__NVIC_SetPriority+0x4c>)
 80005e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ea:	0112      	lsls	r2, r2, #4
 80005ec:	b2d2      	uxtb	r2, r2
 80005ee:	440b      	add	r3, r1
 80005f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005f4:	e00a      	b.n	800060c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	b2da      	uxtb	r2, r3
 80005fa:	4908      	ldr	r1, [pc, #32]	; (800061c <__NVIC_SetPriority+0x50>)
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	f003 030f 	and.w	r3, r3, #15
 8000602:	3b04      	subs	r3, #4
 8000604:	0112      	lsls	r2, r2, #4
 8000606:	b2d2      	uxtb	r2, r2
 8000608:	440b      	add	r3, r1
 800060a:	761a      	strb	r2, [r3, #24]
}
 800060c:	bf00      	nop
 800060e:	370c      	adds	r7, #12
 8000610:	46bd      	mov	sp, r7
 8000612:	bc80      	pop	{r7}
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	e000e100 	.word	0xe000e100
 800061c:	e000ed00 	.word	0xe000ed00

08000620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000620:	b480      	push	{r7}
 8000622:	b089      	sub	sp, #36	; 0x24
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	f003 0307 	and.w	r3, r3, #7
 8000632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000634:	69fb      	ldr	r3, [r7, #28]
 8000636:	f1c3 0307 	rsb	r3, r3, #7
 800063a:	2b04      	cmp	r3, #4
 800063c:	bf28      	it	cs
 800063e:	2304      	movcs	r3, #4
 8000640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000642:	69fb      	ldr	r3, [r7, #28]
 8000644:	3304      	adds	r3, #4
 8000646:	2b06      	cmp	r3, #6
 8000648:	d902      	bls.n	8000650 <NVIC_EncodePriority+0x30>
 800064a:	69fb      	ldr	r3, [r7, #28]
 800064c:	3b03      	subs	r3, #3
 800064e:	e000      	b.n	8000652 <NVIC_EncodePriority+0x32>
 8000650:	2300      	movs	r3, #0
 8000652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000654:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000658:	69bb      	ldr	r3, [r7, #24]
 800065a:	fa02 f303 	lsl.w	r3, r2, r3
 800065e:	43da      	mvns	r2, r3
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	401a      	ands	r2, r3
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000668:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	fa01 f303 	lsl.w	r3, r1, r3
 8000672:	43d9      	mvns	r1, r3
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000678:	4313      	orrs	r3, r2
         );
}
 800067a:	4618      	mov	r0, r3
 800067c:	3724      	adds	r7, #36	; 0x24
 800067e:	46bd      	mov	sp, r7
 8000680:	bc80      	pop	{r7}
 8000682:	4770      	bx	lr

08000684 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800068c:	6878      	ldr	r0, [r7, #4]
 800068e:	f7ff ff4f 	bl	8000530 <__NVIC_SetPriorityGrouping>
}
 8000692:	bf00      	nop
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}

0800069a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800069a:	b580      	push	{r7, lr}
 800069c:	b086      	sub	sp, #24
 800069e:	af00      	add	r7, sp, #0
 80006a0:	4603      	mov	r3, r0
 80006a2:	60b9      	str	r1, [r7, #8]
 80006a4:	607a      	str	r2, [r7, #4]
 80006a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006ac:	f7ff ff64 	bl	8000578 <__NVIC_GetPriorityGrouping>
 80006b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006b2:	687a      	ldr	r2, [r7, #4]
 80006b4:	68b9      	ldr	r1, [r7, #8]
 80006b6:	6978      	ldr	r0, [r7, #20]
 80006b8:	f7ff ffb2 	bl	8000620 <NVIC_EncodePriority>
 80006bc:	4602      	mov	r2, r0
 80006be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006c2:	4611      	mov	r1, r2
 80006c4:	4618      	mov	r0, r3
 80006c6:	f7ff ff81 	bl	80005cc <__NVIC_SetPriority>
}
 80006ca:	bf00      	nop
 80006cc:	3718      	adds	r7, #24
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b082      	sub	sp, #8
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	4603      	mov	r3, r0
 80006da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80006dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff ff57 	bl	8000594 <__NVIC_EnableIRQ>
}
 80006e6:	bf00      	nop
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
	...

080006f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b08b      	sub	sp, #44	; 0x2c
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80006fa:	2300      	movs	r3, #0
 80006fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80006fe:	2300      	movs	r3, #0
 8000700:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000702:	e169      	b.n	80009d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000704:	2201      	movs	r2, #1
 8000706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000708:	fa02 f303 	lsl.w	r3, r2, r3
 800070c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	69fa      	ldr	r2, [r7, #28]
 8000714:	4013      	ands	r3, r2
 8000716:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000718:	69ba      	ldr	r2, [r7, #24]
 800071a:	69fb      	ldr	r3, [r7, #28]
 800071c:	429a      	cmp	r2, r3
 800071e:	f040 8158 	bne.w	80009d2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	685b      	ldr	r3, [r3, #4]
 8000726:	4a9a      	ldr	r2, [pc, #616]	; (8000990 <HAL_GPIO_Init+0x2a0>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d05e      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
 800072c:	4a98      	ldr	r2, [pc, #608]	; (8000990 <HAL_GPIO_Init+0x2a0>)
 800072e:	4293      	cmp	r3, r2
 8000730:	d875      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 8000732:	4a98      	ldr	r2, [pc, #608]	; (8000994 <HAL_GPIO_Init+0x2a4>)
 8000734:	4293      	cmp	r3, r2
 8000736:	d058      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
 8000738:	4a96      	ldr	r2, [pc, #600]	; (8000994 <HAL_GPIO_Init+0x2a4>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d86f      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 800073e:	4a96      	ldr	r2, [pc, #600]	; (8000998 <HAL_GPIO_Init+0x2a8>)
 8000740:	4293      	cmp	r3, r2
 8000742:	d052      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
 8000744:	4a94      	ldr	r2, [pc, #592]	; (8000998 <HAL_GPIO_Init+0x2a8>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d869      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 800074a:	4a94      	ldr	r2, [pc, #592]	; (800099c <HAL_GPIO_Init+0x2ac>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d04c      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
 8000750:	4a92      	ldr	r2, [pc, #584]	; (800099c <HAL_GPIO_Init+0x2ac>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d863      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 8000756:	4a92      	ldr	r2, [pc, #584]	; (80009a0 <HAL_GPIO_Init+0x2b0>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d046      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
 800075c:	4a90      	ldr	r2, [pc, #576]	; (80009a0 <HAL_GPIO_Init+0x2b0>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d85d      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 8000762:	2b12      	cmp	r3, #18
 8000764:	d82a      	bhi.n	80007bc <HAL_GPIO_Init+0xcc>
 8000766:	2b12      	cmp	r3, #18
 8000768:	d859      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 800076a:	a201      	add	r2, pc, #4	; (adr r2, 8000770 <HAL_GPIO_Init+0x80>)
 800076c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000770:	080007eb 	.word	0x080007eb
 8000774:	080007c5 	.word	0x080007c5
 8000778:	080007d7 	.word	0x080007d7
 800077c:	08000819 	.word	0x08000819
 8000780:	0800081f 	.word	0x0800081f
 8000784:	0800081f 	.word	0x0800081f
 8000788:	0800081f 	.word	0x0800081f
 800078c:	0800081f 	.word	0x0800081f
 8000790:	0800081f 	.word	0x0800081f
 8000794:	0800081f 	.word	0x0800081f
 8000798:	0800081f 	.word	0x0800081f
 800079c:	0800081f 	.word	0x0800081f
 80007a0:	0800081f 	.word	0x0800081f
 80007a4:	0800081f 	.word	0x0800081f
 80007a8:	0800081f 	.word	0x0800081f
 80007ac:	0800081f 	.word	0x0800081f
 80007b0:	0800081f 	.word	0x0800081f
 80007b4:	080007cd 	.word	0x080007cd
 80007b8:	080007e1 	.word	0x080007e1
 80007bc:	4a79      	ldr	r2, [pc, #484]	; (80009a4 <HAL_GPIO_Init+0x2b4>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d013      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007c2:	e02c      	b.n	800081e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	68db      	ldr	r3, [r3, #12]
 80007c8:	623b      	str	r3, [r7, #32]
          break;
 80007ca:	e029      	b.n	8000820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	68db      	ldr	r3, [r3, #12]
 80007d0:	3304      	adds	r3, #4
 80007d2:	623b      	str	r3, [r7, #32]
          break;
 80007d4:	e024      	b.n	8000820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	68db      	ldr	r3, [r3, #12]
 80007da:	3308      	adds	r3, #8
 80007dc:	623b      	str	r3, [r7, #32]
          break;
 80007de:	e01f      	b.n	8000820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	330c      	adds	r3, #12
 80007e6:	623b      	str	r3, [r7, #32]
          break;
 80007e8:	e01a      	b.n	8000820 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	689b      	ldr	r3, [r3, #8]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d102      	bne.n	80007f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80007f2:	2304      	movs	r3, #4
 80007f4:	623b      	str	r3, [r7, #32]
          break;
 80007f6:	e013      	b.n	8000820 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	689b      	ldr	r3, [r3, #8]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d105      	bne.n	800080c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000800:	2308      	movs	r3, #8
 8000802:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	69fa      	ldr	r2, [r7, #28]
 8000808:	611a      	str	r2, [r3, #16]
          break;
 800080a:	e009      	b.n	8000820 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800080c:	2308      	movs	r3, #8
 800080e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	69fa      	ldr	r2, [r7, #28]
 8000814:	615a      	str	r2, [r3, #20]
          break;
 8000816:	e003      	b.n	8000820 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000818:	2300      	movs	r3, #0
 800081a:	623b      	str	r3, [r7, #32]
          break;
 800081c:	e000      	b.n	8000820 <HAL_GPIO_Init+0x130>
          break;
 800081e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000820:	69bb      	ldr	r3, [r7, #24]
 8000822:	2bff      	cmp	r3, #255	; 0xff
 8000824:	d801      	bhi.n	800082a <HAL_GPIO_Init+0x13a>
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	e001      	b.n	800082e <HAL_GPIO_Init+0x13e>
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	3304      	adds	r3, #4
 800082e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000830:	69bb      	ldr	r3, [r7, #24]
 8000832:	2bff      	cmp	r3, #255	; 0xff
 8000834:	d802      	bhi.n	800083c <HAL_GPIO_Init+0x14c>
 8000836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	e002      	b.n	8000842 <HAL_GPIO_Init+0x152>
 800083c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800083e:	3b08      	subs	r3, #8
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	210f      	movs	r1, #15
 800084a:	693b      	ldr	r3, [r7, #16]
 800084c:	fa01 f303 	lsl.w	r3, r1, r3
 8000850:	43db      	mvns	r3, r3
 8000852:	401a      	ands	r2, r3
 8000854:	6a39      	ldr	r1, [r7, #32]
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	fa01 f303 	lsl.w	r3, r1, r3
 800085c:	431a      	orrs	r2, r3
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800086a:	2b00      	cmp	r3, #0
 800086c:	f000 80b1 	beq.w	80009d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000870:	4b4d      	ldr	r3, [pc, #308]	; (80009a8 <HAL_GPIO_Init+0x2b8>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	4a4c      	ldr	r2, [pc, #304]	; (80009a8 <HAL_GPIO_Init+0x2b8>)
 8000876:	f043 0301 	orr.w	r3, r3, #1
 800087a:	6193      	str	r3, [r2, #24]
 800087c:	4b4a      	ldr	r3, [pc, #296]	; (80009a8 <HAL_GPIO_Init+0x2b8>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	f003 0301 	and.w	r3, r3, #1
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000888:	4a48      	ldr	r2, [pc, #288]	; (80009ac <HAL_GPIO_Init+0x2bc>)
 800088a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800088c:	089b      	lsrs	r3, r3, #2
 800088e:	3302      	adds	r3, #2
 8000890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000894:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000898:	f003 0303 	and.w	r3, r3, #3
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	220f      	movs	r2, #15
 80008a0:	fa02 f303 	lsl.w	r3, r2, r3
 80008a4:	43db      	mvns	r3, r3
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	4013      	ands	r3, r2
 80008aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	4a40      	ldr	r2, [pc, #256]	; (80009b0 <HAL_GPIO_Init+0x2c0>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d013      	beq.n	80008dc <HAL_GPIO_Init+0x1ec>
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	4a3f      	ldr	r2, [pc, #252]	; (80009b4 <HAL_GPIO_Init+0x2c4>)
 80008b8:	4293      	cmp	r3, r2
 80008ba:	d00d      	beq.n	80008d8 <HAL_GPIO_Init+0x1e8>
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	4a3e      	ldr	r2, [pc, #248]	; (80009b8 <HAL_GPIO_Init+0x2c8>)
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d007      	beq.n	80008d4 <HAL_GPIO_Init+0x1e4>
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	4a3d      	ldr	r2, [pc, #244]	; (80009bc <HAL_GPIO_Init+0x2cc>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d101      	bne.n	80008d0 <HAL_GPIO_Init+0x1e0>
 80008cc:	2303      	movs	r3, #3
 80008ce:	e006      	b.n	80008de <HAL_GPIO_Init+0x1ee>
 80008d0:	2304      	movs	r3, #4
 80008d2:	e004      	b.n	80008de <HAL_GPIO_Init+0x1ee>
 80008d4:	2302      	movs	r3, #2
 80008d6:	e002      	b.n	80008de <HAL_GPIO_Init+0x1ee>
 80008d8:	2301      	movs	r3, #1
 80008da:	e000      	b.n	80008de <HAL_GPIO_Init+0x1ee>
 80008dc:	2300      	movs	r3, #0
 80008de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008e0:	f002 0203 	and.w	r2, r2, #3
 80008e4:	0092      	lsls	r2, r2, #2
 80008e6:	4093      	lsls	r3, r2
 80008e8:	68fa      	ldr	r2, [r7, #12]
 80008ea:	4313      	orrs	r3, r2
 80008ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80008ee:	492f      	ldr	r1, [pc, #188]	; (80009ac <HAL_GPIO_Init+0x2bc>)
 80008f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008f2:	089b      	lsrs	r3, r3, #2
 80008f4:	3302      	adds	r3, #2
 80008f6:	68fa      	ldr	r2, [r7, #12]
 80008f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000904:	2b00      	cmp	r3, #0
 8000906:	d006      	beq.n	8000916 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000908:	4b2d      	ldr	r3, [pc, #180]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	492c      	ldr	r1, [pc, #176]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 800090e:	69bb      	ldr	r3, [r7, #24]
 8000910:	4313      	orrs	r3, r2
 8000912:	600b      	str	r3, [r1, #0]
 8000914:	e006      	b.n	8000924 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000916:	4b2a      	ldr	r3, [pc, #168]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	69bb      	ldr	r3, [r7, #24]
 800091c:	43db      	mvns	r3, r3
 800091e:	4928      	ldr	r1, [pc, #160]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000920:	4013      	ands	r3, r2
 8000922:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800092c:	2b00      	cmp	r3, #0
 800092e:	d006      	beq.n	800093e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000930:	4b23      	ldr	r3, [pc, #140]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000932:	685a      	ldr	r2, [r3, #4]
 8000934:	4922      	ldr	r1, [pc, #136]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000936:	69bb      	ldr	r3, [r7, #24]
 8000938:	4313      	orrs	r3, r2
 800093a:	604b      	str	r3, [r1, #4]
 800093c:	e006      	b.n	800094c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800093e:	4b20      	ldr	r3, [pc, #128]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000940:	685a      	ldr	r2, [r3, #4]
 8000942:	69bb      	ldr	r3, [r7, #24]
 8000944:	43db      	mvns	r3, r3
 8000946:	491e      	ldr	r1, [pc, #120]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000948:	4013      	ands	r3, r2
 800094a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000954:	2b00      	cmp	r3, #0
 8000956:	d006      	beq.n	8000966 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000958:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 800095a:	689a      	ldr	r2, [r3, #8]
 800095c:	4918      	ldr	r1, [pc, #96]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 800095e:	69bb      	ldr	r3, [r7, #24]
 8000960:	4313      	orrs	r3, r2
 8000962:	608b      	str	r3, [r1, #8]
 8000964:	e006      	b.n	8000974 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000966:	4b16      	ldr	r3, [pc, #88]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000968:	689a      	ldr	r2, [r3, #8]
 800096a:	69bb      	ldr	r3, [r7, #24]
 800096c:	43db      	mvns	r3, r3
 800096e:	4914      	ldr	r1, [pc, #80]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000970:	4013      	ands	r3, r2
 8000972:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800097c:	2b00      	cmp	r3, #0
 800097e:	d021      	beq.n	80009c4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000980:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000982:	68da      	ldr	r2, [r3, #12]
 8000984:	490e      	ldr	r1, [pc, #56]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000986:	69bb      	ldr	r3, [r7, #24]
 8000988:	4313      	orrs	r3, r2
 800098a:	60cb      	str	r3, [r1, #12]
 800098c:	e021      	b.n	80009d2 <HAL_GPIO_Init+0x2e2>
 800098e:	bf00      	nop
 8000990:	10320000 	.word	0x10320000
 8000994:	10310000 	.word	0x10310000
 8000998:	10220000 	.word	0x10220000
 800099c:	10210000 	.word	0x10210000
 80009a0:	10120000 	.word	0x10120000
 80009a4:	10110000 	.word	0x10110000
 80009a8:	40021000 	.word	0x40021000
 80009ac:	40010000 	.word	0x40010000
 80009b0:	40010800 	.word	0x40010800
 80009b4:	40010c00 	.word	0x40010c00
 80009b8:	40011000 	.word	0x40011000
 80009bc:	40011400 	.word	0x40011400
 80009c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80009c4:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <HAL_GPIO_Init+0x304>)
 80009c6:	68da      	ldr	r2, [r3, #12]
 80009c8:	69bb      	ldr	r3, [r7, #24]
 80009ca:	43db      	mvns	r3, r3
 80009cc:	4909      	ldr	r1, [pc, #36]	; (80009f4 <HAL_GPIO_Init+0x304>)
 80009ce:	4013      	ands	r3, r2
 80009d0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80009d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d4:	3301      	adds	r3, #1
 80009d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009de:	fa22 f303 	lsr.w	r3, r2, r3
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	f47f ae8e 	bne.w	8000704 <HAL_GPIO_Init+0x14>
  }
}
 80009e8:	bf00      	nop
 80009ea:	bf00      	nop
 80009ec:	372c      	adds	r7, #44	; 0x2c
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bc80      	pop	{r7}
 80009f2:	4770      	bx	lr
 80009f4:	40010400 	.word	0x40010400

080009f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	460b      	mov	r3, r1
 8000a02:	807b      	strh	r3, [r7, #2]
 8000a04:	4613      	mov	r3, r2
 8000a06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a08:	787b      	ldrb	r3, [r7, #1]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d003      	beq.n	8000a16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a0e:	887a      	ldrh	r2, [r7, #2]
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a14:	e003      	b.n	8000a1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a16:	887b      	ldrh	r3, [r7, #2]
 8000a18:	041a      	lsls	r2, r3, #16
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	611a      	str	r2, [r3, #16]
}
 8000a1e:	bf00      	nop
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr

08000a28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b086      	sub	sp, #24
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d101      	bne.n	8000a3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
 8000a38:	e26c      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f003 0301 	and.w	r3, r3, #1
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	f000 8087 	beq.w	8000b56 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a48:	4b92      	ldr	r3, [pc, #584]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f003 030c 	and.w	r3, r3, #12
 8000a50:	2b04      	cmp	r3, #4
 8000a52:	d00c      	beq.n	8000a6e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a54:	4b8f      	ldr	r3, [pc, #572]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	f003 030c 	and.w	r3, r3, #12
 8000a5c:	2b08      	cmp	r3, #8
 8000a5e:	d112      	bne.n	8000a86 <HAL_RCC_OscConfig+0x5e>
 8000a60:	4b8c      	ldr	r3, [pc, #560]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a6c:	d10b      	bne.n	8000a86 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a6e:	4b89      	ldr	r3, [pc, #548]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d06c      	beq.n	8000b54 <HAL_RCC_OscConfig+0x12c>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d168      	bne.n	8000b54 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
 8000a84:	e246      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a8e:	d106      	bne.n	8000a9e <HAL_RCC_OscConfig+0x76>
 8000a90:	4b80      	ldr	r3, [pc, #512]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a7f      	ldr	r2, [pc, #508]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a9a:	6013      	str	r3, [r2, #0]
 8000a9c:	e02e      	b.n	8000afc <HAL_RCC_OscConfig+0xd4>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d10c      	bne.n	8000ac0 <HAL_RCC_OscConfig+0x98>
 8000aa6:	4b7b      	ldr	r3, [pc, #492]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a7a      	ldr	r2, [pc, #488]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000aac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ab0:	6013      	str	r3, [r2, #0]
 8000ab2:	4b78      	ldr	r3, [pc, #480]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4a77      	ldr	r2, [pc, #476]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ab8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000abc:	6013      	str	r3, [r2, #0]
 8000abe:	e01d      	b.n	8000afc <HAL_RCC_OscConfig+0xd4>
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ac8:	d10c      	bne.n	8000ae4 <HAL_RCC_OscConfig+0xbc>
 8000aca:	4b72      	ldr	r3, [pc, #456]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4a71      	ldr	r2, [pc, #452]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ad0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ad4:	6013      	str	r3, [r2, #0]
 8000ad6:	4b6f      	ldr	r3, [pc, #444]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a6e      	ldr	r2, [pc, #440]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000adc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ae0:	6013      	str	r3, [r2, #0]
 8000ae2:	e00b      	b.n	8000afc <HAL_RCC_OscConfig+0xd4>
 8000ae4:	4b6b      	ldr	r3, [pc, #428]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a6a      	ldr	r2, [pc, #424]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000aea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000aee:	6013      	str	r3, [r2, #0]
 8000af0:	4b68      	ldr	r3, [pc, #416]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a67      	ldr	r2, [pc, #412]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000af6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000afa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d013      	beq.n	8000b2c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b04:	f7ff fd0a 	bl	800051c <HAL_GetTick>
 8000b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b0a:	e008      	b.n	8000b1e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b0c:	f7ff fd06 	bl	800051c <HAL_GetTick>
 8000b10:	4602      	mov	r2, r0
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	2b64      	cmp	r3, #100	; 0x64
 8000b18:	d901      	bls.n	8000b1e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	e1fa      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b1e:	4b5d      	ldr	r3, [pc, #372]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d0f0      	beq.n	8000b0c <HAL_RCC_OscConfig+0xe4>
 8000b2a:	e014      	b.n	8000b56 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b2c:	f7ff fcf6 	bl	800051c <HAL_GetTick>
 8000b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b32:	e008      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b34:	f7ff fcf2 	bl	800051c <HAL_GetTick>
 8000b38:	4602      	mov	r2, r0
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	1ad3      	subs	r3, r2, r3
 8000b3e:	2b64      	cmp	r3, #100	; 0x64
 8000b40:	d901      	bls.n	8000b46 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b42:	2303      	movs	r3, #3
 8000b44:	e1e6      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b46:	4b53      	ldr	r3, [pc, #332]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d1f0      	bne.n	8000b34 <HAL_RCC_OscConfig+0x10c>
 8000b52:	e000      	b.n	8000b56 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f003 0302 	and.w	r3, r3, #2
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d063      	beq.n	8000c2a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b62:	4b4c      	ldr	r3, [pc, #304]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	f003 030c 	and.w	r3, r3, #12
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d00b      	beq.n	8000b86 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b6e:	4b49      	ldr	r3, [pc, #292]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	f003 030c 	and.w	r3, r3, #12
 8000b76:	2b08      	cmp	r3, #8
 8000b78:	d11c      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x18c>
 8000b7a:	4b46      	ldr	r3, [pc, #280]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d116      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b86:	4b43      	ldr	r3, [pc, #268]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f003 0302 	and.w	r3, r3, #2
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d005      	beq.n	8000b9e <HAL_RCC_OscConfig+0x176>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	691b      	ldr	r3, [r3, #16]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d001      	beq.n	8000b9e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e1ba      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b9e:	4b3d      	ldr	r3, [pc, #244]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	695b      	ldr	r3, [r3, #20]
 8000baa:	00db      	lsls	r3, r3, #3
 8000bac:	4939      	ldr	r1, [pc, #228]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bb2:	e03a      	b.n	8000c2a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	691b      	ldr	r3, [r3, #16]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d020      	beq.n	8000bfe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bbc:	4b36      	ldr	r3, [pc, #216]	; (8000c98 <HAL_RCC_OscConfig+0x270>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bc2:	f7ff fcab 	bl	800051c <HAL_GetTick>
 8000bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bc8:	e008      	b.n	8000bdc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bca:	f7ff fca7 	bl	800051c <HAL_GetTick>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	1ad3      	subs	r3, r2, r3
 8000bd4:	2b02      	cmp	r3, #2
 8000bd6:	d901      	bls.n	8000bdc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000bd8:	2303      	movs	r3, #3
 8000bda:	e19b      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bdc:	4b2d      	ldr	r3, [pc, #180]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f003 0302 	and.w	r3, r3, #2
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d0f0      	beq.n	8000bca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000be8:	4b2a      	ldr	r3, [pc, #168]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	695b      	ldr	r3, [r3, #20]
 8000bf4:	00db      	lsls	r3, r3, #3
 8000bf6:	4927      	ldr	r1, [pc, #156]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	600b      	str	r3, [r1, #0]
 8000bfc:	e015      	b.n	8000c2a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bfe:	4b26      	ldr	r3, [pc, #152]	; (8000c98 <HAL_RCC_OscConfig+0x270>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c04:	f7ff fc8a 	bl	800051c <HAL_GetTick>
 8000c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c0a:	e008      	b.n	8000c1e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c0c:	f7ff fc86 	bl	800051c <HAL_GetTick>
 8000c10:	4602      	mov	r2, r0
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	2b02      	cmp	r3, #2
 8000c18:	d901      	bls.n	8000c1e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	e17a      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c1e:	4b1d      	ldr	r3, [pc, #116]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f003 0302 	and.w	r3, r3, #2
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d1f0      	bne.n	8000c0c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f003 0308 	and.w	r3, r3, #8
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d03a      	beq.n	8000cac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	699b      	ldr	r3, [r3, #24]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d019      	beq.n	8000c72 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c3e:	4b17      	ldr	r3, [pc, #92]	; (8000c9c <HAL_RCC_OscConfig+0x274>)
 8000c40:	2201      	movs	r2, #1
 8000c42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c44:	f7ff fc6a 	bl	800051c <HAL_GetTick>
 8000c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c4a:	e008      	b.n	8000c5e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c4c:	f7ff fc66 	bl	800051c <HAL_GetTick>
 8000c50:	4602      	mov	r2, r0
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	2b02      	cmp	r3, #2
 8000c58:	d901      	bls.n	8000c5e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	e15a      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c5e:	4b0d      	ldr	r3, [pc, #52]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d0f0      	beq.n	8000c4c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	f000 faf4 	bl	8001258 <RCC_Delay>
 8000c70:	e01c      	b.n	8000cac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c72:	4b0a      	ldr	r3, [pc, #40]	; (8000c9c <HAL_RCC_OscConfig+0x274>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c78:	f7ff fc50 	bl	800051c <HAL_GetTick>
 8000c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c7e:	e00f      	b.n	8000ca0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c80:	f7ff fc4c 	bl	800051c <HAL_GetTick>
 8000c84:	4602      	mov	r2, r0
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d908      	bls.n	8000ca0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	e140      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
 8000c92:	bf00      	nop
 8000c94:	40021000 	.word	0x40021000
 8000c98:	42420000 	.word	0x42420000
 8000c9c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ca0:	4b9e      	ldr	r3, [pc, #632]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca4:	f003 0302 	and.w	r3, r3, #2
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d1e9      	bne.n	8000c80 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f003 0304 	and.w	r3, r3, #4
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	f000 80a6 	beq.w	8000e06 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cbe:	4b97      	ldr	r3, [pc, #604]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000cc0:	69db      	ldr	r3, [r3, #28]
 8000cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d10d      	bne.n	8000ce6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cca:	4b94      	ldr	r3, [pc, #592]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000ccc:	69db      	ldr	r3, [r3, #28]
 8000cce:	4a93      	ldr	r2, [pc, #588]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cd4:	61d3      	str	r3, [r2, #28]
 8000cd6:	4b91      	ldr	r3, [pc, #580]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000cd8:	69db      	ldr	r3, [r3, #28]
 8000cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cde:	60bb      	str	r3, [r7, #8]
 8000ce0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ce6:	4b8e      	ldr	r3, [pc, #568]	; (8000f20 <HAL_RCC_OscConfig+0x4f8>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d118      	bne.n	8000d24 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cf2:	4b8b      	ldr	r3, [pc, #556]	; (8000f20 <HAL_RCC_OscConfig+0x4f8>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a8a      	ldr	r2, [pc, #552]	; (8000f20 <HAL_RCC_OscConfig+0x4f8>)
 8000cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cfe:	f7ff fc0d 	bl	800051c <HAL_GetTick>
 8000d02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d04:	e008      	b.n	8000d18 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d06:	f7ff fc09 	bl	800051c <HAL_GetTick>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	693b      	ldr	r3, [r7, #16]
 8000d0e:	1ad3      	subs	r3, r2, r3
 8000d10:	2b64      	cmp	r3, #100	; 0x64
 8000d12:	d901      	bls.n	8000d18 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d14:	2303      	movs	r3, #3
 8000d16:	e0fd      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d18:	4b81      	ldr	r3, [pc, #516]	; (8000f20 <HAL_RCC_OscConfig+0x4f8>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d0f0      	beq.n	8000d06 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d106      	bne.n	8000d3a <HAL_RCC_OscConfig+0x312>
 8000d2c:	4b7b      	ldr	r3, [pc, #492]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d2e:	6a1b      	ldr	r3, [r3, #32]
 8000d30:	4a7a      	ldr	r2, [pc, #488]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d32:	f043 0301 	orr.w	r3, r3, #1
 8000d36:	6213      	str	r3, [r2, #32]
 8000d38:	e02d      	b.n	8000d96 <HAL_RCC_OscConfig+0x36e>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	68db      	ldr	r3, [r3, #12]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d10c      	bne.n	8000d5c <HAL_RCC_OscConfig+0x334>
 8000d42:	4b76      	ldr	r3, [pc, #472]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d44:	6a1b      	ldr	r3, [r3, #32]
 8000d46:	4a75      	ldr	r2, [pc, #468]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d48:	f023 0301 	bic.w	r3, r3, #1
 8000d4c:	6213      	str	r3, [r2, #32]
 8000d4e:	4b73      	ldr	r3, [pc, #460]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d50:	6a1b      	ldr	r3, [r3, #32]
 8000d52:	4a72      	ldr	r2, [pc, #456]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d54:	f023 0304 	bic.w	r3, r3, #4
 8000d58:	6213      	str	r3, [r2, #32]
 8000d5a:	e01c      	b.n	8000d96 <HAL_RCC_OscConfig+0x36e>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	2b05      	cmp	r3, #5
 8000d62:	d10c      	bne.n	8000d7e <HAL_RCC_OscConfig+0x356>
 8000d64:	4b6d      	ldr	r3, [pc, #436]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d66:	6a1b      	ldr	r3, [r3, #32]
 8000d68:	4a6c      	ldr	r2, [pc, #432]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d6a:	f043 0304 	orr.w	r3, r3, #4
 8000d6e:	6213      	str	r3, [r2, #32]
 8000d70:	4b6a      	ldr	r3, [pc, #424]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d72:	6a1b      	ldr	r3, [r3, #32]
 8000d74:	4a69      	ldr	r2, [pc, #420]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d76:	f043 0301 	orr.w	r3, r3, #1
 8000d7a:	6213      	str	r3, [r2, #32]
 8000d7c:	e00b      	b.n	8000d96 <HAL_RCC_OscConfig+0x36e>
 8000d7e:	4b67      	ldr	r3, [pc, #412]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d80:	6a1b      	ldr	r3, [r3, #32]
 8000d82:	4a66      	ldr	r2, [pc, #408]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d84:	f023 0301 	bic.w	r3, r3, #1
 8000d88:	6213      	str	r3, [r2, #32]
 8000d8a:	4b64      	ldr	r3, [pc, #400]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d8c:	6a1b      	ldr	r3, [r3, #32]
 8000d8e:	4a63      	ldr	r2, [pc, #396]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d90:	f023 0304 	bic.w	r3, r3, #4
 8000d94:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	68db      	ldr	r3, [r3, #12]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d015      	beq.n	8000dca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d9e:	f7ff fbbd 	bl	800051c <HAL_GetTick>
 8000da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000da4:	e00a      	b.n	8000dbc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000da6:	f7ff fbb9 	bl	800051c <HAL_GetTick>
 8000daa:	4602      	mov	r2, r0
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d901      	bls.n	8000dbc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000db8:	2303      	movs	r3, #3
 8000dba:	e0ab      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dbc:	4b57      	ldr	r3, [pc, #348]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000dbe:	6a1b      	ldr	r3, [r3, #32]
 8000dc0:	f003 0302 	and.w	r3, r3, #2
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d0ee      	beq.n	8000da6 <HAL_RCC_OscConfig+0x37e>
 8000dc8:	e014      	b.n	8000df4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dca:	f7ff fba7 	bl	800051c <HAL_GetTick>
 8000dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dd0:	e00a      	b.n	8000de8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dd2:	f7ff fba3 	bl	800051c <HAL_GetTick>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	1ad3      	subs	r3, r2, r3
 8000ddc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d901      	bls.n	8000de8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000de4:	2303      	movs	r3, #3
 8000de6:	e095      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000de8:	4b4c      	ldr	r3, [pc, #304]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000dea:	6a1b      	ldr	r3, [r3, #32]
 8000dec:	f003 0302 	and.w	r3, r3, #2
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1ee      	bne.n	8000dd2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000df4:	7dfb      	ldrb	r3, [r7, #23]
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d105      	bne.n	8000e06 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dfa:	4b48      	ldr	r3, [pc, #288]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000dfc:	69db      	ldr	r3, [r3, #28]
 8000dfe:	4a47      	ldr	r2, [pc, #284]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e04:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	69db      	ldr	r3, [r3, #28]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	f000 8081 	beq.w	8000f12 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e10:	4b42      	ldr	r3, [pc, #264]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	f003 030c 	and.w	r3, r3, #12
 8000e18:	2b08      	cmp	r3, #8
 8000e1a:	d061      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	69db      	ldr	r3, [r3, #28]
 8000e20:	2b02      	cmp	r3, #2
 8000e22:	d146      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e24:	4b3f      	ldr	r3, [pc, #252]	; (8000f24 <HAL_RCC_OscConfig+0x4fc>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e2a:	f7ff fb77 	bl	800051c <HAL_GetTick>
 8000e2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e30:	e008      	b.n	8000e44 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e32:	f7ff fb73 	bl	800051c <HAL_GetTick>
 8000e36:	4602      	mov	r2, r0
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	1ad3      	subs	r3, r2, r3
 8000e3c:	2b02      	cmp	r3, #2
 8000e3e:	d901      	bls.n	8000e44 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e40:	2303      	movs	r3, #3
 8000e42:	e067      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e44:	4b35      	ldr	r3, [pc, #212]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d1f0      	bne.n	8000e32 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a1b      	ldr	r3, [r3, #32]
 8000e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e58:	d108      	bne.n	8000e6c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e5a:	4b30      	ldr	r3, [pc, #192]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	689b      	ldr	r3, [r3, #8]
 8000e66:	492d      	ldr	r1, [pc, #180]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e6c:	4b2b      	ldr	r3, [pc, #172]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6a19      	ldr	r1, [r3, #32]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e7c:	430b      	orrs	r3, r1
 8000e7e:	4927      	ldr	r1, [pc, #156]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e80:	4313      	orrs	r3, r2
 8000e82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e84:	4b27      	ldr	r3, [pc, #156]	; (8000f24 <HAL_RCC_OscConfig+0x4fc>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8a:	f7ff fb47 	bl	800051c <HAL_GetTick>
 8000e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e90:	e008      	b.n	8000ea4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e92:	f7ff fb43 	bl	800051c <HAL_GetTick>
 8000e96:	4602      	mov	r2, r0
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d901      	bls.n	8000ea4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	e037      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ea4:	4b1d      	ldr	r3, [pc, #116]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d0f0      	beq.n	8000e92 <HAL_RCC_OscConfig+0x46a>
 8000eb0:	e02f      	b.n	8000f12 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000eb2:	4b1c      	ldr	r3, [pc, #112]	; (8000f24 <HAL_RCC_OscConfig+0x4fc>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb8:	f7ff fb30 	bl	800051c <HAL_GetTick>
 8000ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ebe:	e008      	b.n	8000ed2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ec0:	f7ff fb2c 	bl	800051c <HAL_GetTick>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d901      	bls.n	8000ed2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	e020      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ed2:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d1f0      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x498>
 8000ede:	e018      	b.n	8000f12 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	69db      	ldr	r3, [r3, #28]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d101      	bne.n	8000eec <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e013      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000eec:	4b0b      	ldr	r3, [pc, #44]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6a1b      	ldr	r3, [r3, #32]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d106      	bne.n	8000f0e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	d001      	beq.n	8000f12 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e000      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3718      	adds	r7, #24
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	40007000 	.word	0x40007000
 8000f24:	42420060 	.word	0x42420060

08000f28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d101      	bne.n	8000f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e0d0      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f3c:	4b6a      	ldr	r3, [pc, #424]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0307 	and.w	r3, r3, #7
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d910      	bls.n	8000f6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f4a:	4b67      	ldr	r3, [pc, #412]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f023 0207 	bic.w	r2, r3, #7
 8000f52:	4965      	ldr	r1, [pc, #404]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f5a:	4b63      	ldr	r3, [pc, #396]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f003 0307 	and.w	r3, r3, #7
 8000f62:	683a      	ldr	r2, [r7, #0]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d001      	beq.n	8000f6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e0b8      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f003 0302 	and.w	r3, r3, #2
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d020      	beq.n	8000fba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 0304 	and.w	r3, r3, #4
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d005      	beq.n	8000f90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f84:	4b59      	ldr	r3, [pc, #356]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	4a58      	ldr	r2, [pc, #352]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000f8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000f8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f003 0308 	and.w	r3, r3, #8
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d005      	beq.n	8000fa8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f9c:	4b53      	ldr	r3, [pc, #332]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	4a52      	ldr	r2, [pc, #328]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fa2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000fa6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fa8:	4b50      	ldr	r3, [pc, #320]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	494d      	ldr	r1, [pc, #308]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d040      	beq.n	8001048 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d107      	bne.n	8000fde <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fce:	4b47      	ldr	r3, [pc, #284]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d115      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e07f      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d107      	bne.n	8000ff6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe6:	4b41      	ldr	r3, [pc, #260]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d109      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e073      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ff6:	4b3d      	ldr	r3, [pc, #244]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d101      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e06b      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001006:	4b39      	ldr	r3, [pc, #228]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f023 0203 	bic.w	r2, r3, #3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	4936      	ldr	r1, [pc, #216]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001014:	4313      	orrs	r3, r2
 8001016:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001018:	f7ff fa80 	bl	800051c <HAL_GetTick>
 800101c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800101e:	e00a      	b.n	8001036 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001020:	f7ff fa7c 	bl	800051c <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	f241 3288 	movw	r2, #5000	; 0x1388
 800102e:	4293      	cmp	r3, r2
 8001030:	d901      	bls.n	8001036 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001032:	2303      	movs	r3, #3
 8001034:	e053      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001036:	4b2d      	ldr	r3, [pc, #180]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 020c 	and.w	r2, r3, #12
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	429a      	cmp	r2, r3
 8001046:	d1eb      	bne.n	8001020 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001048:	4b27      	ldr	r3, [pc, #156]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f003 0307 	and.w	r3, r3, #7
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	429a      	cmp	r2, r3
 8001054:	d210      	bcs.n	8001078 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001056:	4b24      	ldr	r3, [pc, #144]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f023 0207 	bic.w	r2, r3, #7
 800105e:	4922      	ldr	r1, [pc, #136]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	4313      	orrs	r3, r2
 8001064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001066:	4b20      	ldr	r3, [pc, #128]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	429a      	cmp	r2, r3
 8001072:	d001      	beq.n	8001078 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e032      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0304 	and.w	r3, r3, #4
 8001080:	2b00      	cmp	r3, #0
 8001082:	d008      	beq.n	8001096 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001084:	4b19      	ldr	r3, [pc, #100]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	4916      	ldr	r1, [pc, #88]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001092:	4313      	orrs	r3, r2
 8001094:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0308 	and.w	r3, r3, #8
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d009      	beq.n	80010b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010a2:	4b12      	ldr	r3, [pc, #72]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	691b      	ldr	r3, [r3, #16]
 80010ae:	00db      	lsls	r3, r3, #3
 80010b0:	490e      	ldr	r1, [pc, #56]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 80010b2:	4313      	orrs	r3, r2
 80010b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010b6:	f000 f821 	bl	80010fc <HAL_RCC_GetSysClockFreq>
 80010ba:	4602      	mov	r2, r0
 80010bc:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	091b      	lsrs	r3, r3, #4
 80010c2:	f003 030f 	and.w	r3, r3, #15
 80010c6:	490a      	ldr	r1, [pc, #40]	; (80010f0 <HAL_RCC_ClockConfig+0x1c8>)
 80010c8:	5ccb      	ldrb	r3, [r1, r3]
 80010ca:	fa22 f303 	lsr.w	r3, r2, r3
 80010ce:	4a09      	ldr	r2, [pc, #36]	; (80010f4 <HAL_RCC_ClockConfig+0x1cc>)
 80010d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80010d2:	4b09      	ldr	r3, [pc, #36]	; (80010f8 <HAL_RCC_ClockConfig+0x1d0>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff f956 	bl	8000388 <HAL_InitTick>

  return HAL_OK;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40022000 	.word	0x40022000
 80010ec:	40021000 	.word	0x40021000
 80010f0:	080041f0 	.word	0x080041f0
 80010f4:	20000000 	.word	0x20000000
 80010f8:	20000004 	.word	0x20000004

080010fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010fc:	b490      	push	{r4, r7}
 80010fe:	b08a      	sub	sp, #40	; 0x28
 8001100:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001102:	4b2a      	ldr	r3, [pc, #168]	; (80011ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8001104:	1d3c      	adds	r4, r7, #4
 8001106:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001108:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800110c:	f240 2301 	movw	r3, #513	; 0x201
 8001110:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001112:	2300      	movs	r3, #0
 8001114:	61fb      	str	r3, [r7, #28]
 8001116:	2300      	movs	r3, #0
 8001118:	61bb      	str	r3, [r7, #24]
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	; 0x24
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001122:	2300      	movs	r3, #0
 8001124:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001126:	4b22      	ldr	r3, [pc, #136]	; (80011b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	f003 030c 	and.w	r3, r3, #12
 8001132:	2b04      	cmp	r3, #4
 8001134:	d002      	beq.n	800113c <HAL_RCC_GetSysClockFreq+0x40>
 8001136:	2b08      	cmp	r3, #8
 8001138:	d003      	beq.n	8001142 <HAL_RCC_GetSysClockFreq+0x46>
 800113a:	e02d      	b.n	8001198 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800113c:	4b1d      	ldr	r3, [pc, #116]	; (80011b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800113e:	623b      	str	r3, [r7, #32]
      break;
 8001140:	e02d      	b.n	800119e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	0c9b      	lsrs	r3, r3, #18
 8001146:	f003 030f 	and.w	r3, r3, #15
 800114a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800114e:	4413      	add	r3, r2
 8001150:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001154:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800115c:	2b00      	cmp	r3, #0
 800115e:	d013      	beq.n	8001188 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001160:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	0c5b      	lsrs	r3, r3, #17
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800116e:	4413      	add	r3, r2
 8001170:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001174:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	4a0e      	ldr	r2, [pc, #56]	; (80011b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800117a:	fb02 f203 	mul.w	r2, r2, r3
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	fbb2 f3f3 	udiv	r3, r2, r3
 8001184:	627b      	str	r3, [r7, #36]	; 0x24
 8001186:	e004      	b.n	8001192 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	4a0b      	ldr	r2, [pc, #44]	; (80011b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800118c:	fb02 f303 	mul.w	r3, r2, r3
 8001190:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001194:	623b      	str	r3, [r7, #32]
      break;
 8001196:	e002      	b.n	800119e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001198:	4b06      	ldr	r3, [pc, #24]	; (80011b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800119a:	623b      	str	r3, [r7, #32]
      break;
 800119c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800119e:	6a3b      	ldr	r3, [r7, #32]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3728      	adds	r7, #40	; 0x28
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc90      	pop	{r4, r7}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	08004180 	.word	0x08004180
 80011b0:	40021000 	.word	0x40021000
 80011b4:	007a1200 	.word	0x007a1200
 80011b8:	003d0900 	.word	0x003d0900

080011bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80011c0:	4b02      	ldr	r3, [pc, #8]	; (80011cc <HAL_RCC_GetHCLKFreq+0x10>)
 80011c2:	681b      	ldr	r3, [r3, #0]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bc80      	pop	{r7}
 80011ca:	4770      	bx	lr
 80011cc:	20000000 	.word	0x20000000

080011d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80011d4:	f7ff fff2 	bl	80011bc <HAL_RCC_GetHCLKFreq>
 80011d8:	4602      	mov	r2, r0
 80011da:	4b05      	ldr	r3, [pc, #20]	; (80011f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	0a1b      	lsrs	r3, r3, #8
 80011e0:	f003 0307 	and.w	r3, r3, #7
 80011e4:	4903      	ldr	r1, [pc, #12]	; (80011f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80011e6:	5ccb      	ldrb	r3, [r1, r3]
 80011e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40021000 	.word	0x40021000
 80011f4:	08004200 	.word	0x08004200

080011f8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	220f      	movs	r2, #15
 8001206:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001208:	4b11      	ldr	r3, [pc, #68]	; (8001250 <HAL_RCC_GetClockConfig+0x58>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f003 0203 	and.w	r2, r3, #3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001214:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <HAL_RCC_GetClockConfig+0x58>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001220:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <HAL_RCC_GetClockConfig+0x58>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800122c:	4b08      	ldr	r3, [pc, #32]	; (8001250 <HAL_RCC_GetClockConfig+0x58>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	08db      	lsrs	r3, r3, #3
 8001232:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800123a:	4b06      	ldr	r3, [pc, #24]	; (8001254 <HAL_RCC_GetClockConfig+0x5c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 0207 	and.w	r2, r3, #7
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr
 8001250:	40021000 	.word	0x40021000
 8001254:	40022000 	.word	0x40022000

08001258 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001260:	4b0a      	ldr	r3, [pc, #40]	; (800128c <RCC_Delay+0x34>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a0a      	ldr	r2, [pc, #40]	; (8001290 <RCC_Delay+0x38>)
 8001266:	fba2 2303 	umull	r2, r3, r2, r3
 800126a:	0a5b      	lsrs	r3, r3, #9
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	fb02 f303 	mul.w	r3, r2, r3
 8001272:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001274:	bf00      	nop
  }
  while (Delay --);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	1e5a      	subs	r2, r3, #1
 800127a:	60fa      	str	r2, [r7, #12]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d1f9      	bne.n	8001274 <RCC_Delay+0x1c>
}
 8001280:	bf00      	nop
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr
 800128c:	20000000 	.word	0x20000000
 8001290:	10624dd3 	.word	0x10624dd3

08001294 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d101      	bne.n	80012a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e041      	b.n	800132a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d106      	bne.n	80012c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2200      	movs	r2, #0
 80012b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f000 f839 	bl	8001332 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2202      	movs	r2, #2
 80012c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3304      	adds	r3, #4
 80012d0:	4619      	mov	r1, r3
 80012d2:	4610      	mov	r0, r2
 80012d4:	f000 f9b4 	bl	8001640 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2201      	movs	r2, #1
 80012dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2201      	movs	r2, #1
 80012e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2201      	movs	r2, #1
 80012ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2201      	movs	r2, #1
 80012f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2201      	movs	r2, #1
 80012fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2201      	movs	r2, #1
 8001304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2201      	movs	r2, #1
 800130c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2201      	movs	r2, #1
 8001314:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2201      	movs	r2, #1
 800131c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2201      	movs	r2, #1
 8001324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001328:	2300      	movs	r3, #0
}
 800132a:	4618      	mov	r0, r3
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr

08001344 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001352:	b2db      	uxtb	r3, r3
 8001354:	2b01      	cmp	r3, #1
 8001356:	d001      	beq.n	800135c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e03a      	b.n	80013d2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2202      	movs	r2, #2
 8001360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	68da      	ldr	r2, [r3, #12]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f042 0201 	orr.w	r2, r2, #1
 8001372:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a18      	ldr	r2, [pc, #96]	; (80013dc <HAL_TIM_Base_Start_IT+0x98>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d00e      	beq.n	800139c <HAL_TIM_Base_Start_IT+0x58>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001386:	d009      	beq.n	800139c <HAL_TIM_Base_Start_IT+0x58>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a14      	ldr	r2, [pc, #80]	; (80013e0 <HAL_TIM_Base_Start_IT+0x9c>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d004      	beq.n	800139c <HAL_TIM_Base_Start_IT+0x58>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a13      	ldr	r2, [pc, #76]	; (80013e4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d111      	bne.n	80013c0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2b06      	cmp	r3, #6
 80013ac:	d010      	beq.n	80013d0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f042 0201 	orr.w	r2, r2, #1
 80013bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80013be:	e007      	b.n	80013d0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f042 0201 	orr.w	r2, r2, #1
 80013ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3714      	adds	r7, #20
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bc80      	pop	{r7}
 80013da:	4770      	bx	lr
 80013dc:	40012c00 	.word	0x40012c00
 80013e0:	40000400 	.word	0x40000400
 80013e4:	40000800 	.word	0x40000800

080013e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	691b      	ldr	r3, [r3, #16]
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d122      	bne.n	8001444 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	f003 0302 	and.w	r3, r3, #2
 8001408:	2b02      	cmp	r3, #2
 800140a:	d11b      	bne.n	8001444 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f06f 0202 	mvn.w	r2, #2
 8001414:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2201      	movs	r2, #1
 800141a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	f003 0303 	and.w	r3, r3, #3
 8001426:	2b00      	cmp	r3, #0
 8001428:	d003      	beq.n	8001432 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 f8ed 	bl	800160a <HAL_TIM_IC_CaptureCallback>
 8001430:	e005      	b.n	800143e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f000 f8e0 	bl	80015f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f000 f8ef 	bl	800161c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2200      	movs	r2, #0
 8001442:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	f003 0304 	and.w	r3, r3, #4
 800144e:	2b04      	cmp	r3, #4
 8001450:	d122      	bne.n	8001498 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	f003 0304 	and.w	r3, r3, #4
 800145c:	2b04      	cmp	r3, #4
 800145e:	d11b      	bne.n	8001498 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f06f 0204 	mvn.w	r2, #4
 8001468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2202      	movs	r2, #2
 800146e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	699b      	ldr	r3, [r3, #24]
 8001476:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800147a:	2b00      	cmp	r3, #0
 800147c:	d003      	beq.n	8001486 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f000 f8c3 	bl	800160a <HAL_TIM_IC_CaptureCallback>
 8001484:	e005      	b.n	8001492 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 f8b6 	bl	80015f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f000 f8c5 	bl	800161c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2200      	movs	r2, #0
 8001496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	691b      	ldr	r3, [r3, #16]
 800149e:	f003 0308 	and.w	r3, r3, #8
 80014a2:	2b08      	cmp	r3, #8
 80014a4:	d122      	bne.n	80014ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	f003 0308 	and.w	r3, r3, #8
 80014b0:	2b08      	cmp	r3, #8
 80014b2:	d11b      	bne.n	80014ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f06f 0208 	mvn.w	r2, #8
 80014bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2204      	movs	r2, #4
 80014c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	69db      	ldr	r3, [r3, #28]
 80014ca:	f003 0303 	and.w	r3, r3, #3
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d003      	beq.n	80014da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f000 f899 	bl	800160a <HAL_TIM_IC_CaptureCallback>
 80014d8:	e005      	b.n	80014e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 f88c 	bl	80015f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f000 f89b 	bl	800161c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	691b      	ldr	r3, [r3, #16]
 80014f2:	f003 0310 	and.w	r3, r3, #16
 80014f6:	2b10      	cmp	r3, #16
 80014f8:	d122      	bne.n	8001540 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	f003 0310 	and.w	r3, r3, #16
 8001504:	2b10      	cmp	r3, #16
 8001506:	d11b      	bne.n	8001540 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f06f 0210 	mvn.w	r2, #16
 8001510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2208      	movs	r2, #8
 8001516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	69db      	ldr	r3, [r3, #28]
 800151e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001522:	2b00      	cmp	r3, #0
 8001524:	d003      	beq.n	800152e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f000 f86f 	bl	800160a <HAL_TIM_IC_CaptureCallback>
 800152c:	e005      	b.n	800153a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f000 f862 	bl	80015f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f000 f871 	bl	800161c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2200      	movs	r2, #0
 800153e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	691b      	ldr	r3, [r3, #16]
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	2b01      	cmp	r3, #1
 800154c:	d10e      	bne.n	800156c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	2b01      	cmp	r3, #1
 800155a:	d107      	bne.n	800156c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f06f 0201 	mvn.w	r2, #1
 8001564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7fe febe 	bl	80002e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	691b      	ldr	r3, [r3, #16]
 8001572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001576:	2b80      	cmp	r3, #128	; 0x80
 8001578:	d10e      	bne.n	8001598 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001584:	2b80      	cmp	r3, #128	; 0x80
 8001586:	d107      	bne.n	8001598 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f000 f8bf 	bl	8001716 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	691b      	ldr	r3, [r3, #16]
 800159e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015a2:	2b40      	cmp	r3, #64	; 0x40
 80015a4:	d10e      	bne.n	80015c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015b0:	2b40      	cmp	r3, #64	; 0x40
 80015b2:	d107      	bne.n	80015c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80015bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f000 f835 	bl	800162e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	f003 0320 	and.w	r3, r3, #32
 80015ce:	2b20      	cmp	r3, #32
 80015d0:	d10e      	bne.n	80015f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	f003 0320 	and.w	r3, r3, #32
 80015dc:	2b20      	cmp	r3, #32
 80015de:	d107      	bne.n	80015f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f06f 0220 	mvn.w	r2, #32
 80015e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f000 f88a 	bl	8001704 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001600:	bf00      	nop
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr

0800160a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800160a:	b480      	push	{r7}
 800160c:	b083      	sub	sp, #12
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr

0800161c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	bc80      	pop	{r7}
 800162c:	4770      	bx	lr

0800162e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr

08001640 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001640:	b480      	push	{r7}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	4a29      	ldr	r2, [pc, #164]	; (80016f8 <TIM_Base_SetConfig+0xb8>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d00b      	beq.n	8001670 <TIM_Base_SetConfig+0x30>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800165e:	d007      	beq.n	8001670 <TIM_Base_SetConfig+0x30>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	4a26      	ldr	r2, [pc, #152]	; (80016fc <TIM_Base_SetConfig+0xbc>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d003      	beq.n	8001670 <TIM_Base_SetConfig+0x30>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a25      	ldr	r2, [pc, #148]	; (8001700 <TIM_Base_SetConfig+0xc0>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d108      	bne.n	8001682 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001676:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	4313      	orrs	r3, r2
 8001680:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a1c      	ldr	r2, [pc, #112]	; (80016f8 <TIM_Base_SetConfig+0xb8>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d00b      	beq.n	80016a2 <TIM_Base_SetConfig+0x62>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001690:	d007      	beq.n	80016a2 <TIM_Base_SetConfig+0x62>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a19      	ldr	r2, [pc, #100]	; (80016fc <TIM_Base_SetConfig+0xbc>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d003      	beq.n	80016a2 <TIM_Base_SetConfig+0x62>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4a18      	ldr	r2, [pc, #96]	; (8001700 <TIM_Base_SetConfig+0xc0>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d108      	bne.n	80016b4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	4313      	orrs	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	68fa      	ldr	r2, [r7, #12]
 80016c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	689a      	ldr	r2, [r3, #8]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a07      	ldr	r2, [pc, #28]	; (80016f8 <TIM_Base_SetConfig+0xb8>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d103      	bne.n	80016e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	691a      	ldr	r2, [r3, #16]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2201      	movs	r2, #1
 80016ec:	615a      	str	r2, [r3, #20]
}
 80016ee:	bf00      	nop
 80016f0:	3714      	adds	r7, #20
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bc80      	pop	{r7}
 80016f6:	4770      	bx	lr
 80016f8:	40012c00 	.word	0x40012c00
 80016fc:	40000400 	.word	0x40000400
 8001700:	40000800 	.word	0x40000800

08001704 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr

08001716 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001716:	b480      	push	{r7}
 8001718:	b083      	sub	sp, #12
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800171e:	bf00      	nop
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr

08001728 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800172e:	f3ef 8305 	mrs	r3, IPSR
 8001732:	60bb      	str	r3, [r7, #8]
  return(result);
 8001734:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001736:	2b00      	cmp	r3, #0
 8001738:	d10f      	bne.n	800175a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800173a:	f3ef 8310 	mrs	r3, PRIMASK
 800173e:	607b      	str	r3, [r7, #4]
  return(result);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d109      	bne.n	800175a <osKernelInitialize+0x32>
 8001746:	4b10      	ldr	r3, [pc, #64]	; (8001788 <osKernelInitialize+0x60>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2b02      	cmp	r3, #2
 800174c:	d109      	bne.n	8001762 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800174e:	f3ef 8311 	mrs	r3, BASEPRI
 8001752:	603b      	str	r3, [r7, #0]
  return(result);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d003      	beq.n	8001762 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800175a:	f06f 0305 	mvn.w	r3, #5
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	e00c      	b.n	800177c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001762:	4b09      	ldr	r3, [pc, #36]	; (8001788 <osKernelInitialize+0x60>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d105      	bne.n	8001776 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800176a:	4b07      	ldr	r3, [pc, #28]	; (8001788 <osKernelInitialize+0x60>)
 800176c:	2201      	movs	r2, #1
 800176e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001770:	2300      	movs	r3, #0
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	e002      	b.n	800177c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8001776:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800177a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800177c:	68fb      	ldr	r3, [r7, #12]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr
 8001788:	2000002c 	.word	0x2000002c

0800178c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001792:	f3ef 8305 	mrs	r3, IPSR
 8001796:	60bb      	str	r3, [r7, #8]
  return(result);
 8001798:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800179a:	2b00      	cmp	r3, #0
 800179c:	d10f      	bne.n	80017be <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800179e:	f3ef 8310 	mrs	r3, PRIMASK
 80017a2:	607b      	str	r3, [r7, #4]
  return(result);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d109      	bne.n	80017be <osKernelStart+0x32>
 80017aa:	4b11      	ldr	r3, [pc, #68]	; (80017f0 <osKernelStart+0x64>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d109      	bne.n	80017c6 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80017b2:	f3ef 8311 	mrs	r3, BASEPRI
 80017b6:	603b      	str	r3, [r7, #0]
  return(result);
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d003      	beq.n	80017c6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80017be:	f06f 0305 	mvn.w	r3, #5
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	e00e      	b.n	80017e4 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80017c6:	4b0a      	ldr	r3, [pc, #40]	; (80017f0 <osKernelStart+0x64>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d107      	bne.n	80017de <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80017ce:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <osKernelStart+0x64>)
 80017d0:	2202      	movs	r2, #2
 80017d2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80017d4:	f001 f878 	bl	80028c8 <vTaskStartScheduler>
      stat = osOK;
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	e002      	b.n	80017e4 <osKernelStart+0x58>
    } else {
      stat = osError;
 80017de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017e2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80017e4:	68fb      	ldr	r3, [r7, #12]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	2000002c 	.word	0x2000002c

080017f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b092      	sub	sp, #72	; 0x48
 80017f8:	af04      	add	r7, sp, #16
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001804:	f3ef 8305 	mrs	r3, IPSR
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800180a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800180c:	2b00      	cmp	r3, #0
 800180e:	f040 8094 	bne.w	800193a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001812:	f3ef 8310 	mrs	r3, PRIMASK
 8001816:	623b      	str	r3, [r7, #32]
  return(result);
 8001818:	6a3b      	ldr	r3, [r7, #32]
 800181a:	2b00      	cmp	r3, #0
 800181c:	f040 808d 	bne.w	800193a <osThreadNew+0x146>
 8001820:	4b48      	ldr	r3, [pc, #288]	; (8001944 <osThreadNew+0x150>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b02      	cmp	r3, #2
 8001826:	d106      	bne.n	8001836 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001828:	f3ef 8311 	mrs	r3, BASEPRI
 800182c:	61fb      	str	r3, [r7, #28]
  return(result);
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	2b00      	cmp	r3, #0
 8001832:	f040 8082 	bne.w	800193a <osThreadNew+0x146>
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d07e      	beq.n	800193a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800183c:	2380      	movs	r3, #128	; 0x80
 800183e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8001840:	2318      	movs	r3, #24
 8001842:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8001844:	2300      	movs	r3, #0
 8001846:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8001848:	f107 031b 	add.w	r3, r7, #27
 800184c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800184e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001852:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d045      	beq.n	80018e6 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d002      	beq.n	8001868 <osThreadNew+0x74>
        name = attr->name;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d002      	beq.n	8001876 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001878:	2b00      	cmp	r3, #0
 800187a:	d008      	beq.n	800188e <osThreadNew+0x9a>
 800187c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800187e:	2b38      	cmp	r3, #56	; 0x38
 8001880:	d805      	bhi.n	800188e <osThreadNew+0x9a>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <osThreadNew+0x9e>
        return (NULL);
 800188e:	2300      	movs	r3, #0
 8001890:	e054      	b.n	800193c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d003      	beq.n	80018a2 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	695b      	ldr	r3, [r3, #20]
 800189e:	089b      	lsrs	r3, r3, #2
 80018a0:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d00e      	beq.n	80018c8 <osThreadNew+0xd4>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	2b5b      	cmp	r3, #91	; 0x5b
 80018b0:	d90a      	bls.n	80018c8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d006      	beq.n	80018c8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d002      	beq.n	80018c8 <osThreadNew+0xd4>
        mem = 1;
 80018c2:	2301      	movs	r3, #1
 80018c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80018c6:	e010      	b.n	80018ea <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d10c      	bne.n	80018ea <osThreadNew+0xf6>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d108      	bne.n	80018ea <osThreadNew+0xf6>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	691b      	ldr	r3, [r3, #16]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d104      	bne.n	80018ea <osThreadNew+0xf6>
          mem = 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80018e4:	e001      	b.n	80018ea <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80018ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d110      	bne.n	8001912 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80018f8:	9202      	str	r2, [sp, #8]
 80018fa:	9301      	str	r3, [sp, #4]
 80018fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018fe:	9300      	str	r3, [sp, #0]
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001904:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f000 fe12 	bl	8002530 <xTaskCreateStatic>
 800190c:	4603      	mov	r3, r0
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	e013      	b.n	800193a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8001912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001914:	2b00      	cmp	r3, #0
 8001916:	d110      	bne.n	800193a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800191a:	b29a      	uxth	r2, r3
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	9301      	str	r3, [sp, #4]
 8001922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f000 fe5c 	bl	80025e8 <xTaskCreate>
 8001930:	4603      	mov	r3, r0
 8001932:	2b01      	cmp	r3, #1
 8001934:	d001      	beq.n	800193a <osThreadNew+0x146>
          hTask = NULL;
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800193a:	697b      	ldr	r3, [r7, #20]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3738      	adds	r7, #56	; 0x38
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	2000002c 	.word	0x2000002c

08001948 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001950:	f3ef 8305 	mrs	r3, IPSR
 8001954:	613b      	str	r3, [r7, #16]
  return(result);
 8001956:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001958:	2b00      	cmp	r3, #0
 800195a:	d10f      	bne.n	800197c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800195c:	f3ef 8310 	mrs	r3, PRIMASK
 8001960:	60fb      	str	r3, [r7, #12]
  return(result);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d109      	bne.n	800197c <osDelay+0x34>
 8001968:	4b0d      	ldr	r3, [pc, #52]	; (80019a0 <osDelay+0x58>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b02      	cmp	r3, #2
 800196e:	d109      	bne.n	8001984 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001970:	f3ef 8311 	mrs	r3, BASEPRI
 8001974:	60bb      	str	r3, [r7, #8]
  return(result);
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d003      	beq.n	8001984 <osDelay+0x3c>
    stat = osErrorISR;
 800197c:	f06f 0305 	mvn.w	r3, #5
 8001980:	617b      	str	r3, [r7, #20]
 8001982:	e007      	b.n	8001994 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d002      	beq.n	8001994 <osDelay+0x4c>
      vTaskDelay(ticks);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f000 ff66 	bl	8002860 <vTaskDelay>
    }
  }

  return (stat);
 8001994:	697b      	ldr	r3, [r7, #20]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	2000002c 	.word	0x2000002c

080019a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60f8      	str	r0, [r7, #12]
 80019ac:	60b9      	str	r1, [r7, #8]
 80019ae:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	4a06      	ldr	r2, [pc, #24]	; (80019cc <vApplicationGetIdleTaskMemory+0x28>)
 80019b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	4a05      	ldr	r2, [pc, #20]	; (80019d0 <vApplicationGetIdleTaskMemory+0x2c>)
 80019ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2280      	movs	r2, #128	; 0x80
 80019c0:	601a      	str	r2, [r3, #0]
}
 80019c2:	bf00      	nop
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr
 80019cc:	20000030 	.word	0x20000030
 80019d0:	2000008c 	.word	0x2000008c

080019d4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <vApplicationGetTimerTaskMemory+0x2c>)
 80019e4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	4a06      	ldr	r2, [pc, #24]	; (8001a04 <vApplicationGetTimerTaskMemory+0x30>)
 80019ea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019f2:	601a      	str	r2, [r3, #0]
}
 80019f4:	bf00      	nop
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bc80      	pop	{r7}
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	2000028c 	.word	0x2000028c
 8001a04:	200002e8 	.word	0x200002e8

08001a08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f103 0208 	add.w	r2, r3, #8
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	f103 0208 	add.w	r2, r3, #8
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f103 0208 	add.w	r2, r3, #8
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001a3c:	bf00      	nop
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr

08001a46 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001a46:	b480      	push	{r7}
 8001a48:	b083      	sub	sp, #12
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001a54:	bf00      	nop
 8001a56:	370c      	adds	r7, #12
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bc80      	pop	{r7}
 8001a5c:	4770      	bx	lr

08001a5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a5e:	b480      	push	{r7}
 8001a60:	b085      	sub	sp, #20
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
 8001a66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	68fa      	ldr	r2, [r7, #12]
 8001a72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	683a      	ldr	r2, [r7, #0]
 8001a82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	683a      	ldr	r2, [r7, #0]
 8001a88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	601a      	str	r2, [r3, #0]
}
 8001a9a:	bf00      	nop
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr

08001aa4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001aba:	d103      	bne.n	8001ac4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	691b      	ldr	r3, [r3, #16]
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	e00c      	b.n	8001ade <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3308      	adds	r3, #8
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	e002      	b.n	8001ad2 <vListInsert+0x2e>
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	68ba      	ldr	r2, [r7, #8]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d2f6      	bcs.n	8001acc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	685a      	ldr	r2, [r3, #4]
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	68fa      	ldr	r2, [r7, #12]
 8001af2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	683a      	ldr	r2, [r7, #0]
 8001af8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	1c5a      	adds	r2, r3, #1
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	601a      	str	r2, [r3, #0]
}
 8001b0a:	bf00      	nop
 8001b0c:	3714      	adds	r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr

08001b14 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	691b      	ldr	r3, [r3, #16]
 8001b20:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	6892      	ldr	r2, [r2, #8]
 8001b2a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6852      	ldr	r2, [r2, #4]
 8001b34:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d103      	bne.n	8001b48 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689a      	ldr	r2, [r3, #8]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	1e5a      	subs	r2, r3, #1
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3714      	adds	r7, #20
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bc80      	pop	{r7}
 8001b64:	4770      	bx	lr
	...

08001b68 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d10a      	bne.n	8001b92 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b80:	f383 8811 	msr	BASEPRI, r3
 8001b84:	f3bf 8f6f 	isb	sy
 8001b88:	f3bf 8f4f 	dsb	sy
 8001b8c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001b8e:	bf00      	nop
 8001b90:	e7fe      	b.n	8001b90 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001b92:	f001 ffcb 	bl	8003b2c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b9e:	68f9      	ldr	r1, [r7, #12]
 8001ba0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001ba2:	fb01 f303 	mul.w	r3, r1, r3
 8001ba6:	441a      	add	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	68f9      	ldr	r1, [r7, #12]
 8001bc6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001bc8:	fb01 f303 	mul.w	r3, r1, r3
 8001bcc:	441a      	add	r2, r3
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	22ff      	movs	r2, #255	; 0xff
 8001bd6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	22ff      	movs	r2, #255	; 0xff
 8001bde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d114      	bne.n	8001c12 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	691b      	ldr	r3, [r3, #16]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d01a      	beq.n	8001c26 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	3310      	adds	r3, #16
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f001 f8f1 	bl	8002ddc <xTaskRemoveFromEventList>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d012      	beq.n	8001c26 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001c00:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <xQueueGenericReset+0xcc>)
 8001c02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	f3bf 8f4f 	dsb	sy
 8001c0c:	f3bf 8f6f 	isb	sy
 8001c10:	e009      	b.n	8001c26 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	3310      	adds	r3, #16
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fef6 	bl	8001a08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	3324      	adds	r3, #36	; 0x24
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fef1 	bl	8001a08 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001c26:	f001 ffb1 	bl	8003b8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001c2a:	2301      	movs	r3, #1
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	e000ed04 	.word	0xe000ed04

08001c38 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08e      	sub	sp, #56	; 0x38
 8001c3c:	af02      	add	r7, sp, #8
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d10a      	bne.n	8001c62 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8001c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c50:	f383 8811 	msr	BASEPRI, r3
 8001c54:	f3bf 8f6f 	isb	sy
 8001c58:	f3bf 8f4f 	dsb	sy
 8001c5c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8001c5e:	bf00      	nop
 8001c60:	e7fe      	b.n	8001c60 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d10a      	bne.n	8001c7e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8001c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c6c:	f383 8811 	msr	BASEPRI, r3
 8001c70:	f3bf 8f6f 	isb	sy
 8001c74:	f3bf 8f4f 	dsb	sy
 8001c78:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001c7a:	bf00      	nop
 8001c7c:	e7fe      	b.n	8001c7c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d002      	beq.n	8001c8a <xQueueGenericCreateStatic+0x52>
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <xQueueGenericCreateStatic+0x56>
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e000      	b.n	8001c90 <xQueueGenericCreateStatic+0x58>
 8001c8e:	2300      	movs	r3, #0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d10a      	bne.n	8001caa <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8001c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c98:	f383 8811 	msr	BASEPRI, r3
 8001c9c:	f3bf 8f6f 	isb	sy
 8001ca0:	f3bf 8f4f 	dsb	sy
 8001ca4:	623b      	str	r3, [r7, #32]
}
 8001ca6:	bf00      	nop
 8001ca8:	e7fe      	b.n	8001ca8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d102      	bne.n	8001cb6 <xQueueGenericCreateStatic+0x7e>
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <xQueueGenericCreateStatic+0x82>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <xQueueGenericCreateStatic+0x84>
 8001cba:	2300      	movs	r3, #0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d10a      	bne.n	8001cd6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8001cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cc4:	f383 8811 	msr	BASEPRI, r3
 8001cc8:	f3bf 8f6f 	isb	sy
 8001ccc:	f3bf 8f4f 	dsb	sy
 8001cd0:	61fb      	str	r3, [r7, #28]
}
 8001cd2:	bf00      	nop
 8001cd4:	e7fe      	b.n	8001cd4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001cd6:	2350      	movs	r3, #80	; 0x50
 8001cd8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	2b50      	cmp	r3, #80	; 0x50
 8001cde:	d00a      	beq.n	8001cf6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8001ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ce4:	f383 8811 	msr	BASEPRI, r3
 8001ce8:	f3bf 8f6f 	isb	sy
 8001cec:	f3bf 8f4f 	dsb	sy
 8001cf0:	61bb      	str	r3, [r7, #24]
}
 8001cf2:	bf00      	nop
 8001cf4:	e7fe      	b.n	8001cf4 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8001cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d00d      	beq.n	8001d1c <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001d08:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d0e:	9300      	str	r3, [sp, #0]
 8001d10:	4613      	mov	r3, r2
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	68b9      	ldr	r1, [r7, #8]
 8001d16:	68f8      	ldr	r0, [r7, #12]
 8001d18:	f000 f805 	bl	8001d26 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8001d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3730      	adds	r7, #48	; 0x30
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b084      	sub	sp, #16
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	60f8      	str	r0, [r7, #12]
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
 8001d32:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d103      	bne.n	8001d42 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	e002      	b.n	8001d48 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	68ba      	ldr	r2, [r7, #8]
 8001d52:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001d54:	2101      	movs	r1, #1
 8001d56:	69b8      	ldr	r0, [r7, #24]
 8001d58:	f7ff ff06 	bl	8001b68 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	78fa      	ldrb	r2, [r7, #3]
 8001d60:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001d64:	bf00      	nop
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08e      	sub	sp, #56	; 0x38
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
 8001d78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d10a      	bne.n	8001d9e <xQueueGenericSend+0x32>
	__asm volatile
 8001d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d8c:	f383 8811 	msr	BASEPRI, r3
 8001d90:	f3bf 8f6f 	isb	sy
 8001d94:	f3bf 8f4f 	dsb	sy
 8001d98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8001d9a:	bf00      	nop
 8001d9c:	e7fe      	b.n	8001d9c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d103      	bne.n	8001dac <xQueueGenericSend+0x40>
 8001da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d101      	bne.n	8001db0 <xQueueGenericSend+0x44>
 8001dac:	2301      	movs	r3, #1
 8001dae:	e000      	b.n	8001db2 <xQueueGenericSend+0x46>
 8001db0:	2300      	movs	r3, #0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10a      	bne.n	8001dcc <xQueueGenericSend+0x60>
	__asm volatile
 8001db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dba:	f383 8811 	msr	BASEPRI, r3
 8001dbe:	f3bf 8f6f 	isb	sy
 8001dc2:	f3bf 8f4f 	dsb	sy
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001dc8:	bf00      	nop
 8001dca:	e7fe      	b.n	8001dca <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d103      	bne.n	8001dda <xQueueGenericSend+0x6e>
 8001dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d101      	bne.n	8001dde <xQueueGenericSend+0x72>
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e000      	b.n	8001de0 <xQueueGenericSend+0x74>
 8001dde:	2300      	movs	r3, #0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d10a      	bne.n	8001dfa <xQueueGenericSend+0x8e>
	__asm volatile
 8001de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001de8:	f383 8811 	msr	BASEPRI, r3
 8001dec:	f3bf 8f6f 	isb	sy
 8001df0:	f3bf 8f4f 	dsb	sy
 8001df4:	623b      	str	r3, [r7, #32]
}
 8001df6:	bf00      	nop
 8001df8:	e7fe      	b.n	8001df8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001dfa:	f001 f9b1 	bl	8003160 <xTaskGetSchedulerState>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d102      	bne.n	8001e0a <xQueueGenericSend+0x9e>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <xQueueGenericSend+0xa2>
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e000      	b.n	8001e10 <xQueueGenericSend+0xa4>
 8001e0e:	2300      	movs	r3, #0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d10a      	bne.n	8001e2a <xQueueGenericSend+0xbe>
	__asm volatile
 8001e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e18:	f383 8811 	msr	BASEPRI, r3
 8001e1c:	f3bf 8f6f 	isb	sy
 8001e20:	f3bf 8f4f 	dsb	sy
 8001e24:	61fb      	str	r3, [r7, #28]
}
 8001e26:	bf00      	nop
 8001e28:	e7fe      	b.n	8001e28 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001e2a:	f001 fe7f 	bl	8003b2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d302      	bcc.n	8001e40 <xQueueGenericSend+0xd4>
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d129      	bne.n	8001e94 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e40:	683a      	ldr	r2, [r7, #0]
 8001e42:	68b9      	ldr	r1, [r7, #8]
 8001e44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001e46:	f000 fa07 	bl	8002258 <prvCopyDataToQueue>
 8001e4a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d010      	beq.n	8001e76 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e56:	3324      	adds	r3, #36	; 0x24
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f000 ffbf 	bl	8002ddc <xTaskRemoveFromEventList>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d013      	beq.n	8001e8c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001e64:	4b3f      	ldr	r3, [pc, #252]	; (8001f64 <xQueueGenericSend+0x1f8>)
 8001e66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	f3bf 8f4f 	dsb	sy
 8001e70:	f3bf 8f6f 	isb	sy
 8001e74:	e00a      	b.n	8001e8c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d007      	beq.n	8001e8c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001e7c:	4b39      	ldr	r3, [pc, #228]	; (8001f64 <xQueueGenericSend+0x1f8>)
 8001e7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	f3bf 8f4f 	dsb	sy
 8001e88:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001e8c:	f001 fe7e 	bl	8003b8c <vPortExitCritical>
				return pdPASS;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e063      	b.n	8001f5c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d103      	bne.n	8001ea2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001e9a:	f001 fe77 	bl	8003b8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	e05c      	b.n	8001f5c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d106      	bne.n	8001eb6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 fff9 	bl	8002ea4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001eb6:	f001 fe69 	bl	8003b8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001eba:	f000 fd6b 	bl	8002994 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001ebe:	f001 fe35 	bl	8003b2c <vPortEnterCritical>
 8001ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ec4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001ec8:	b25b      	sxtb	r3, r3
 8001eca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ece:	d103      	bne.n	8001ed8 <xQueueGenericSend+0x16c>
 8001ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ede:	b25b      	sxtb	r3, r3
 8001ee0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ee4:	d103      	bne.n	8001eee <xQueueGenericSend+0x182>
 8001ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001eee:	f001 fe4d 	bl	8003b8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001ef2:	1d3a      	adds	r2, r7, #4
 8001ef4:	f107 0314 	add.w	r3, r7, #20
 8001ef8:	4611      	mov	r1, r2
 8001efa:	4618      	mov	r0, r3
 8001efc:	f000 ffe8 	bl	8002ed0 <xTaskCheckForTimeOut>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d124      	bne.n	8001f50 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001f06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f08:	f000 fa9e 	bl	8002448 <prvIsQueueFull>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d018      	beq.n	8001f44 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f14:	3310      	adds	r3, #16
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	4611      	mov	r1, r2
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f000 ff0e 	bl	8002d3c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001f20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f22:	f000 fa29 	bl	8002378 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001f26:	f000 fd43 	bl	80029b0 <xTaskResumeAll>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	f47f af7c 	bne.w	8001e2a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8001f32:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <xQueueGenericSend+0x1f8>)
 8001f34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	f3bf 8f4f 	dsb	sy
 8001f3e:	f3bf 8f6f 	isb	sy
 8001f42:	e772      	b.n	8001e2a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001f44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f46:	f000 fa17 	bl	8002378 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f4a:	f000 fd31 	bl	80029b0 <xTaskResumeAll>
 8001f4e:	e76c      	b.n	8001e2a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001f50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f52:	f000 fa11 	bl	8002378 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001f56:	f000 fd2b 	bl	80029b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001f5a:	2300      	movs	r3, #0
		}
	}
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3738      	adds	r7, #56	; 0x38
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	e000ed04 	.word	0xe000ed04

08001f68 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b08e      	sub	sp, #56	; 0x38
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	60b9      	str	r1, [r7, #8]
 8001f72:	607a      	str	r2, [r7, #4]
 8001f74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10a      	bne.n	8001f96 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8001f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f84:	f383 8811 	msr	BASEPRI, r3
 8001f88:	f3bf 8f6f 	isb	sy
 8001f8c:	f3bf 8f4f 	dsb	sy
 8001f90:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001f92:	bf00      	nop
 8001f94:	e7fe      	b.n	8001f94 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d103      	bne.n	8001fa4 <xQueueGenericSendFromISR+0x3c>
 8001f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d101      	bne.n	8001fa8 <xQueueGenericSendFromISR+0x40>
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e000      	b.n	8001faa <xQueueGenericSendFromISR+0x42>
 8001fa8:	2300      	movs	r3, #0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d10a      	bne.n	8001fc4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8001fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fb2:	f383 8811 	msr	BASEPRI, r3
 8001fb6:	f3bf 8f6f 	isb	sy
 8001fba:	f3bf 8f4f 	dsb	sy
 8001fbe:	623b      	str	r3, [r7, #32]
}
 8001fc0:	bf00      	nop
 8001fc2:	e7fe      	b.n	8001fc2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d103      	bne.n	8001fd2 <xQueueGenericSendFromISR+0x6a>
 8001fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d101      	bne.n	8001fd6 <xQueueGenericSendFromISR+0x6e>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e000      	b.n	8001fd8 <xQueueGenericSendFromISR+0x70>
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d10a      	bne.n	8001ff2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8001fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fe0:	f383 8811 	msr	BASEPRI, r3
 8001fe4:	f3bf 8f6f 	isb	sy
 8001fe8:	f3bf 8f4f 	dsb	sy
 8001fec:	61fb      	str	r3, [r7, #28]
}
 8001fee:	bf00      	nop
 8001ff0:	e7fe      	b.n	8001ff0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001ff2:	f001 fe5d 	bl	8003cb0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001ff6:	f3ef 8211 	mrs	r2, BASEPRI
 8001ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ffe:	f383 8811 	msr	BASEPRI, r3
 8002002:	f3bf 8f6f 	isb	sy
 8002006:	f3bf 8f4f 	dsb	sy
 800200a:	61ba      	str	r2, [r7, #24]
 800200c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800200e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002010:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002014:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800201a:	429a      	cmp	r2, r3
 800201c:	d302      	bcc.n	8002024 <xQueueGenericSendFromISR+0xbc>
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	2b02      	cmp	r3, #2
 8002022:	d12c      	bne.n	800207e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002026:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800202a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	68b9      	ldr	r1, [r7, #8]
 8002032:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002034:	f000 f910 	bl	8002258 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002038:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800203c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002040:	d112      	bne.n	8002068 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002046:	2b00      	cmp	r3, #0
 8002048:	d016      	beq.n	8002078 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800204a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800204c:	3324      	adds	r3, #36	; 0x24
 800204e:	4618      	mov	r0, r3
 8002050:	f000 fec4 	bl	8002ddc <xTaskRemoveFromEventList>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d00e      	beq.n	8002078 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d00b      	beq.n	8002078 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	e007      	b.n	8002078 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002068:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800206c:	3301      	adds	r3, #1
 800206e:	b2db      	uxtb	r3, r3
 8002070:	b25a      	sxtb	r2, r3
 8002072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002074:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002078:	2301      	movs	r3, #1
 800207a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800207c:	e001      	b.n	8002082 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800207e:	2300      	movs	r3, #0
 8002080:	637b      	str	r3, [r7, #52]	; 0x34
 8002082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002084:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800208c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800208e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002090:	4618      	mov	r0, r3
 8002092:	3738      	adds	r7, #56	; 0x38
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b08c      	sub	sp, #48	; 0x30
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80020a4:	2300      	movs	r3, #0
 80020a6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80020ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d10a      	bne.n	80020c8 <xQueueReceive+0x30>
	__asm volatile
 80020b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020b6:	f383 8811 	msr	BASEPRI, r3
 80020ba:	f3bf 8f6f 	isb	sy
 80020be:	f3bf 8f4f 	dsb	sy
 80020c2:	623b      	str	r3, [r7, #32]
}
 80020c4:	bf00      	nop
 80020c6:	e7fe      	b.n	80020c6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d103      	bne.n	80020d6 <xQueueReceive+0x3e>
 80020ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <xQueueReceive+0x42>
 80020d6:	2301      	movs	r3, #1
 80020d8:	e000      	b.n	80020dc <xQueueReceive+0x44>
 80020da:	2300      	movs	r3, #0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d10a      	bne.n	80020f6 <xQueueReceive+0x5e>
	__asm volatile
 80020e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020e4:	f383 8811 	msr	BASEPRI, r3
 80020e8:	f3bf 8f6f 	isb	sy
 80020ec:	f3bf 8f4f 	dsb	sy
 80020f0:	61fb      	str	r3, [r7, #28]
}
 80020f2:	bf00      	nop
 80020f4:	e7fe      	b.n	80020f4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80020f6:	f001 f833 	bl	8003160 <xTaskGetSchedulerState>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d102      	bne.n	8002106 <xQueueReceive+0x6e>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <xQueueReceive+0x72>
 8002106:	2301      	movs	r3, #1
 8002108:	e000      	b.n	800210c <xQueueReceive+0x74>
 800210a:	2300      	movs	r3, #0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d10a      	bne.n	8002126 <xQueueReceive+0x8e>
	__asm volatile
 8002110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002114:	f383 8811 	msr	BASEPRI, r3
 8002118:	f3bf 8f6f 	isb	sy
 800211c:	f3bf 8f4f 	dsb	sy
 8002120:	61bb      	str	r3, [r7, #24]
}
 8002122:	bf00      	nop
 8002124:	e7fe      	b.n	8002124 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002126:	f001 fd01 	bl	8003b2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800212a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800212c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800212e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002132:	2b00      	cmp	r3, #0
 8002134:	d01f      	beq.n	8002176 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002136:	68b9      	ldr	r1, [r7, #8]
 8002138:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800213a:	f000 f8f7 	bl	800232c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800213e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002140:	1e5a      	subs	r2, r3, #1
 8002142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002144:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d00f      	beq.n	800216e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800214e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002150:	3310      	adds	r3, #16
 8002152:	4618      	mov	r0, r3
 8002154:	f000 fe42 	bl	8002ddc <xTaskRemoveFromEventList>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d007      	beq.n	800216e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800215e:	4b3d      	ldr	r3, [pc, #244]	; (8002254 <xQueueReceive+0x1bc>)
 8002160:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	f3bf 8f4f 	dsb	sy
 800216a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800216e:	f001 fd0d 	bl	8003b8c <vPortExitCritical>
				return pdPASS;
 8002172:	2301      	movs	r3, #1
 8002174:	e069      	b.n	800224a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d103      	bne.n	8002184 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800217c:	f001 fd06 	bl	8003b8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002180:	2300      	movs	r3, #0
 8002182:	e062      	b.n	800224a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002186:	2b00      	cmp	r3, #0
 8002188:	d106      	bne.n	8002198 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800218a:	f107 0310 	add.w	r3, r7, #16
 800218e:	4618      	mov	r0, r3
 8002190:	f000 fe88 	bl	8002ea4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002194:	2301      	movs	r3, #1
 8002196:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002198:	f001 fcf8 	bl	8003b8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800219c:	f000 fbfa 	bl	8002994 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80021a0:	f001 fcc4 	bl	8003b2c <vPortEnterCritical>
 80021a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80021aa:	b25b      	sxtb	r3, r3
 80021ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021b0:	d103      	bne.n	80021ba <xQueueReceive+0x122>
 80021b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80021c0:	b25b      	sxtb	r3, r3
 80021c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021c6:	d103      	bne.n	80021d0 <xQueueReceive+0x138>
 80021c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80021d0:	f001 fcdc 	bl	8003b8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80021d4:	1d3a      	adds	r2, r7, #4
 80021d6:	f107 0310 	add.w	r3, r7, #16
 80021da:	4611      	mov	r1, r2
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 fe77 	bl	8002ed0 <xTaskCheckForTimeOut>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d123      	bne.n	8002230 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80021e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80021ea:	f000 f917 	bl	800241c <prvIsQueueEmpty>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d017      	beq.n	8002224 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80021f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f6:	3324      	adds	r3, #36	; 0x24
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	4611      	mov	r1, r2
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 fd9d 	bl	8002d3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002202:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002204:	f000 f8b8 	bl	8002378 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002208:	f000 fbd2 	bl	80029b0 <xTaskResumeAll>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d189      	bne.n	8002126 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002212:	4b10      	ldr	r3, [pc, #64]	; (8002254 <xQueueReceive+0x1bc>)
 8002214:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002218:	601a      	str	r2, [r3, #0]
 800221a:	f3bf 8f4f 	dsb	sy
 800221e:	f3bf 8f6f 	isb	sy
 8002222:	e780      	b.n	8002126 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002224:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002226:	f000 f8a7 	bl	8002378 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800222a:	f000 fbc1 	bl	80029b0 <xTaskResumeAll>
 800222e:	e77a      	b.n	8002126 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002230:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002232:	f000 f8a1 	bl	8002378 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002236:	f000 fbbb 	bl	80029b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800223a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800223c:	f000 f8ee 	bl	800241c <prvIsQueueEmpty>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	f43f af6f 	beq.w	8002126 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002248:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800224a:	4618      	mov	r0, r3
 800224c:	3730      	adds	r7, #48	; 0x30
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	e000ed04 	.word	0xe000ed04

08002258 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002264:	2300      	movs	r3, #0
 8002266:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800226c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10d      	bne.n	8002292 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d14d      	bne.n	800231a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	4618      	mov	r0, r3
 8002284:	f000 ff8a 	bl	800319c <xTaskPriorityDisinherit>
 8002288:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2200      	movs	r2, #0
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	e043      	b.n	800231a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d119      	bne.n	80022cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6898      	ldr	r0, [r3, #8]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a0:	461a      	mov	r2, r3
 80022a2:	68b9      	ldr	r1, [r7, #8]
 80022a4:	f001 ff3e 	bl	8004124 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b0:	441a      	add	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d32b      	bcc.n	800231a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	609a      	str	r2, [r3, #8]
 80022ca:	e026      	b.n	800231a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	68d8      	ldr	r0, [r3, #12]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d4:	461a      	mov	r2, r3
 80022d6:	68b9      	ldr	r1, [r7, #8]
 80022d8:	f001 ff24 	bl	8004124 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	68da      	ldr	r2, [r3, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e4:	425b      	negs	r3, r3
 80022e6:	441a      	add	r2, r3
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	68da      	ldr	r2, [r3, #12]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d207      	bcs.n	8002308 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002300:	425b      	negs	r3, r3
 8002302:	441a      	add	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b02      	cmp	r3, #2
 800230c:	d105      	bne.n	800231a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d002      	beq.n	800231a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	3b01      	subs	r3, #1
 8002318:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1c5a      	adds	r2, r3, #1
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002322:	697b      	ldr	r3, [r7, #20]
}
 8002324:	4618      	mov	r0, r3
 8002326:	3718      	adds	r7, #24
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233a:	2b00      	cmp	r3, #0
 800233c:	d018      	beq.n	8002370 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	68da      	ldr	r2, [r3, #12]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002346:	441a      	add	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68da      	ldr	r2, [r3, #12]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	429a      	cmp	r2, r3
 8002356:	d303      	bcc.n	8002360 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	68d9      	ldr	r1, [r3, #12]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002368:	461a      	mov	r2, r3
 800236a:	6838      	ldr	r0, [r7, #0]
 800236c:	f001 feda 	bl	8004124 <memcpy>
	}
}
 8002370:	bf00      	nop
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002380:	f001 fbd4 	bl	8003b2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800238a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800238c:	e011      	b.n	80023b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002392:	2b00      	cmp	r3, #0
 8002394:	d012      	beq.n	80023bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	3324      	adds	r3, #36	; 0x24
 800239a:	4618      	mov	r0, r3
 800239c:	f000 fd1e 	bl	8002ddc <xTaskRemoveFromEventList>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80023a6:	f000 fdf5 	bl	8002f94 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	3b01      	subs	r3, #1
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80023b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	dce9      	bgt.n	800238e <prvUnlockQueue+0x16>
 80023ba:	e000      	b.n	80023be <prvUnlockQueue+0x46>
					break;
 80023bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	22ff      	movs	r2, #255	; 0xff
 80023c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80023c6:	f001 fbe1 	bl	8003b8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80023ca:	f001 fbaf 	bl	8003b2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80023d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80023d6:	e011      	b.n	80023fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d012      	beq.n	8002406 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	3310      	adds	r3, #16
 80023e4:	4618      	mov	r0, r3
 80023e6:	f000 fcf9 	bl	8002ddc <xTaskRemoveFromEventList>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80023f0:	f000 fdd0 	bl	8002f94 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80023f4:	7bbb      	ldrb	r3, [r7, #14]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80023fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002400:	2b00      	cmp	r3, #0
 8002402:	dce9      	bgt.n	80023d8 <prvUnlockQueue+0x60>
 8002404:	e000      	b.n	8002408 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002406:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	22ff      	movs	r2, #255	; 0xff
 800240c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002410:	f001 fbbc 	bl	8003b8c <vPortExitCritical>
}
 8002414:	bf00      	nop
 8002416:	3710      	adds	r7, #16
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002424:	f001 fb82 	bl	8003b2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800242c:	2b00      	cmp	r3, #0
 800242e:	d102      	bne.n	8002436 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002430:	2301      	movs	r3, #1
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	e001      	b.n	800243a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002436:	2300      	movs	r3, #0
 8002438:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800243a:	f001 fba7 	bl	8003b8c <vPortExitCritical>

	return xReturn;
 800243e:	68fb      	ldr	r3, [r7, #12]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3710      	adds	r7, #16
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002450:	f001 fb6c 	bl	8003b2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800245c:	429a      	cmp	r2, r3
 800245e:	d102      	bne.n	8002466 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002460:	2301      	movs	r3, #1
 8002462:	60fb      	str	r3, [r7, #12]
 8002464:	e001      	b.n	800246a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002466:	2300      	movs	r3, #0
 8002468:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800246a:	f001 fb8f 	bl	8003b8c <vPortExitCritical>

	return xReturn;
 800246e:	68fb      	ldr	r3, [r7, #12]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3710      	adds	r7, #16
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002478:	b480      	push	{r7}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002482:	2300      	movs	r3, #0
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	e014      	b.n	80024b2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002488:	4a0e      	ldr	r2, [pc, #56]	; (80024c4 <vQueueAddToRegistry+0x4c>)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10b      	bne.n	80024ac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002494:	490b      	ldr	r1, [pc, #44]	; (80024c4 <vQueueAddToRegistry+0x4c>)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	683a      	ldr	r2, [r7, #0]
 800249a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800249e:	4a09      	ldr	r2, [pc, #36]	; (80024c4 <vQueueAddToRegistry+0x4c>)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	4413      	add	r3, r2
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80024aa:	e006      	b.n	80024ba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	3301      	adds	r3, #1
 80024b0:	60fb      	str	r3, [r7, #12]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2b07      	cmp	r3, #7
 80024b6:	d9e7      	bls.n	8002488 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80024b8:	bf00      	nop
 80024ba:	bf00      	nop
 80024bc:	3714      	adds	r7, #20
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr
 80024c4:	20001988 	.word	0x20001988

080024c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80024d8:	f001 fb28 	bl	8003b2c <vPortEnterCritical>
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80024e2:	b25b      	sxtb	r3, r3
 80024e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024e8:	d103      	bne.n	80024f2 <vQueueWaitForMessageRestricted+0x2a>
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80024f8:	b25b      	sxtb	r3, r3
 80024fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024fe:	d103      	bne.n	8002508 <vQueueWaitForMessageRestricted+0x40>
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002508:	f001 fb40 	bl	8003b8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002510:	2b00      	cmp	r3, #0
 8002512:	d106      	bne.n	8002522 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	3324      	adds	r3, #36	; 0x24
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	68b9      	ldr	r1, [r7, #8]
 800251c:	4618      	mov	r0, r3
 800251e:	f000 fc31 	bl	8002d84 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002522:	6978      	ldr	r0, [r7, #20]
 8002524:	f7ff ff28 	bl	8002378 <prvUnlockQueue>
	}
 8002528:	bf00      	nop
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002530:	b580      	push	{r7, lr}
 8002532:	b08e      	sub	sp, #56	; 0x38
 8002534:	af04      	add	r7, sp, #16
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
 800253c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800253e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10a      	bne.n	800255a <xTaskCreateStatic+0x2a>
	__asm volatile
 8002544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002548:	f383 8811 	msr	BASEPRI, r3
 800254c:	f3bf 8f6f 	isb	sy
 8002550:	f3bf 8f4f 	dsb	sy
 8002554:	623b      	str	r3, [r7, #32]
}
 8002556:	bf00      	nop
 8002558:	e7fe      	b.n	8002558 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800255a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800255c:	2b00      	cmp	r3, #0
 800255e:	d10a      	bne.n	8002576 <xTaskCreateStatic+0x46>
	__asm volatile
 8002560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002564:	f383 8811 	msr	BASEPRI, r3
 8002568:	f3bf 8f6f 	isb	sy
 800256c:	f3bf 8f4f 	dsb	sy
 8002570:	61fb      	str	r3, [r7, #28]
}
 8002572:	bf00      	nop
 8002574:	e7fe      	b.n	8002574 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002576:	235c      	movs	r3, #92	; 0x5c
 8002578:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	2b5c      	cmp	r3, #92	; 0x5c
 800257e:	d00a      	beq.n	8002596 <xTaskCreateStatic+0x66>
	__asm volatile
 8002580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002584:	f383 8811 	msr	BASEPRI, r3
 8002588:	f3bf 8f6f 	isb	sy
 800258c:	f3bf 8f4f 	dsb	sy
 8002590:	61bb      	str	r3, [r7, #24]
}
 8002592:	bf00      	nop
 8002594:	e7fe      	b.n	8002594 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002598:	2b00      	cmp	r3, #0
 800259a:	d01e      	beq.n	80025da <xTaskCreateStatic+0xaa>
 800259c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d01b      	beq.n	80025da <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80025a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025aa:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80025ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ae:	2202      	movs	r2, #2
 80025b0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80025b4:	2300      	movs	r3, #0
 80025b6:	9303      	str	r3, [sp, #12]
 80025b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ba:	9302      	str	r3, [sp, #8]
 80025bc:	f107 0314 	add.w	r3, r7, #20
 80025c0:	9301      	str	r3, [sp, #4]
 80025c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	68b9      	ldr	r1, [r7, #8]
 80025cc:	68f8      	ldr	r0, [r7, #12]
 80025ce:	f000 f850 	bl	8002672 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80025d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025d4:	f000 f8d4 	bl	8002780 <prvAddNewTaskToReadyList>
 80025d8:	e001      	b.n	80025de <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80025de:	697b      	ldr	r3, [r7, #20]
	}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3728      	adds	r7, #40	; 0x28
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b08c      	sub	sp, #48	; 0x30
 80025ec:	af04      	add	r7, sp, #16
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	603b      	str	r3, [r7, #0]
 80025f4:	4613      	mov	r3, r2
 80025f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025f8:	88fb      	ldrh	r3, [r7, #6]
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	4618      	mov	r0, r3
 80025fe:	f001 fb95 	bl	8003d2c <pvPortMalloc>
 8002602:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00e      	beq.n	8002628 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800260a:	205c      	movs	r0, #92	; 0x5c
 800260c:	f001 fb8e 	bl	8003d2c <pvPortMalloc>
 8002610:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d003      	beq.n	8002620 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	631a      	str	r2, [r3, #48]	; 0x30
 800261e:	e005      	b.n	800262c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002620:	6978      	ldr	r0, [r7, #20]
 8002622:	f001 fc47 	bl	8003eb4 <vPortFree>
 8002626:	e001      	b.n	800262c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002628:	2300      	movs	r3, #0
 800262a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d017      	beq.n	8002662 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800263a:	88fa      	ldrh	r2, [r7, #6]
 800263c:	2300      	movs	r3, #0
 800263e:	9303      	str	r3, [sp, #12]
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	9302      	str	r3, [sp, #8]
 8002644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002646:	9301      	str	r3, [sp, #4]
 8002648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	68b9      	ldr	r1, [r7, #8]
 8002650:	68f8      	ldr	r0, [r7, #12]
 8002652:	f000 f80e 	bl	8002672 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002656:	69f8      	ldr	r0, [r7, #28]
 8002658:	f000 f892 	bl	8002780 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800265c:	2301      	movs	r3, #1
 800265e:	61bb      	str	r3, [r7, #24]
 8002660:	e002      	b.n	8002668 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002662:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002666:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002668:	69bb      	ldr	r3, [r7, #24]
	}
 800266a:	4618      	mov	r0, r3
 800266c:	3720      	adds	r7, #32
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b088      	sub	sp, #32
 8002676:	af00      	add	r7, sp, #0
 8002678:	60f8      	str	r0, [r7, #12]
 800267a:	60b9      	str	r1, [r7, #8]
 800267c:	607a      	str	r2, [r7, #4]
 800267e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002682:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	461a      	mov	r2, r3
 800268a:	21a5      	movs	r1, #165	; 0xa5
 800268c:	f001 fd58 	bl	8004140 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002692:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800269a:	3b01      	subs	r3, #1
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	4413      	add	r3, r2
 80026a0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	f023 0307 	bic.w	r3, r3, #7
 80026a8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	f003 0307 	and.w	r3, r3, #7
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d00a      	beq.n	80026ca <prvInitialiseNewTask+0x58>
	__asm volatile
 80026b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026b8:	f383 8811 	msr	BASEPRI, r3
 80026bc:	f3bf 8f6f 	isb	sy
 80026c0:	f3bf 8f4f 	dsb	sy
 80026c4:	617b      	str	r3, [r7, #20]
}
 80026c6:	bf00      	nop
 80026c8:	e7fe      	b.n	80026c8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026ca:	2300      	movs	r3, #0
 80026cc:	61fb      	str	r3, [r7, #28]
 80026ce:	e012      	b.n	80026f6 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80026d0:	68ba      	ldr	r2, [r7, #8]
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	4413      	add	r3, r2
 80026d6:	7819      	ldrb	r1, [r3, #0]
 80026d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	4413      	add	r3, r2
 80026de:	3334      	adds	r3, #52	; 0x34
 80026e0:	460a      	mov	r2, r1
 80026e2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	4413      	add	r3, r2
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d006      	beq.n	80026fe <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	3301      	adds	r3, #1
 80026f4:	61fb      	str	r3, [r7, #28]
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	2b0f      	cmp	r3, #15
 80026fa:	d9e9      	bls.n	80026d0 <prvInitialiseNewTask+0x5e>
 80026fc:	e000      	b.n	8002700 <prvInitialiseNewTask+0x8e>
		{
			break;
 80026fe:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800270a:	2b37      	cmp	r3, #55	; 0x37
 800270c:	d901      	bls.n	8002712 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800270e:	2337      	movs	r3, #55	; 0x37
 8002710:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002714:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002716:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800271a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800271c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800271e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002720:	2200      	movs	r2, #0
 8002722:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002726:	3304      	adds	r3, #4
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff f98c 	bl	8001a46 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800272e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002730:	3318      	adds	r3, #24
 8002732:	4618      	mov	r0, r3
 8002734:	f7ff f987 	bl	8001a46 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800273a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800273c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800273e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002740:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002746:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800274c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800274e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002750:	2200      	movs	r2, #0
 8002752:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002756:	2200      	movs	r2, #0
 8002758:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800275c:	683a      	ldr	r2, [r7, #0]
 800275e:	68f9      	ldr	r1, [r7, #12]
 8002760:	69b8      	ldr	r0, [r7, #24]
 8002762:	f001 f8ef 	bl	8003944 <pxPortInitialiseStack>
 8002766:	4602      	mov	r2, r0
 8002768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800276a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800276c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800276e:	2b00      	cmp	r3, #0
 8002770:	d002      	beq.n	8002778 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002774:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002776:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002778:	bf00      	nop
 800277a:	3720      	adds	r7, #32
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002788:	f001 f9d0 	bl	8003b2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800278c:	4b2d      	ldr	r3, [pc, #180]	; (8002844 <prvAddNewTaskToReadyList+0xc4>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	3301      	adds	r3, #1
 8002792:	4a2c      	ldr	r2, [pc, #176]	; (8002844 <prvAddNewTaskToReadyList+0xc4>)
 8002794:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002796:	4b2c      	ldr	r3, [pc, #176]	; (8002848 <prvAddNewTaskToReadyList+0xc8>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d109      	bne.n	80027b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800279e:	4a2a      	ldr	r2, [pc, #168]	; (8002848 <prvAddNewTaskToReadyList+0xc8>)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80027a4:	4b27      	ldr	r3, [pc, #156]	; (8002844 <prvAddNewTaskToReadyList+0xc4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d110      	bne.n	80027ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80027ac:	f000 fc16 	bl	8002fdc <prvInitialiseTaskLists>
 80027b0:	e00d      	b.n	80027ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80027b2:	4b26      	ldr	r3, [pc, #152]	; (800284c <prvAddNewTaskToReadyList+0xcc>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d109      	bne.n	80027ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80027ba:	4b23      	ldr	r3, [pc, #140]	; (8002848 <prvAddNewTaskToReadyList+0xc8>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d802      	bhi.n	80027ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80027c8:	4a1f      	ldr	r2, [pc, #124]	; (8002848 <prvAddNewTaskToReadyList+0xc8>)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80027ce:	4b20      	ldr	r3, [pc, #128]	; (8002850 <prvAddNewTaskToReadyList+0xd0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	3301      	adds	r3, #1
 80027d4:	4a1e      	ldr	r2, [pc, #120]	; (8002850 <prvAddNewTaskToReadyList+0xd0>)
 80027d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80027d8:	4b1d      	ldr	r3, [pc, #116]	; (8002850 <prvAddNewTaskToReadyList+0xd0>)
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027e4:	4b1b      	ldr	r3, [pc, #108]	; (8002854 <prvAddNewTaskToReadyList+0xd4>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d903      	bls.n	80027f4 <prvAddNewTaskToReadyList+0x74>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f0:	4a18      	ldr	r2, [pc, #96]	; (8002854 <prvAddNewTaskToReadyList+0xd4>)
 80027f2:	6013      	str	r3, [r2, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f8:	4613      	mov	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4a15      	ldr	r2, [pc, #84]	; (8002858 <prvAddNewTaskToReadyList+0xd8>)
 8002802:	441a      	add	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	3304      	adds	r3, #4
 8002808:	4619      	mov	r1, r3
 800280a:	4610      	mov	r0, r2
 800280c:	f7ff f927 	bl	8001a5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002810:	f001 f9bc 	bl	8003b8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002814:	4b0d      	ldr	r3, [pc, #52]	; (800284c <prvAddNewTaskToReadyList+0xcc>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d00e      	beq.n	800283a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800281c:	4b0a      	ldr	r3, [pc, #40]	; (8002848 <prvAddNewTaskToReadyList+0xc8>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002826:	429a      	cmp	r2, r3
 8002828:	d207      	bcs.n	800283a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800282a:	4b0c      	ldr	r3, [pc, #48]	; (800285c <prvAddNewTaskToReadyList+0xdc>)
 800282c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	f3bf 8f4f 	dsb	sy
 8002836:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800283a:	bf00      	nop
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	20000bbc 	.word	0x20000bbc
 8002848:	200006e8 	.word	0x200006e8
 800284c:	20000bc8 	.word	0x20000bc8
 8002850:	20000bd8 	.word	0x20000bd8
 8002854:	20000bc4 	.word	0x20000bc4
 8002858:	200006ec 	.word	0x200006ec
 800285c:	e000ed04 	.word	0xe000ed04

08002860 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002868:	2300      	movs	r3, #0
 800286a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d017      	beq.n	80028a2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002872:	4b13      	ldr	r3, [pc, #76]	; (80028c0 <vTaskDelay+0x60>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00a      	beq.n	8002890 <vTaskDelay+0x30>
	__asm volatile
 800287a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800287e:	f383 8811 	msr	BASEPRI, r3
 8002882:	f3bf 8f6f 	isb	sy
 8002886:	f3bf 8f4f 	dsb	sy
 800288a:	60bb      	str	r3, [r7, #8]
}
 800288c:	bf00      	nop
 800288e:	e7fe      	b.n	800288e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002890:	f000 f880 	bl	8002994 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002894:	2100      	movs	r1, #0
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f000 fcee 	bl	8003278 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800289c:	f000 f888 	bl	80029b0 <xTaskResumeAll>
 80028a0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d107      	bne.n	80028b8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80028a8:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <vTaskDelay+0x64>)
 80028aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	f3bf 8f4f 	dsb	sy
 80028b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80028b8:	bf00      	nop
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	20000be4 	.word	0x20000be4
 80028c4:	e000ed04 	.word	0xe000ed04

080028c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08a      	sub	sp, #40	; 0x28
 80028cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80028d2:	2300      	movs	r3, #0
 80028d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80028d6:	463a      	mov	r2, r7
 80028d8:	1d39      	adds	r1, r7, #4
 80028da:	f107 0308 	add.w	r3, r7, #8
 80028de:	4618      	mov	r0, r3
 80028e0:	f7ff f860 	bl	80019a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80028e4:	6839      	ldr	r1, [r7, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	68ba      	ldr	r2, [r7, #8]
 80028ea:	9202      	str	r2, [sp, #8]
 80028ec:	9301      	str	r3, [sp, #4]
 80028ee:	2300      	movs	r3, #0
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	2300      	movs	r3, #0
 80028f4:	460a      	mov	r2, r1
 80028f6:	4921      	ldr	r1, [pc, #132]	; (800297c <vTaskStartScheduler+0xb4>)
 80028f8:	4821      	ldr	r0, [pc, #132]	; (8002980 <vTaskStartScheduler+0xb8>)
 80028fa:	f7ff fe19 	bl	8002530 <xTaskCreateStatic>
 80028fe:	4603      	mov	r3, r0
 8002900:	4a20      	ldr	r2, [pc, #128]	; (8002984 <vTaskStartScheduler+0xbc>)
 8002902:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002904:	4b1f      	ldr	r3, [pc, #124]	; (8002984 <vTaskStartScheduler+0xbc>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d002      	beq.n	8002912 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800290c:	2301      	movs	r3, #1
 800290e:	617b      	str	r3, [r7, #20]
 8002910:	e001      	b.n	8002916 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002912:	2300      	movs	r3, #0
 8002914:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d102      	bne.n	8002922 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800291c:	f000 fd00 	bl	8003320 <xTimerCreateTimerTask>
 8002920:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d116      	bne.n	8002956 <vTaskStartScheduler+0x8e>
	__asm volatile
 8002928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800292c:	f383 8811 	msr	BASEPRI, r3
 8002930:	f3bf 8f6f 	isb	sy
 8002934:	f3bf 8f4f 	dsb	sy
 8002938:	613b      	str	r3, [r7, #16]
}
 800293a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800293c:	4b12      	ldr	r3, [pc, #72]	; (8002988 <vTaskStartScheduler+0xc0>)
 800293e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002942:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002944:	4b11      	ldr	r3, [pc, #68]	; (800298c <vTaskStartScheduler+0xc4>)
 8002946:	2201      	movs	r2, #1
 8002948:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800294a:	4b11      	ldr	r3, [pc, #68]	; (8002990 <vTaskStartScheduler+0xc8>)
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002950:	f001 f87a 	bl	8003a48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002954:	e00e      	b.n	8002974 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800295c:	d10a      	bne.n	8002974 <vTaskStartScheduler+0xac>
	__asm volatile
 800295e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002962:	f383 8811 	msr	BASEPRI, r3
 8002966:	f3bf 8f6f 	isb	sy
 800296a:	f3bf 8f4f 	dsb	sy
 800296e:	60fb      	str	r3, [r7, #12]
}
 8002970:	bf00      	nop
 8002972:	e7fe      	b.n	8002972 <vTaskStartScheduler+0xaa>
}
 8002974:	bf00      	nop
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	08004190 	.word	0x08004190
 8002980:	08002fad 	.word	0x08002fad
 8002984:	20000be0 	.word	0x20000be0
 8002988:	20000bdc 	.word	0x20000bdc
 800298c:	20000bc8 	.word	0x20000bc8
 8002990:	20000bc0 	.word	0x20000bc0

08002994 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002998:	4b04      	ldr	r3, [pc, #16]	; (80029ac <vTaskSuspendAll+0x18>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	3301      	adds	r3, #1
 800299e:	4a03      	ldr	r2, [pc, #12]	; (80029ac <vTaskSuspendAll+0x18>)
 80029a0:	6013      	str	r3, [r2, #0]
}
 80029a2:	bf00      	nop
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc80      	pop	{r7}
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	20000be4 	.word	0x20000be4

080029b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80029b6:	2300      	movs	r3, #0
 80029b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80029ba:	2300      	movs	r3, #0
 80029bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80029be:	4b42      	ldr	r3, [pc, #264]	; (8002ac8 <xTaskResumeAll+0x118>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10a      	bne.n	80029dc <xTaskResumeAll+0x2c>
	__asm volatile
 80029c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ca:	f383 8811 	msr	BASEPRI, r3
 80029ce:	f3bf 8f6f 	isb	sy
 80029d2:	f3bf 8f4f 	dsb	sy
 80029d6:	603b      	str	r3, [r7, #0]
}
 80029d8:	bf00      	nop
 80029da:	e7fe      	b.n	80029da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80029dc:	f001 f8a6 	bl	8003b2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80029e0:	4b39      	ldr	r3, [pc, #228]	; (8002ac8 <xTaskResumeAll+0x118>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	3b01      	subs	r3, #1
 80029e6:	4a38      	ldr	r2, [pc, #224]	; (8002ac8 <xTaskResumeAll+0x118>)
 80029e8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029ea:	4b37      	ldr	r3, [pc, #220]	; (8002ac8 <xTaskResumeAll+0x118>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d162      	bne.n	8002ab8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80029f2:	4b36      	ldr	r3, [pc, #216]	; (8002acc <xTaskResumeAll+0x11c>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d05e      	beq.n	8002ab8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029fa:	e02f      	b.n	8002a5c <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80029fc:	4b34      	ldr	r3, [pc, #208]	; (8002ad0 <xTaskResumeAll+0x120>)
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	3318      	adds	r3, #24
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff f883 	bl	8001b14 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	3304      	adds	r3, #4
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff f87e 	bl	8001b14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a1c:	4b2d      	ldr	r3, [pc, #180]	; (8002ad4 <xTaskResumeAll+0x124>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d903      	bls.n	8002a2c <xTaskResumeAll+0x7c>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a28:	4a2a      	ldr	r2, [pc, #168]	; (8002ad4 <xTaskResumeAll+0x124>)
 8002a2a:	6013      	str	r3, [r2, #0]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a30:	4613      	mov	r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4413      	add	r3, r2
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	4a27      	ldr	r2, [pc, #156]	; (8002ad8 <xTaskResumeAll+0x128>)
 8002a3a:	441a      	add	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	3304      	adds	r3, #4
 8002a40:	4619      	mov	r1, r3
 8002a42:	4610      	mov	r0, r2
 8002a44:	f7ff f80b 	bl	8001a5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a4c:	4b23      	ldr	r3, [pc, #140]	; (8002adc <xTaskResumeAll+0x12c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d302      	bcc.n	8002a5c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8002a56:	4b22      	ldr	r3, [pc, #136]	; (8002ae0 <xTaskResumeAll+0x130>)
 8002a58:	2201      	movs	r2, #1
 8002a5a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a5c:	4b1c      	ldr	r3, [pc, #112]	; (8002ad0 <xTaskResumeAll+0x120>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1cb      	bne.n	80029fc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002a6a:	f000 fb55 	bl	8003118 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002a6e:	4b1d      	ldr	r3, [pc, #116]	; (8002ae4 <xTaskResumeAll+0x134>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d010      	beq.n	8002a9c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002a7a:	f000 f845 	bl	8002b08 <xTaskIncrementTick>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d002      	beq.n	8002a8a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8002a84:	4b16      	ldr	r3, [pc, #88]	; (8002ae0 <xTaskResumeAll+0x130>)
 8002a86:	2201      	movs	r2, #1
 8002a88:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1f1      	bne.n	8002a7a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8002a96:	4b13      	ldr	r3, [pc, #76]	; (8002ae4 <xTaskResumeAll+0x134>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002a9c:	4b10      	ldr	r3, [pc, #64]	; (8002ae0 <xTaskResumeAll+0x130>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d009      	beq.n	8002ab8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002aa8:	4b0f      	ldr	r3, [pc, #60]	; (8002ae8 <xTaskResumeAll+0x138>)
 8002aaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	f3bf 8f4f 	dsb	sy
 8002ab4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002ab8:	f001 f868 	bl	8003b8c <vPortExitCritical>

	return xAlreadyYielded;
 8002abc:	68bb      	ldr	r3, [r7, #8]
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	20000be4 	.word	0x20000be4
 8002acc:	20000bbc 	.word	0x20000bbc
 8002ad0:	20000b7c 	.word	0x20000b7c
 8002ad4:	20000bc4 	.word	0x20000bc4
 8002ad8:	200006ec 	.word	0x200006ec
 8002adc:	200006e8 	.word	0x200006e8
 8002ae0:	20000bd0 	.word	0x20000bd0
 8002ae4:	20000bcc 	.word	0x20000bcc
 8002ae8:	e000ed04 	.word	0xe000ed04

08002aec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002af2:	4b04      	ldr	r3, [pc, #16]	; (8002b04 <xTaskGetTickCount+0x18>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002af8:	687b      	ldr	r3, [r7, #4]
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr
 8002b04:	20000bc0 	.word	0x20000bc0

08002b08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b086      	sub	sp, #24
 8002b0c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b12:	4b51      	ldr	r3, [pc, #324]	; (8002c58 <xTaskIncrementTick+0x150>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f040 808e 	bne.w	8002c38 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002b1c:	4b4f      	ldr	r3, [pc, #316]	; (8002c5c <xTaskIncrementTick+0x154>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	3301      	adds	r3, #1
 8002b22:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002b24:	4a4d      	ldr	r2, [pc, #308]	; (8002c5c <xTaskIncrementTick+0x154>)
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d120      	bne.n	8002b72 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002b30:	4b4b      	ldr	r3, [pc, #300]	; (8002c60 <xTaskIncrementTick+0x158>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d00a      	beq.n	8002b50 <xTaskIncrementTick+0x48>
	__asm volatile
 8002b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b3e:	f383 8811 	msr	BASEPRI, r3
 8002b42:	f3bf 8f6f 	isb	sy
 8002b46:	f3bf 8f4f 	dsb	sy
 8002b4a:	603b      	str	r3, [r7, #0]
}
 8002b4c:	bf00      	nop
 8002b4e:	e7fe      	b.n	8002b4e <xTaskIncrementTick+0x46>
 8002b50:	4b43      	ldr	r3, [pc, #268]	; (8002c60 <xTaskIncrementTick+0x158>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	60fb      	str	r3, [r7, #12]
 8002b56:	4b43      	ldr	r3, [pc, #268]	; (8002c64 <xTaskIncrementTick+0x15c>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a41      	ldr	r2, [pc, #260]	; (8002c60 <xTaskIncrementTick+0x158>)
 8002b5c:	6013      	str	r3, [r2, #0]
 8002b5e:	4a41      	ldr	r2, [pc, #260]	; (8002c64 <xTaskIncrementTick+0x15c>)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6013      	str	r3, [r2, #0]
 8002b64:	4b40      	ldr	r3, [pc, #256]	; (8002c68 <xTaskIncrementTick+0x160>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	4a3f      	ldr	r2, [pc, #252]	; (8002c68 <xTaskIncrementTick+0x160>)
 8002b6c:	6013      	str	r3, [r2, #0]
 8002b6e:	f000 fad3 	bl	8003118 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002b72:	4b3e      	ldr	r3, [pc, #248]	; (8002c6c <xTaskIncrementTick+0x164>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d34e      	bcc.n	8002c1a <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b7c:	4b38      	ldr	r3, [pc, #224]	; (8002c60 <xTaskIncrementTick+0x158>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <xTaskIncrementTick+0x82>
 8002b86:	2301      	movs	r3, #1
 8002b88:	e000      	b.n	8002b8c <xTaskIncrementTick+0x84>
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d004      	beq.n	8002b9a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b90:	4b36      	ldr	r3, [pc, #216]	; (8002c6c <xTaskIncrementTick+0x164>)
 8002b92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002b96:	601a      	str	r2, [r3, #0]
					break;
 8002b98:	e03f      	b.n	8002c1a <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002b9a:	4b31      	ldr	r3, [pc, #196]	; (8002c60 <xTaskIncrementTick+0x158>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d203      	bcs.n	8002bba <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002bb2:	4a2e      	ldr	r2, [pc, #184]	; (8002c6c <xTaskIncrementTick+0x164>)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6013      	str	r3, [r2, #0]
						break;
 8002bb8:	e02f      	b.n	8002c1a <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fe ffa8 	bl	8001b14 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d004      	beq.n	8002bd6 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	3318      	adds	r3, #24
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7fe ff9f 	bl	8001b14 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bda:	4b25      	ldr	r3, [pc, #148]	; (8002c70 <xTaskIncrementTick+0x168>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d903      	bls.n	8002bea <xTaskIncrementTick+0xe2>
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be6:	4a22      	ldr	r2, [pc, #136]	; (8002c70 <xTaskIncrementTick+0x168>)
 8002be8:	6013      	str	r3, [r2, #0]
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bee:	4613      	mov	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4413      	add	r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	4a1f      	ldr	r2, [pc, #124]	; (8002c74 <xTaskIncrementTick+0x16c>)
 8002bf8:	441a      	add	r2, r3
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	3304      	adds	r3, #4
 8002bfe:	4619      	mov	r1, r3
 8002c00:	4610      	mov	r0, r2
 8002c02:	f7fe ff2c 	bl	8001a5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c0a:	4b1b      	ldr	r3, [pc, #108]	; (8002c78 <xTaskIncrementTick+0x170>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d3b3      	bcc.n	8002b7c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002c14:	2301      	movs	r3, #1
 8002c16:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c18:	e7b0      	b.n	8002b7c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002c1a:	4b17      	ldr	r3, [pc, #92]	; (8002c78 <xTaskIncrementTick+0x170>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c20:	4914      	ldr	r1, [pc, #80]	; (8002c74 <xTaskIncrementTick+0x16c>)
 8002c22:	4613      	mov	r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	4413      	add	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	440b      	add	r3, r1
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d907      	bls.n	8002c42 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8002c32:	2301      	movs	r3, #1
 8002c34:	617b      	str	r3, [r7, #20]
 8002c36:	e004      	b.n	8002c42 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002c38:	4b10      	ldr	r3, [pc, #64]	; (8002c7c <xTaskIncrementTick+0x174>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	4a0f      	ldr	r2, [pc, #60]	; (8002c7c <xTaskIncrementTick+0x174>)
 8002c40:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002c42:	4b0f      	ldr	r3, [pc, #60]	; (8002c80 <xTaskIncrementTick+0x178>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002c4e:	697b      	ldr	r3, [r7, #20]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3718      	adds	r7, #24
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	20000be4 	.word	0x20000be4
 8002c5c:	20000bc0 	.word	0x20000bc0
 8002c60:	20000b74 	.word	0x20000b74
 8002c64:	20000b78 	.word	0x20000b78
 8002c68:	20000bd4 	.word	0x20000bd4
 8002c6c:	20000bdc 	.word	0x20000bdc
 8002c70:	20000bc4 	.word	0x20000bc4
 8002c74:	200006ec 	.word	0x200006ec
 8002c78:	200006e8 	.word	0x200006e8
 8002c7c:	20000bcc 	.word	0x20000bcc
 8002c80:	20000bd0 	.word	0x20000bd0

08002c84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c8a:	4b27      	ldr	r3, [pc, #156]	; (8002d28 <vTaskSwitchContext+0xa4>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002c92:	4b26      	ldr	r3, [pc, #152]	; (8002d2c <vTaskSwitchContext+0xa8>)
 8002c94:	2201      	movs	r2, #1
 8002c96:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002c98:	e041      	b.n	8002d1e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8002c9a:	4b24      	ldr	r3, [pc, #144]	; (8002d2c <vTaskSwitchContext+0xa8>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002ca0:	4b23      	ldr	r3, [pc, #140]	; (8002d30 <vTaskSwitchContext+0xac>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	e010      	b.n	8002cca <vTaskSwitchContext+0x46>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d10a      	bne.n	8002cc4 <vTaskSwitchContext+0x40>
	__asm volatile
 8002cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb2:	f383 8811 	msr	BASEPRI, r3
 8002cb6:	f3bf 8f6f 	isb	sy
 8002cba:	f3bf 8f4f 	dsb	sy
 8002cbe:	607b      	str	r3, [r7, #4]
}
 8002cc0:	bf00      	nop
 8002cc2:	e7fe      	b.n	8002cc2 <vTaskSwitchContext+0x3e>
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	60fb      	str	r3, [r7, #12]
 8002cca:	491a      	ldr	r1, [pc, #104]	; (8002d34 <vTaskSwitchContext+0xb0>)
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4413      	add	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d0e4      	beq.n	8002ca8 <vTaskSwitchContext+0x24>
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	4413      	add	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4a12      	ldr	r2, [pc, #72]	; (8002d34 <vTaskSwitchContext+0xb0>)
 8002cea:	4413      	add	r3, r2
 8002cec:	60bb      	str	r3, [r7, #8]
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	605a      	str	r2, [r3, #4]
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	685a      	ldr	r2, [r3, #4]
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	3308      	adds	r3, #8
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d104      	bne.n	8002d0e <vTaskSwitchContext+0x8a>
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	685a      	ldr	r2, [r3, #4]
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	4a08      	ldr	r2, [pc, #32]	; (8002d38 <vTaskSwitchContext+0xb4>)
 8002d16:	6013      	str	r3, [r2, #0]
 8002d18:	4a05      	ldr	r2, [pc, #20]	; (8002d30 <vTaskSwitchContext+0xac>)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6013      	str	r3, [r2, #0]
}
 8002d1e:	bf00      	nop
 8002d20:	3714      	adds	r7, #20
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr
 8002d28:	20000be4 	.word	0x20000be4
 8002d2c:	20000bd0 	.word	0x20000bd0
 8002d30:	20000bc4 	.word	0x20000bc4
 8002d34:	200006ec 	.word	0x200006ec
 8002d38:	200006e8 	.word	0x200006e8

08002d3c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10a      	bne.n	8002d62 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8002d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d50:	f383 8811 	msr	BASEPRI, r3
 8002d54:	f3bf 8f6f 	isb	sy
 8002d58:	f3bf 8f4f 	dsb	sy
 8002d5c:	60fb      	str	r3, [r7, #12]
}
 8002d5e:	bf00      	nop
 8002d60:	e7fe      	b.n	8002d60 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002d62:	4b07      	ldr	r3, [pc, #28]	; (8002d80 <vTaskPlaceOnEventList+0x44>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	3318      	adds	r3, #24
 8002d68:	4619      	mov	r1, r3
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7fe fe9a 	bl	8001aa4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002d70:	2101      	movs	r1, #1
 8002d72:	6838      	ldr	r0, [r7, #0]
 8002d74:	f000 fa80 	bl	8003278 <prvAddCurrentTaskToDelayedList>
}
 8002d78:	bf00      	nop
 8002d7a:	3710      	adds	r7, #16
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	200006e8 	.word	0x200006e8

08002d84 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d10a      	bne.n	8002dac <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8002d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d9a:	f383 8811 	msr	BASEPRI, r3
 8002d9e:	f3bf 8f6f 	isb	sy
 8002da2:	f3bf 8f4f 	dsb	sy
 8002da6:	617b      	str	r3, [r7, #20]
}
 8002da8:	bf00      	nop
 8002daa:	e7fe      	b.n	8002daa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002dac:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <vTaskPlaceOnEventListRestricted+0x54>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	3318      	adds	r3, #24
 8002db2:	4619      	mov	r1, r3
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f7fe fe52 	bl	8001a5e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d002      	beq.n	8002dc6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8002dc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002dc4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002dc6:	6879      	ldr	r1, [r7, #4]
 8002dc8:	68b8      	ldr	r0, [r7, #8]
 8002dca:	f000 fa55 	bl	8003278 <prvAddCurrentTaskToDelayedList>
	}
 8002dce:	bf00      	nop
 8002dd0:	3718      	adds	r7, #24
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	200006e8 	.word	0x200006e8

08002ddc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b086      	sub	sp, #24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d10a      	bne.n	8002e08 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8002df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002df6:	f383 8811 	msr	BASEPRI, r3
 8002dfa:	f3bf 8f6f 	isb	sy
 8002dfe:	f3bf 8f4f 	dsb	sy
 8002e02:	60fb      	str	r3, [r7, #12]
}
 8002e04:	bf00      	nop
 8002e06:	e7fe      	b.n	8002e06 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	3318      	adds	r3, #24
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7fe fe81 	bl	8001b14 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e12:	4b1e      	ldr	r3, [pc, #120]	; (8002e8c <xTaskRemoveFromEventList+0xb0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d11d      	bne.n	8002e56 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	3304      	adds	r3, #4
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7fe fe78 	bl	8001b14 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e28:	4b19      	ldr	r3, [pc, #100]	; (8002e90 <xTaskRemoveFromEventList+0xb4>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d903      	bls.n	8002e38 <xTaskRemoveFromEventList+0x5c>
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e34:	4a16      	ldr	r2, [pc, #88]	; (8002e90 <xTaskRemoveFromEventList+0xb4>)
 8002e36:	6013      	str	r3, [r2, #0]
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	4413      	add	r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	4a13      	ldr	r2, [pc, #76]	; (8002e94 <xTaskRemoveFromEventList+0xb8>)
 8002e46:	441a      	add	r2, r3
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	3304      	adds	r3, #4
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	4610      	mov	r0, r2
 8002e50:	f7fe fe05 	bl	8001a5e <vListInsertEnd>
 8002e54:	e005      	b.n	8002e62 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	3318      	adds	r3, #24
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	480e      	ldr	r0, [pc, #56]	; (8002e98 <xTaskRemoveFromEventList+0xbc>)
 8002e5e:	f7fe fdfe 	bl	8001a5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e66:	4b0d      	ldr	r3, [pc, #52]	; (8002e9c <xTaskRemoveFromEventList+0xc0>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d905      	bls.n	8002e7c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002e70:	2301      	movs	r3, #1
 8002e72:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002e74:	4b0a      	ldr	r3, [pc, #40]	; (8002ea0 <xTaskRemoveFromEventList+0xc4>)
 8002e76:	2201      	movs	r2, #1
 8002e78:	601a      	str	r2, [r3, #0]
 8002e7a:	e001      	b.n	8002e80 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8002e80:	697b      	ldr	r3, [r7, #20]
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3718      	adds	r7, #24
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	20000be4 	.word	0x20000be4
 8002e90:	20000bc4 	.word	0x20000bc4
 8002e94:	200006ec 	.word	0x200006ec
 8002e98:	20000b7c 	.word	0x20000b7c
 8002e9c:	200006e8 	.word	0x200006e8
 8002ea0:	20000bd0 	.word	0x20000bd0

08002ea4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002eac:	4b06      	ldr	r3, [pc, #24]	; (8002ec8 <vTaskInternalSetTimeOutState+0x24>)
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002eb4:	4b05      	ldr	r3, [pc, #20]	; (8002ecc <vTaskInternalSetTimeOutState+0x28>)
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	605a      	str	r2, [r3, #4]
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bc80      	pop	{r7}
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	20000bd4 	.word	0x20000bd4
 8002ecc:	20000bc0 	.word	0x20000bc0

08002ed0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b088      	sub	sp, #32
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d10a      	bne.n	8002ef6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8002ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ee4:	f383 8811 	msr	BASEPRI, r3
 8002ee8:	f3bf 8f6f 	isb	sy
 8002eec:	f3bf 8f4f 	dsb	sy
 8002ef0:	613b      	str	r3, [r7, #16]
}
 8002ef2:	bf00      	nop
 8002ef4:	e7fe      	b.n	8002ef4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d10a      	bne.n	8002f12 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8002efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f00:	f383 8811 	msr	BASEPRI, r3
 8002f04:	f3bf 8f6f 	isb	sy
 8002f08:	f3bf 8f4f 	dsb	sy
 8002f0c:	60fb      	str	r3, [r7, #12]
}
 8002f0e:	bf00      	nop
 8002f10:	e7fe      	b.n	8002f10 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8002f12:	f000 fe0b 	bl	8003b2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002f16:	4b1d      	ldr	r3, [pc, #116]	; (8002f8c <xTaskCheckForTimeOut+0xbc>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f2e:	d102      	bne.n	8002f36 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002f30:	2300      	movs	r3, #0
 8002f32:	61fb      	str	r3, [r7, #28]
 8002f34:	e023      	b.n	8002f7e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	4b15      	ldr	r3, [pc, #84]	; (8002f90 <xTaskCheckForTimeOut+0xc0>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d007      	beq.n	8002f52 <xTaskCheckForTimeOut+0x82>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d302      	bcc.n	8002f52 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	61fb      	str	r3, [r7, #28]
 8002f50:	e015      	b.n	8002f7e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	697a      	ldr	r2, [r7, #20]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d20b      	bcs.n	8002f74 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	1ad2      	subs	r2, r2, r3
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f7ff ff9b 	bl	8002ea4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	61fb      	str	r3, [r7, #28]
 8002f72:	e004      	b.n	8002f7e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002f7e:	f000 fe05 	bl	8003b8c <vPortExitCritical>

	return xReturn;
 8002f82:	69fb      	ldr	r3, [r7, #28]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3720      	adds	r7, #32
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	20000bc0 	.word	0x20000bc0
 8002f90:	20000bd4 	.word	0x20000bd4

08002f94 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002f98:	4b03      	ldr	r3, [pc, #12]	; (8002fa8 <vTaskMissedYield+0x14>)
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	601a      	str	r2, [r3, #0]
}
 8002f9e:	bf00      	nop
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	20000bd0 	.word	0x20000bd0

08002fac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002fb4:	f000 f852 	bl	800305c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <prvIdleTask+0x28>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d9f9      	bls.n	8002fb4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002fc0:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <prvIdleTask+0x2c>)
 8002fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002fd0:	e7f0      	b.n	8002fb4 <prvIdleTask+0x8>
 8002fd2:	bf00      	nop
 8002fd4:	200006ec 	.word	0x200006ec
 8002fd8:	e000ed04 	.word	0xe000ed04

08002fdc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	607b      	str	r3, [r7, #4]
 8002fe6:	e00c      	b.n	8003002 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	4413      	add	r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	4a12      	ldr	r2, [pc, #72]	; (800303c <prvInitialiseTaskLists+0x60>)
 8002ff4:	4413      	add	r3, r2
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7fe fd06 	bl	8001a08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	3301      	adds	r3, #1
 8003000:	607b      	str	r3, [r7, #4]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b37      	cmp	r3, #55	; 0x37
 8003006:	d9ef      	bls.n	8002fe8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003008:	480d      	ldr	r0, [pc, #52]	; (8003040 <prvInitialiseTaskLists+0x64>)
 800300a:	f7fe fcfd 	bl	8001a08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800300e:	480d      	ldr	r0, [pc, #52]	; (8003044 <prvInitialiseTaskLists+0x68>)
 8003010:	f7fe fcfa 	bl	8001a08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003014:	480c      	ldr	r0, [pc, #48]	; (8003048 <prvInitialiseTaskLists+0x6c>)
 8003016:	f7fe fcf7 	bl	8001a08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800301a:	480c      	ldr	r0, [pc, #48]	; (800304c <prvInitialiseTaskLists+0x70>)
 800301c:	f7fe fcf4 	bl	8001a08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003020:	480b      	ldr	r0, [pc, #44]	; (8003050 <prvInitialiseTaskLists+0x74>)
 8003022:	f7fe fcf1 	bl	8001a08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003026:	4b0b      	ldr	r3, [pc, #44]	; (8003054 <prvInitialiseTaskLists+0x78>)
 8003028:	4a05      	ldr	r2, [pc, #20]	; (8003040 <prvInitialiseTaskLists+0x64>)
 800302a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800302c:	4b0a      	ldr	r3, [pc, #40]	; (8003058 <prvInitialiseTaskLists+0x7c>)
 800302e:	4a05      	ldr	r2, [pc, #20]	; (8003044 <prvInitialiseTaskLists+0x68>)
 8003030:	601a      	str	r2, [r3, #0]
}
 8003032:	bf00      	nop
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	200006ec 	.word	0x200006ec
 8003040:	20000b4c 	.word	0x20000b4c
 8003044:	20000b60 	.word	0x20000b60
 8003048:	20000b7c 	.word	0x20000b7c
 800304c:	20000b90 	.word	0x20000b90
 8003050:	20000ba8 	.word	0x20000ba8
 8003054:	20000b74 	.word	0x20000b74
 8003058:	20000b78 	.word	0x20000b78

0800305c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003062:	e019      	b.n	8003098 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003064:	f000 fd62 	bl	8003b2c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003068:	4b10      	ldr	r3, [pc, #64]	; (80030ac <prvCheckTasksWaitingTermination+0x50>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3304      	adds	r3, #4
 8003074:	4618      	mov	r0, r3
 8003076:	f7fe fd4d 	bl	8001b14 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800307a:	4b0d      	ldr	r3, [pc, #52]	; (80030b0 <prvCheckTasksWaitingTermination+0x54>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	3b01      	subs	r3, #1
 8003080:	4a0b      	ldr	r2, [pc, #44]	; (80030b0 <prvCheckTasksWaitingTermination+0x54>)
 8003082:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003084:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <prvCheckTasksWaitingTermination+0x58>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	3b01      	subs	r3, #1
 800308a:	4a0a      	ldr	r2, [pc, #40]	; (80030b4 <prvCheckTasksWaitingTermination+0x58>)
 800308c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800308e:	f000 fd7d 	bl	8003b8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 f810 	bl	80030b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003098:	4b06      	ldr	r3, [pc, #24]	; (80030b4 <prvCheckTasksWaitingTermination+0x58>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1e1      	bne.n	8003064 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80030a0:	bf00      	nop
 80030a2:	bf00      	nop
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	20000b90 	.word	0x20000b90
 80030b0:	20000bbc 	.word	0x20000bbc
 80030b4:	20000ba4 	.word	0x20000ba4

080030b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d108      	bne.n	80030dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	4618      	mov	r0, r3
 80030d0:	f000 fef0 	bl	8003eb4 <vPortFree>
				vPortFree( pxTCB );
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 feed 	bl	8003eb4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80030da:	e018      	b.n	800310e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d103      	bne.n	80030ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 fee4 	bl	8003eb4 <vPortFree>
	}
 80030ec:	e00f      	b.n	800310e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d00a      	beq.n	800310e <prvDeleteTCB+0x56>
	__asm volatile
 80030f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030fc:	f383 8811 	msr	BASEPRI, r3
 8003100:	f3bf 8f6f 	isb	sy
 8003104:	f3bf 8f4f 	dsb	sy
 8003108:	60fb      	str	r3, [r7, #12]
}
 800310a:	bf00      	nop
 800310c:	e7fe      	b.n	800310c <prvDeleteTCB+0x54>
	}
 800310e:	bf00      	nop
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
	...

08003118 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800311e:	4b0e      	ldr	r3, [pc, #56]	; (8003158 <prvResetNextTaskUnblockTime+0x40>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d101      	bne.n	800312c <prvResetNextTaskUnblockTime+0x14>
 8003128:	2301      	movs	r3, #1
 800312a:	e000      	b.n	800312e <prvResetNextTaskUnblockTime+0x16>
 800312c:	2300      	movs	r3, #0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d004      	beq.n	800313c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003132:	4b0a      	ldr	r3, [pc, #40]	; (800315c <prvResetNextTaskUnblockTime+0x44>)
 8003134:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003138:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800313a:	e008      	b.n	800314e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800313c:	4b06      	ldr	r3, [pc, #24]	; (8003158 <prvResetNextTaskUnblockTime+0x40>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	4a04      	ldr	r2, [pc, #16]	; (800315c <prvResetNextTaskUnblockTime+0x44>)
 800314c:	6013      	str	r3, [r2, #0]
}
 800314e:	bf00      	nop
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr
 8003158:	20000b74 	.word	0x20000b74
 800315c:	20000bdc 	.word	0x20000bdc

08003160 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003166:	4b0b      	ldr	r3, [pc, #44]	; (8003194 <xTaskGetSchedulerState+0x34>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d102      	bne.n	8003174 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800316e:	2301      	movs	r3, #1
 8003170:	607b      	str	r3, [r7, #4]
 8003172:	e008      	b.n	8003186 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003174:	4b08      	ldr	r3, [pc, #32]	; (8003198 <xTaskGetSchedulerState+0x38>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d102      	bne.n	8003182 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800317c:	2302      	movs	r3, #2
 800317e:	607b      	str	r3, [r7, #4]
 8003180:	e001      	b.n	8003186 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003182:	2300      	movs	r3, #0
 8003184:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003186:	687b      	ldr	r3, [r7, #4]
	}
 8003188:	4618      	mov	r0, r3
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	bc80      	pop	{r7}
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	20000bc8 	.word	0x20000bc8
 8003198:	20000be4 	.word	0x20000be4

0800319c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80031a8:	2300      	movs	r3, #0
 80031aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d056      	beq.n	8003260 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80031b2:	4b2e      	ldr	r3, [pc, #184]	; (800326c <xTaskPriorityDisinherit+0xd0>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	693a      	ldr	r2, [r7, #16]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d00a      	beq.n	80031d2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80031bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031c0:	f383 8811 	msr	BASEPRI, r3
 80031c4:	f3bf 8f6f 	isb	sy
 80031c8:	f3bf 8f4f 	dsb	sy
 80031cc:	60fb      	str	r3, [r7, #12]
}
 80031ce:	bf00      	nop
 80031d0:	e7fe      	b.n	80031d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10a      	bne.n	80031f0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80031da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031de:	f383 8811 	msr	BASEPRI, r3
 80031e2:	f3bf 8f6f 	isb	sy
 80031e6:	f3bf 8f4f 	dsb	sy
 80031ea:	60bb      	str	r3, [r7, #8]
}
 80031ec:	bf00      	nop
 80031ee:	e7fe      	b.n	80031ee <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031f4:	1e5a      	subs	r2, r3, #1
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003202:	429a      	cmp	r2, r3
 8003204:	d02c      	beq.n	8003260 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800320a:	2b00      	cmp	r3, #0
 800320c:	d128      	bne.n	8003260 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	3304      	adds	r3, #4
 8003212:	4618      	mov	r0, r3
 8003214:	f7fe fc7e 	bl	8001b14 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003224:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003230:	4b0f      	ldr	r3, [pc, #60]	; (8003270 <xTaskPriorityDisinherit+0xd4>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	429a      	cmp	r2, r3
 8003236:	d903      	bls.n	8003240 <xTaskPriorityDisinherit+0xa4>
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323c:	4a0c      	ldr	r2, [pc, #48]	; (8003270 <xTaskPriorityDisinherit+0xd4>)
 800323e:	6013      	str	r3, [r2, #0]
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003244:	4613      	mov	r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	4413      	add	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4a09      	ldr	r2, [pc, #36]	; (8003274 <xTaskPriorityDisinherit+0xd8>)
 800324e:	441a      	add	r2, r3
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	3304      	adds	r3, #4
 8003254:	4619      	mov	r1, r3
 8003256:	4610      	mov	r0, r2
 8003258:	f7fe fc01 	bl	8001a5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800325c:	2301      	movs	r3, #1
 800325e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003260:	697b      	ldr	r3, [r7, #20]
	}
 8003262:	4618      	mov	r0, r3
 8003264:	3718      	adds	r7, #24
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	200006e8 	.word	0x200006e8
 8003270:	20000bc4 	.word	0x20000bc4
 8003274:	200006ec 	.word	0x200006ec

08003278 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003282:	4b21      	ldr	r3, [pc, #132]	; (8003308 <prvAddCurrentTaskToDelayedList+0x90>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003288:	4b20      	ldr	r3, [pc, #128]	; (800330c <prvAddCurrentTaskToDelayedList+0x94>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	3304      	adds	r3, #4
 800328e:	4618      	mov	r0, r3
 8003290:	f7fe fc40 	bl	8001b14 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800329a:	d10a      	bne.n	80032b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d007      	beq.n	80032b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80032a2:	4b1a      	ldr	r3, [pc, #104]	; (800330c <prvAddCurrentTaskToDelayedList+0x94>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	3304      	adds	r3, #4
 80032a8:	4619      	mov	r1, r3
 80032aa:	4819      	ldr	r0, [pc, #100]	; (8003310 <prvAddCurrentTaskToDelayedList+0x98>)
 80032ac:	f7fe fbd7 	bl	8001a5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80032b0:	e026      	b.n	8003300 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4413      	add	r3, r2
 80032b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80032ba:	4b14      	ldr	r3, [pc, #80]	; (800330c <prvAddCurrentTaskToDelayedList+0x94>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68ba      	ldr	r2, [r7, #8]
 80032c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80032c2:	68ba      	ldr	r2, [r7, #8]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d209      	bcs.n	80032de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80032ca:	4b12      	ldr	r3, [pc, #72]	; (8003314 <prvAddCurrentTaskToDelayedList+0x9c>)
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	4b0f      	ldr	r3, [pc, #60]	; (800330c <prvAddCurrentTaskToDelayedList+0x94>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	3304      	adds	r3, #4
 80032d4:	4619      	mov	r1, r3
 80032d6:	4610      	mov	r0, r2
 80032d8:	f7fe fbe4 	bl	8001aa4 <vListInsert>
}
 80032dc:	e010      	b.n	8003300 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80032de:	4b0e      	ldr	r3, [pc, #56]	; (8003318 <prvAddCurrentTaskToDelayedList+0xa0>)
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	4b0a      	ldr	r3, [pc, #40]	; (800330c <prvAddCurrentTaskToDelayedList+0x94>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	3304      	adds	r3, #4
 80032e8:	4619      	mov	r1, r3
 80032ea:	4610      	mov	r0, r2
 80032ec:	f7fe fbda 	bl	8001aa4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80032f0:	4b0a      	ldr	r3, [pc, #40]	; (800331c <prvAddCurrentTaskToDelayedList+0xa4>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d202      	bcs.n	8003300 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80032fa:	4a08      	ldr	r2, [pc, #32]	; (800331c <prvAddCurrentTaskToDelayedList+0xa4>)
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	6013      	str	r3, [r2, #0]
}
 8003300:	bf00      	nop
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	20000bc0 	.word	0x20000bc0
 800330c:	200006e8 	.word	0x200006e8
 8003310:	20000ba8 	.word	0x20000ba8
 8003314:	20000b78 	.word	0x20000b78
 8003318:	20000b74 	.word	0x20000b74
 800331c:	20000bdc 	.word	0x20000bdc

08003320 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b08a      	sub	sp, #40	; 0x28
 8003324:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800332a:	f000 facb 	bl	80038c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800332e:	4b1c      	ldr	r3, [pc, #112]	; (80033a0 <xTimerCreateTimerTask+0x80>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d021      	beq.n	800337a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800333a:	2300      	movs	r3, #0
 800333c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800333e:	1d3a      	adds	r2, r7, #4
 8003340:	f107 0108 	add.w	r1, r7, #8
 8003344:	f107 030c 	add.w	r3, r7, #12
 8003348:	4618      	mov	r0, r3
 800334a:	f7fe fb43 	bl	80019d4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	9202      	str	r2, [sp, #8]
 8003356:	9301      	str	r3, [sp, #4]
 8003358:	2302      	movs	r3, #2
 800335a:	9300      	str	r3, [sp, #0]
 800335c:	2300      	movs	r3, #0
 800335e:	460a      	mov	r2, r1
 8003360:	4910      	ldr	r1, [pc, #64]	; (80033a4 <xTimerCreateTimerTask+0x84>)
 8003362:	4811      	ldr	r0, [pc, #68]	; (80033a8 <xTimerCreateTimerTask+0x88>)
 8003364:	f7ff f8e4 	bl	8002530 <xTaskCreateStatic>
 8003368:	4603      	mov	r3, r0
 800336a:	4a10      	ldr	r2, [pc, #64]	; (80033ac <xTimerCreateTimerTask+0x8c>)
 800336c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800336e:	4b0f      	ldr	r3, [pc, #60]	; (80033ac <xTimerCreateTimerTask+0x8c>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003376:	2301      	movs	r3, #1
 8003378:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d10a      	bne.n	8003396 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003384:	f383 8811 	msr	BASEPRI, r3
 8003388:	f3bf 8f6f 	isb	sy
 800338c:	f3bf 8f4f 	dsb	sy
 8003390:	613b      	str	r3, [r7, #16]
}
 8003392:	bf00      	nop
 8003394:	e7fe      	b.n	8003394 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003396:	697b      	ldr	r3, [r7, #20]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3718      	adds	r7, #24
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	20000c18 	.word	0x20000c18
 80033a4:	08004198 	.word	0x08004198
 80033a8:	080034cd 	.word	0x080034cd
 80033ac:	20000c1c 	.word	0x20000c1c

080033b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b08a      	sub	sp, #40	; 0x28
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
 80033bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80033be:	2300      	movs	r3, #0
 80033c0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d10a      	bne.n	80033de <xTimerGenericCommand+0x2e>
	__asm volatile
 80033c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033cc:	f383 8811 	msr	BASEPRI, r3
 80033d0:	f3bf 8f6f 	isb	sy
 80033d4:	f3bf 8f4f 	dsb	sy
 80033d8:	623b      	str	r3, [r7, #32]
}
 80033da:	bf00      	nop
 80033dc:	e7fe      	b.n	80033dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80033de:	4b1a      	ldr	r3, [pc, #104]	; (8003448 <xTimerGenericCommand+0x98>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d02a      	beq.n	800343c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	2b05      	cmp	r3, #5
 80033f6:	dc18      	bgt.n	800342a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80033f8:	f7ff feb2 	bl	8003160 <xTaskGetSchedulerState>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d109      	bne.n	8003416 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003402:	4b11      	ldr	r3, [pc, #68]	; (8003448 <xTimerGenericCommand+0x98>)
 8003404:	6818      	ldr	r0, [r3, #0]
 8003406:	f107 0110 	add.w	r1, r7, #16
 800340a:	2300      	movs	r3, #0
 800340c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800340e:	f7fe fcad 	bl	8001d6c <xQueueGenericSend>
 8003412:	6278      	str	r0, [r7, #36]	; 0x24
 8003414:	e012      	b.n	800343c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003416:	4b0c      	ldr	r3, [pc, #48]	; (8003448 <xTimerGenericCommand+0x98>)
 8003418:	6818      	ldr	r0, [r3, #0]
 800341a:	f107 0110 	add.w	r1, r7, #16
 800341e:	2300      	movs	r3, #0
 8003420:	2200      	movs	r2, #0
 8003422:	f7fe fca3 	bl	8001d6c <xQueueGenericSend>
 8003426:	6278      	str	r0, [r7, #36]	; 0x24
 8003428:	e008      	b.n	800343c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800342a:	4b07      	ldr	r3, [pc, #28]	; (8003448 <xTimerGenericCommand+0x98>)
 800342c:	6818      	ldr	r0, [r3, #0]
 800342e:	f107 0110 	add.w	r1, r7, #16
 8003432:	2300      	movs	r3, #0
 8003434:	683a      	ldr	r2, [r7, #0]
 8003436:	f7fe fd97 	bl	8001f68 <xQueueGenericSendFromISR>
 800343a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800343c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800343e:	4618      	mov	r0, r3
 8003440:	3728      	adds	r7, #40	; 0x28
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	20000c18 	.word	0x20000c18

0800344c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af02      	add	r7, sp, #8
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003456:	4b1c      	ldr	r3, [pc, #112]	; (80034c8 <prvProcessExpiredTimer+0x7c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	3304      	adds	r3, #4
 8003464:	4618      	mov	r0, r3
 8003466:	f7fe fb55 	bl	8001b14 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d122      	bne.n	80034b8 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	699a      	ldr	r2, [r3, #24]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	18d1      	adds	r1, r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	6978      	ldr	r0, [r7, #20]
 8003480:	f000 f8c8 	bl	8003614 <prvInsertTimerInActiveList>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d016      	beq.n	80034b8 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800348a:	2300      	movs	r3, #0
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	2300      	movs	r3, #0
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	2100      	movs	r1, #0
 8003494:	6978      	ldr	r0, [r7, #20]
 8003496:	f7ff ff8b 	bl	80033b0 <xTimerGenericCommand>
 800349a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10a      	bne.n	80034b8 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80034a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034a6:	f383 8811 	msr	BASEPRI, r3
 80034aa:	f3bf 8f6f 	isb	sy
 80034ae:	f3bf 8f4f 	dsb	sy
 80034b2:	60fb      	str	r3, [r7, #12]
}
 80034b4:	bf00      	nop
 80034b6:	e7fe      	b.n	80034b6 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034bc:	6978      	ldr	r0, [r7, #20]
 80034be:	4798      	blx	r3
}
 80034c0:	bf00      	nop
 80034c2:	3718      	adds	r7, #24
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	20000c10 	.word	0x20000c10

080034cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80034d4:	f107 0308 	add.w	r3, r7, #8
 80034d8:	4618      	mov	r0, r3
 80034da:	f000 f857 	bl	800358c <prvGetNextExpireTime>
 80034de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	4619      	mov	r1, r3
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 f803 	bl	80034f0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80034ea:	f000 f8d5 	bl	8003698 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80034ee:	e7f1      	b.n	80034d4 <prvTimerTask+0x8>

080034f0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80034fa:	f7ff fa4b 	bl	8002994 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80034fe:	f107 0308 	add.w	r3, r7, #8
 8003502:	4618      	mov	r0, r3
 8003504:	f000 f866 	bl	80035d4 <prvSampleTimeNow>
 8003508:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d130      	bne.n	8003572 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d10a      	bne.n	800352c <prvProcessTimerOrBlockTask+0x3c>
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	429a      	cmp	r2, r3
 800351c:	d806      	bhi.n	800352c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800351e:	f7ff fa47 	bl	80029b0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003522:	68f9      	ldr	r1, [r7, #12]
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f7ff ff91 	bl	800344c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800352a:	e024      	b.n	8003576 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d008      	beq.n	8003544 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003532:	4b13      	ldr	r3, [pc, #76]	; (8003580 <prvProcessTimerOrBlockTask+0x90>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	bf0c      	ite	eq
 800353c:	2301      	moveq	r3, #1
 800353e:	2300      	movne	r3, #0
 8003540:	b2db      	uxtb	r3, r3
 8003542:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003544:	4b0f      	ldr	r3, [pc, #60]	; (8003584 <prvProcessTimerOrBlockTask+0x94>)
 8003546:	6818      	ldr	r0, [r3, #0]
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	4619      	mov	r1, r3
 8003552:	f7fe ffb9 	bl	80024c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003556:	f7ff fa2b 	bl	80029b0 <xTaskResumeAll>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d10a      	bne.n	8003576 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003560:	4b09      	ldr	r3, [pc, #36]	; (8003588 <prvProcessTimerOrBlockTask+0x98>)
 8003562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003566:	601a      	str	r2, [r3, #0]
 8003568:	f3bf 8f4f 	dsb	sy
 800356c:	f3bf 8f6f 	isb	sy
}
 8003570:	e001      	b.n	8003576 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003572:	f7ff fa1d 	bl	80029b0 <xTaskResumeAll>
}
 8003576:	bf00      	nop
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	20000c14 	.word	0x20000c14
 8003584:	20000c18 	.word	0x20000c18
 8003588:	e000ed04 	.word	0xe000ed04

0800358c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003594:	4b0e      	ldr	r3, [pc, #56]	; (80035d0 <prvGetNextExpireTime+0x44>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2b00      	cmp	r3, #0
 800359c:	bf0c      	ite	eq
 800359e:	2301      	moveq	r3, #1
 80035a0:	2300      	movne	r3, #0
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	461a      	mov	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d105      	bne.n	80035be <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80035b2:	4b07      	ldr	r3, [pc, #28]	; (80035d0 <prvGetNextExpireTime+0x44>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	60fb      	str	r3, [r7, #12]
 80035bc:	e001      	b.n	80035c2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80035be:	2300      	movs	r3, #0
 80035c0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80035c2:	68fb      	ldr	r3, [r7, #12]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3714      	adds	r7, #20
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bc80      	pop	{r7}
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	20000c10 	.word	0x20000c10

080035d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80035dc:	f7ff fa86 	bl	8002aec <xTaskGetTickCount>
 80035e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80035e2:	4b0b      	ldr	r3, [pc, #44]	; (8003610 <prvSampleTimeNow+0x3c>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d205      	bcs.n	80035f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80035ec:	f000 f908 	bl	8003800 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	e002      	b.n	80035fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80035fe:	4a04      	ldr	r2, [pc, #16]	; (8003610 <prvSampleTimeNow+0x3c>)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003604:	68fb      	ldr	r3, [r7, #12]
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	20000c20 	.word	0x20000c20

08003614 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	607a      	str	r2, [r7, #4]
 8003620:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003622:	2300      	movs	r3, #0
 8003624:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	68ba      	ldr	r2, [r7, #8]
 800362a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003632:	68ba      	ldr	r2, [r7, #8]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	429a      	cmp	r2, r3
 8003638:	d812      	bhi.n	8003660 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	1ad2      	subs	r2, r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	429a      	cmp	r2, r3
 8003646:	d302      	bcc.n	800364e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003648:	2301      	movs	r3, #1
 800364a:	617b      	str	r3, [r7, #20]
 800364c:	e01b      	b.n	8003686 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800364e:	4b10      	ldr	r3, [pc, #64]	; (8003690 <prvInsertTimerInActiveList+0x7c>)
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	3304      	adds	r3, #4
 8003656:	4619      	mov	r1, r3
 8003658:	4610      	mov	r0, r2
 800365a:	f7fe fa23 	bl	8001aa4 <vListInsert>
 800365e:	e012      	b.n	8003686 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	429a      	cmp	r2, r3
 8003666:	d206      	bcs.n	8003676 <prvInsertTimerInActiveList+0x62>
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	429a      	cmp	r2, r3
 800366e:	d302      	bcc.n	8003676 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003670:	2301      	movs	r3, #1
 8003672:	617b      	str	r3, [r7, #20]
 8003674:	e007      	b.n	8003686 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003676:	4b07      	ldr	r3, [pc, #28]	; (8003694 <prvInsertTimerInActiveList+0x80>)
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	3304      	adds	r3, #4
 800367e:	4619      	mov	r1, r3
 8003680:	4610      	mov	r0, r2
 8003682:	f7fe fa0f 	bl	8001aa4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003686:	697b      	ldr	r3, [r7, #20]
}
 8003688:	4618      	mov	r0, r3
 800368a:	3718      	adds	r7, #24
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	20000c14 	.word	0x20000c14
 8003694:	20000c10 	.word	0x20000c10

08003698 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08e      	sub	sp, #56	; 0x38
 800369c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800369e:	e09d      	b.n	80037dc <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	da18      	bge.n	80036d8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80036a6:	1d3b      	adds	r3, r7, #4
 80036a8:	3304      	adds	r3, #4
 80036aa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80036ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10a      	bne.n	80036c8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80036b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b6:	f383 8811 	msr	BASEPRI, r3
 80036ba:	f3bf 8f6f 	isb	sy
 80036be:	f3bf 8f4f 	dsb	sy
 80036c2:	61fb      	str	r3, [r7, #28]
}
 80036c4:	bf00      	nop
 80036c6:	e7fe      	b.n	80036c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80036c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036ce:	6850      	ldr	r0, [r2, #4]
 80036d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036d2:	6892      	ldr	r2, [r2, #8]
 80036d4:	4611      	mov	r1, r2
 80036d6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	db7d      	blt.n	80037da <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80036e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d004      	beq.n	80036f4 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80036ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ec:	3304      	adds	r3, #4
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7fe fa10 	bl	8001b14 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80036f4:	463b      	mov	r3, r7
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7ff ff6c 	bl	80035d4 <prvSampleTimeNow>
 80036fc:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b09      	cmp	r3, #9
 8003702:	d86b      	bhi.n	80037dc <prvProcessReceivedCommands+0x144>
 8003704:	a201      	add	r2, pc, #4	; (adr r2, 800370c <prvProcessReceivedCommands+0x74>)
 8003706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800370a:	bf00      	nop
 800370c:	08003735 	.word	0x08003735
 8003710:	08003735 	.word	0x08003735
 8003714:	08003735 	.word	0x08003735
 8003718:	080037dd 	.word	0x080037dd
 800371c:	08003791 	.word	0x08003791
 8003720:	080037c9 	.word	0x080037c9
 8003724:	08003735 	.word	0x08003735
 8003728:	08003735 	.word	0x08003735
 800372c:	080037dd 	.word	0x080037dd
 8003730:	08003791 	.word	0x08003791
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003734:	68ba      	ldr	r2, [r7, #8]
 8003736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	18d1      	adds	r1, r2, r3
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003740:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003742:	f7ff ff67 	bl	8003614 <prvInsertTimerInActiveList>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d047      	beq.n	80037dc <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800374c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800374e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003750:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003752:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003756:	69db      	ldr	r3, [r3, #28]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d13f      	bne.n	80037dc <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	441a      	add	r2, r3
 8003764:	2300      	movs	r3, #0
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	2300      	movs	r3, #0
 800376a:	2100      	movs	r1, #0
 800376c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800376e:	f7ff fe1f 	bl	80033b0 <xTimerGenericCommand>
 8003772:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003774:	6a3b      	ldr	r3, [r7, #32]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d130      	bne.n	80037dc <prvProcessReceivedCommands+0x144>
	__asm volatile
 800377a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800377e:	f383 8811 	msr	BASEPRI, r3
 8003782:	f3bf 8f6f 	isb	sy
 8003786:	f3bf 8f4f 	dsb	sy
 800378a:	61bb      	str	r3, [r7, #24]
}
 800378c:	bf00      	nop
 800378e:	e7fe      	b.n	800378e <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003790:	68ba      	ldr	r2, [r7, #8]
 8003792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003794:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d10a      	bne.n	80037b4 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800379e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037a2:	f383 8811 	msr	BASEPRI, r3
 80037a6:	f3bf 8f6f 	isb	sy
 80037aa:	f3bf 8f4f 	dsb	sy
 80037ae:	617b      	str	r3, [r7, #20]
}
 80037b0:	bf00      	nop
 80037b2:	e7fe      	b.n	80037b2 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80037b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b6:	699a      	ldr	r2, [r3, #24]
 80037b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ba:	18d1      	adds	r1, r2, r3
 80037bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80037c2:	f7ff ff27 	bl	8003614 <prvInsertTimerInActiveList>
					break;
 80037c6:	e009      	b.n	80037dc <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80037c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ca:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d104      	bne.n	80037dc <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 80037d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80037d4:	f000 fb6e 	bl	8003eb4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80037d8:	e000      	b.n	80037dc <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80037da:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80037dc:	4b07      	ldr	r3, [pc, #28]	; (80037fc <prvProcessReceivedCommands+0x164>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	1d39      	adds	r1, r7, #4
 80037e2:	2200      	movs	r2, #0
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7fe fc57 	bl	8002098 <xQueueReceive>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f47f af57 	bne.w	80036a0 <prvProcessReceivedCommands+0x8>
	}
}
 80037f2:	bf00      	nop
 80037f4:	bf00      	nop
 80037f6:	3730      	adds	r7, #48	; 0x30
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	20000c18 	.word	0x20000c18

08003800 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b088      	sub	sp, #32
 8003804:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003806:	e045      	b.n	8003894 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003808:	4b2c      	ldr	r3, [pc, #176]	; (80038bc <prvSwitchTimerLists+0xbc>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003812:	4b2a      	ldr	r3, [pc, #168]	; (80038bc <prvSwitchTimerLists+0xbc>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	3304      	adds	r3, #4
 8003820:	4618      	mov	r0, r3
 8003822:	f7fe f977 	bl	8001b14 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382a:	68f8      	ldr	r0, [r7, #12]
 800382c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d12e      	bne.n	8003894 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	4413      	add	r3, r2
 800383e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	429a      	cmp	r2, r3
 8003846:	d90e      	bls.n	8003866 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	68ba      	ldr	r2, [r7, #8]
 800384c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003854:	4b19      	ldr	r3, [pc, #100]	; (80038bc <prvSwitchTimerLists+0xbc>)
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	3304      	adds	r3, #4
 800385c:	4619      	mov	r1, r3
 800385e:	4610      	mov	r0, r2
 8003860:	f7fe f920 	bl	8001aa4 <vListInsert>
 8003864:	e016      	b.n	8003894 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003866:	2300      	movs	r3, #0
 8003868:	9300      	str	r3, [sp, #0]
 800386a:	2300      	movs	r3, #0
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	2100      	movs	r1, #0
 8003870:	68f8      	ldr	r0, [r7, #12]
 8003872:	f7ff fd9d 	bl	80033b0 <xTimerGenericCommand>
 8003876:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10a      	bne.n	8003894 <prvSwitchTimerLists+0x94>
	__asm volatile
 800387e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003882:	f383 8811 	msr	BASEPRI, r3
 8003886:	f3bf 8f6f 	isb	sy
 800388a:	f3bf 8f4f 	dsb	sy
 800388e:	603b      	str	r3, [r7, #0]
}
 8003890:	bf00      	nop
 8003892:	e7fe      	b.n	8003892 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003894:	4b09      	ldr	r3, [pc, #36]	; (80038bc <prvSwitchTimerLists+0xbc>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1b4      	bne.n	8003808 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800389e:	4b07      	ldr	r3, [pc, #28]	; (80038bc <prvSwitchTimerLists+0xbc>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80038a4:	4b06      	ldr	r3, [pc, #24]	; (80038c0 <prvSwitchTimerLists+0xc0>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a04      	ldr	r2, [pc, #16]	; (80038bc <prvSwitchTimerLists+0xbc>)
 80038aa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80038ac:	4a04      	ldr	r2, [pc, #16]	; (80038c0 <prvSwitchTimerLists+0xc0>)
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	6013      	str	r3, [r2, #0]
}
 80038b2:	bf00      	nop
 80038b4:	3718      	adds	r7, #24
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	20000c10 	.word	0x20000c10
 80038c0:	20000c14 	.word	0x20000c14

080038c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80038ca:	f000 f92f 	bl	8003b2c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80038ce:	4b15      	ldr	r3, [pc, #84]	; (8003924 <prvCheckForValidListAndQueue+0x60>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d120      	bne.n	8003918 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80038d6:	4814      	ldr	r0, [pc, #80]	; (8003928 <prvCheckForValidListAndQueue+0x64>)
 80038d8:	f7fe f896 	bl	8001a08 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80038dc:	4813      	ldr	r0, [pc, #76]	; (800392c <prvCheckForValidListAndQueue+0x68>)
 80038de:	f7fe f893 	bl	8001a08 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80038e2:	4b13      	ldr	r3, [pc, #76]	; (8003930 <prvCheckForValidListAndQueue+0x6c>)
 80038e4:	4a10      	ldr	r2, [pc, #64]	; (8003928 <prvCheckForValidListAndQueue+0x64>)
 80038e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80038e8:	4b12      	ldr	r3, [pc, #72]	; (8003934 <prvCheckForValidListAndQueue+0x70>)
 80038ea:	4a10      	ldr	r2, [pc, #64]	; (800392c <prvCheckForValidListAndQueue+0x68>)
 80038ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80038ee:	2300      	movs	r3, #0
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	4b11      	ldr	r3, [pc, #68]	; (8003938 <prvCheckForValidListAndQueue+0x74>)
 80038f4:	4a11      	ldr	r2, [pc, #68]	; (800393c <prvCheckForValidListAndQueue+0x78>)
 80038f6:	2110      	movs	r1, #16
 80038f8:	200a      	movs	r0, #10
 80038fa:	f7fe f99d 	bl	8001c38 <xQueueGenericCreateStatic>
 80038fe:	4603      	mov	r3, r0
 8003900:	4a08      	ldr	r2, [pc, #32]	; (8003924 <prvCheckForValidListAndQueue+0x60>)
 8003902:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003904:	4b07      	ldr	r3, [pc, #28]	; (8003924 <prvCheckForValidListAndQueue+0x60>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d005      	beq.n	8003918 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800390c:	4b05      	ldr	r3, [pc, #20]	; (8003924 <prvCheckForValidListAndQueue+0x60>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	490b      	ldr	r1, [pc, #44]	; (8003940 <prvCheckForValidListAndQueue+0x7c>)
 8003912:	4618      	mov	r0, r3
 8003914:	f7fe fdb0 	bl	8002478 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003918:	f000 f938 	bl	8003b8c <vPortExitCritical>
}
 800391c:	bf00      	nop
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	20000c18 	.word	0x20000c18
 8003928:	20000be8 	.word	0x20000be8
 800392c:	20000bfc 	.word	0x20000bfc
 8003930:	20000c10 	.word	0x20000c10
 8003934:	20000c14 	.word	0x20000c14
 8003938:	20000cc4 	.word	0x20000cc4
 800393c:	20000c24 	.word	0x20000c24
 8003940:	080041a0 	.word	0x080041a0

08003944 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003944:	b480      	push	{r7}
 8003946:	b085      	sub	sp, #20
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	3b04      	subs	r3, #4
 8003954:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800395c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	3b04      	subs	r3, #4
 8003962:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	f023 0201 	bic.w	r2, r3, #1
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	3b04      	subs	r3, #4
 8003972:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003974:	4a08      	ldr	r2, [pc, #32]	; (8003998 <pxPortInitialiseStack+0x54>)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	3b14      	subs	r3, #20
 800397e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	3b20      	subs	r3, #32
 800398a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800398c:	68fb      	ldr	r3, [r7, #12]
}
 800398e:	4618      	mov	r0, r3
 8003990:	3714      	adds	r7, #20
 8003992:	46bd      	mov	sp, r7
 8003994:	bc80      	pop	{r7}
 8003996:	4770      	bx	lr
 8003998:	0800399d 	.word	0x0800399d

0800399c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80039a2:	2300      	movs	r3, #0
 80039a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80039a6:	4b12      	ldr	r3, [pc, #72]	; (80039f0 <prvTaskExitError+0x54>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039ae:	d00a      	beq.n	80039c6 <prvTaskExitError+0x2a>
	__asm volatile
 80039b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b4:	f383 8811 	msr	BASEPRI, r3
 80039b8:	f3bf 8f6f 	isb	sy
 80039bc:	f3bf 8f4f 	dsb	sy
 80039c0:	60fb      	str	r3, [r7, #12]
}
 80039c2:	bf00      	nop
 80039c4:	e7fe      	b.n	80039c4 <prvTaskExitError+0x28>
	__asm volatile
 80039c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039ca:	f383 8811 	msr	BASEPRI, r3
 80039ce:	f3bf 8f6f 	isb	sy
 80039d2:	f3bf 8f4f 	dsb	sy
 80039d6:	60bb      	str	r3, [r7, #8]
}
 80039d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80039da:	bf00      	nop
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d0fc      	beq.n	80039dc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80039e2:	bf00      	nop
 80039e4:	bf00      	nop
 80039e6:	3714      	adds	r7, #20
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bc80      	pop	{r7}
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	2000000c 	.word	0x2000000c
	...

08003a00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003a00:	4b07      	ldr	r3, [pc, #28]	; (8003a20 <pxCurrentTCBConst2>)
 8003a02:	6819      	ldr	r1, [r3, #0]
 8003a04:	6808      	ldr	r0, [r1, #0]
 8003a06:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003a0a:	f380 8809 	msr	PSP, r0
 8003a0e:	f3bf 8f6f 	isb	sy
 8003a12:	f04f 0000 	mov.w	r0, #0
 8003a16:	f380 8811 	msr	BASEPRI, r0
 8003a1a:	f04e 0e0d 	orr.w	lr, lr, #13
 8003a1e:	4770      	bx	lr

08003a20 <pxCurrentTCBConst2>:
 8003a20:	200006e8 	.word	0x200006e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003a24:	bf00      	nop
 8003a26:	bf00      	nop

08003a28 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003a28:	4806      	ldr	r0, [pc, #24]	; (8003a44 <prvPortStartFirstTask+0x1c>)
 8003a2a:	6800      	ldr	r0, [r0, #0]
 8003a2c:	6800      	ldr	r0, [r0, #0]
 8003a2e:	f380 8808 	msr	MSP, r0
 8003a32:	b662      	cpsie	i
 8003a34:	b661      	cpsie	f
 8003a36:	f3bf 8f4f 	dsb	sy
 8003a3a:	f3bf 8f6f 	isb	sy
 8003a3e:	df00      	svc	0
 8003a40:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003a42:	bf00      	nop
 8003a44:	e000ed08 	.word	0xe000ed08

08003a48 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003a4e:	4b32      	ldr	r3, [pc, #200]	; (8003b18 <xPortStartScheduler+0xd0>)
 8003a50:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	22ff      	movs	r2, #255	; 0xff
 8003a5e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003a68:	78fb      	ldrb	r3, [r7, #3]
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a70:	b2da      	uxtb	r2, r3
 8003a72:	4b2a      	ldr	r3, [pc, #168]	; (8003b1c <xPortStartScheduler+0xd4>)
 8003a74:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003a76:	4b2a      	ldr	r3, [pc, #168]	; (8003b20 <xPortStartScheduler+0xd8>)
 8003a78:	2207      	movs	r2, #7
 8003a7a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a7c:	e009      	b.n	8003a92 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003a7e:	4b28      	ldr	r3, [pc, #160]	; (8003b20 <xPortStartScheduler+0xd8>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	3b01      	subs	r3, #1
 8003a84:	4a26      	ldr	r2, [pc, #152]	; (8003b20 <xPortStartScheduler+0xd8>)
 8003a86:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003a88:	78fb      	ldrb	r3, [r7, #3]
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a92:	78fb      	ldrb	r3, [r7, #3]
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a9a:	2b80      	cmp	r3, #128	; 0x80
 8003a9c:	d0ef      	beq.n	8003a7e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003a9e:	4b20      	ldr	r3, [pc, #128]	; (8003b20 <xPortStartScheduler+0xd8>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f1c3 0307 	rsb	r3, r3, #7
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	d00a      	beq.n	8003ac0 <xPortStartScheduler+0x78>
	__asm volatile
 8003aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aae:	f383 8811 	msr	BASEPRI, r3
 8003ab2:	f3bf 8f6f 	isb	sy
 8003ab6:	f3bf 8f4f 	dsb	sy
 8003aba:	60bb      	str	r3, [r7, #8]
}
 8003abc:	bf00      	nop
 8003abe:	e7fe      	b.n	8003abe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003ac0:	4b17      	ldr	r3, [pc, #92]	; (8003b20 <xPortStartScheduler+0xd8>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	021b      	lsls	r3, r3, #8
 8003ac6:	4a16      	ldr	r2, [pc, #88]	; (8003b20 <xPortStartScheduler+0xd8>)
 8003ac8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003aca:	4b15      	ldr	r3, [pc, #84]	; (8003b20 <xPortStartScheduler+0xd8>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003ad2:	4a13      	ldr	r2, [pc, #76]	; (8003b20 <xPortStartScheduler+0xd8>)
 8003ad4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	b2da      	uxtb	r2, r3
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003ade:	4b11      	ldr	r3, [pc, #68]	; (8003b24 <xPortStartScheduler+0xdc>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a10      	ldr	r2, [pc, #64]	; (8003b24 <xPortStartScheduler+0xdc>)
 8003ae4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ae8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003aea:	4b0e      	ldr	r3, [pc, #56]	; (8003b24 <xPortStartScheduler+0xdc>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a0d      	ldr	r2, [pc, #52]	; (8003b24 <xPortStartScheduler+0xdc>)
 8003af0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003af4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003af6:	f000 f8b9 	bl	8003c6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003afa:	4b0b      	ldr	r3, [pc, #44]	; (8003b28 <xPortStartScheduler+0xe0>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003b00:	f7ff ff92 	bl	8003a28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003b04:	f7ff f8be 	bl	8002c84 <vTaskSwitchContext>
	prvTaskExitError();
 8003b08:	f7ff ff48 	bl	800399c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	e000e400 	.word	0xe000e400
 8003b1c:	20000d14 	.word	0x20000d14
 8003b20:	20000d18 	.word	0x20000d18
 8003b24:	e000ed20 	.word	0xe000ed20
 8003b28:	2000000c 	.word	0x2000000c

08003b2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
	__asm volatile
 8003b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b36:	f383 8811 	msr	BASEPRI, r3
 8003b3a:	f3bf 8f6f 	isb	sy
 8003b3e:	f3bf 8f4f 	dsb	sy
 8003b42:	607b      	str	r3, [r7, #4]
}
 8003b44:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003b46:	4b0f      	ldr	r3, [pc, #60]	; (8003b84 <vPortEnterCritical+0x58>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	4a0d      	ldr	r2, [pc, #52]	; (8003b84 <vPortEnterCritical+0x58>)
 8003b4e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003b50:	4b0c      	ldr	r3, [pc, #48]	; (8003b84 <vPortEnterCritical+0x58>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d10f      	bne.n	8003b78 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003b58:	4b0b      	ldr	r3, [pc, #44]	; (8003b88 <vPortEnterCritical+0x5c>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00a      	beq.n	8003b78 <vPortEnterCritical+0x4c>
	__asm volatile
 8003b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b66:	f383 8811 	msr	BASEPRI, r3
 8003b6a:	f3bf 8f6f 	isb	sy
 8003b6e:	f3bf 8f4f 	dsb	sy
 8003b72:	603b      	str	r3, [r7, #0]
}
 8003b74:	bf00      	nop
 8003b76:	e7fe      	b.n	8003b76 <vPortEnterCritical+0x4a>
	}
}
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	2000000c 	.word	0x2000000c
 8003b88:	e000ed04 	.word	0xe000ed04

08003b8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003b92:	4b11      	ldr	r3, [pc, #68]	; (8003bd8 <vPortExitCritical+0x4c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10a      	bne.n	8003bb0 <vPortExitCritical+0x24>
	__asm volatile
 8003b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b9e:	f383 8811 	msr	BASEPRI, r3
 8003ba2:	f3bf 8f6f 	isb	sy
 8003ba6:	f3bf 8f4f 	dsb	sy
 8003baa:	607b      	str	r3, [r7, #4]
}
 8003bac:	bf00      	nop
 8003bae:	e7fe      	b.n	8003bae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003bb0:	4b09      	ldr	r3, [pc, #36]	; (8003bd8 <vPortExitCritical+0x4c>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	3b01      	subs	r3, #1
 8003bb6:	4a08      	ldr	r2, [pc, #32]	; (8003bd8 <vPortExitCritical+0x4c>)
 8003bb8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003bba:	4b07      	ldr	r3, [pc, #28]	; (8003bd8 <vPortExitCritical+0x4c>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d105      	bne.n	8003bce <vPortExitCritical+0x42>
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	f383 8811 	msr	BASEPRI, r3
}
 8003bcc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003bce:	bf00      	nop
 8003bd0:	370c      	adds	r7, #12
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bc80      	pop	{r7}
 8003bd6:	4770      	bx	lr
 8003bd8:	2000000c 	.word	0x2000000c
 8003bdc:	00000000 	.word	0x00000000

08003be0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003be0:	f3ef 8009 	mrs	r0, PSP
 8003be4:	f3bf 8f6f 	isb	sy
 8003be8:	4b0d      	ldr	r3, [pc, #52]	; (8003c20 <pxCurrentTCBConst>)
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003bf0:	6010      	str	r0, [r2, #0]
 8003bf2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003bf6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003bfa:	f380 8811 	msr	BASEPRI, r0
 8003bfe:	f7ff f841 	bl	8002c84 <vTaskSwitchContext>
 8003c02:	f04f 0000 	mov.w	r0, #0
 8003c06:	f380 8811 	msr	BASEPRI, r0
 8003c0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003c0e:	6819      	ldr	r1, [r3, #0]
 8003c10:	6808      	ldr	r0, [r1, #0]
 8003c12:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003c16:	f380 8809 	msr	PSP, r0
 8003c1a:	f3bf 8f6f 	isb	sy
 8003c1e:	4770      	bx	lr

08003c20 <pxCurrentTCBConst>:
 8003c20:	200006e8 	.word	0x200006e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003c24:	bf00      	nop
 8003c26:	bf00      	nop

08003c28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8003c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c32:	f383 8811 	msr	BASEPRI, r3
 8003c36:	f3bf 8f6f 	isb	sy
 8003c3a:	f3bf 8f4f 	dsb	sy
 8003c3e:	607b      	str	r3, [r7, #4]
}
 8003c40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003c42:	f7fe ff61 	bl	8002b08 <xTaskIncrementTick>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003c4c:	4b06      	ldr	r3, [pc, #24]	; (8003c68 <SysTick_Handler+0x40>)
 8003c4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	2300      	movs	r3, #0
 8003c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	f383 8811 	msr	BASEPRI, r3
}
 8003c5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003c60:	bf00      	nop
 8003c62:	3708      	adds	r7, #8
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	e000ed04 	.word	0xe000ed04

08003c6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003c70:	4b0a      	ldr	r3, [pc, #40]	; (8003c9c <vPortSetupTimerInterrupt+0x30>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003c76:	4b0a      	ldr	r3, [pc, #40]	; (8003ca0 <vPortSetupTimerInterrupt+0x34>)
 8003c78:	2200      	movs	r2, #0
 8003c7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003c7c:	4b09      	ldr	r3, [pc, #36]	; (8003ca4 <vPortSetupTimerInterrupt+0x38>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a09      	ldr	r2, [pc, #36]	; (8003ca8 <vPortSetupTimerInterrupt+0x3c>)
 8003c82:	fba2 2303 	umull	r2, r3, r2, r3
 8003c86:	099b      	lsrs	r3, r3, #6
 8003c88:	4a08      	ldr	r2, [pc, #32]	; (8003cac <vPortSetupTimerInterrupt+0x40>)
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003c8e:	4b03      	ldr	r3, [pc, #12]	; (8003c9c <vPortSetupTimerInterrupt+0x30>)
 8003c90:	2207      	movs	r2, #7
 8003c92:	601a      	str	r2, [r3, #0]
}
 8003c94:	bf00      	nop
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bc80      	pop	{r7}
 8003c9a:	4770      	bx	lr
 8003c9c:	e000e010 	.word	0xe000e010
 8003ca0:	e000e018 	.word	0xe000e018
 8003ca4:	20000000 	.word	0x20000000
 8003ca8:	10624dd3 	.word	0x10624dd3
 8003cac:	e000e014 	.word	0xe000e014

08003cb0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003cb6:	f3ef 8305 	mrs	r3, IPSR
 8003cba:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2b0f      	cmp	r3, #15
 8003cc0:	d914      	bls.n	8003cec <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003cc2:	4a16      	ldr	r2, [pc, #88]	; (8003d1c <vPortValidateInterruptPriority+0x6c>)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003ccc:	4b14      	ldr	r3, [pc, #80]	; (8003d20 <vPortValidateInterruptPriority+0x70>)
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	7afa      	ldrb	r2, [r7, #11]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d20a      	bcs.n	8003cec <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8003cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cda:	f383 8811 	msr	BASEPRI, r3
 8003cde:	f3bf 8f6f 	isb	sy
 8003ce2:	f3bf 8f4f 	dsb	sy
 8003ce6:	607b      	str	r3, [r7, #4]
}
 8003ce8:	bf00      	nop
 8003cea:	e7fe      	b.n	8003cea <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003cec:	4b0d      	ldr	r3, [pc, #52]	; (8003d24 <vPortValidateInterruptPriority+0x74>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003cf4:	4b0c      	ldr	r3, [pc, #48]	; (8003d28 <vPortValidateInterruptPriority+0x78>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d90a      	bls.n	8003d12 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8003cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d00:	f383 8811 	msr	BASEPRI, r3
 8003d04:	f3bf 8f6f 	isb	sy
 8003d08:	f3bf 8f4f 	dsb	sy
 8003d0c:	603b      	str	r3, [r7, #0]
}
 8003d0e:	bf00      	nop
 8003d10:	e7fe      	b.n	8003d10 <vPortValidateInterruptPriority+0x60>
	}
 8003d12:	bf00      	nop
 8003d14:	3714      	adds	r7, #20
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bc80      	pop	{r7}
 8003d1a:	4770      	bx	lr
 8003d1c:	e000e3f0 	.word	0xe000e3f0
 8003d20:	20000d14 	.word	0x20000d14
 8003d24:	e000ed0c 	.word	0xe000ed0c
 8003d28:	20000d18 	.word	0x20000d18

08003d2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b08a      	sub	sp, #40	; 0x28
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003d34:	2300      	movs	r3, #0
 8003d36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003d38:	f7fe fe2c 	bl	8002994 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003d3c:	4b58      	ldr	r3, [pc, #352]	; (8003ea0 <pvPortMalloc+0x174>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d101      	bne.n	8003d48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003d44:	f000 f910 	bl	8003f68 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003d48:	4b56      	ldr	r3, [pc, #344]	; (8003ea4 <pvPortMalloc+0x178>)
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4013      	ands	r3, r2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f040 808e 	bne.w	8003e72 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d01d      	beq.n	8003d98 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003d5c:	2208      	movs	r2, #8
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4413      	add	r3, r2
 8003d62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d014      	beq.n	8003d98 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f023 0307 	bic.w	r3, r3, #7
 8003d74:	3308      	adds	r3, #8
 8003d76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f003 0307 	and.w	r3, r3, #7
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00a      	beq.n	8003d98 <pvPortMalloc+0x6c>
	__asm volatile
 8003d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d86:	f383 8811 	msr	BASEPRI, r3
 8003d8a:	f3bf 8f6f 	isb	sy
 8003d8e:	f3bf 8f4f 	dsb	sy
 8003d92:	617b      	str	r3, [r7, #20]
}
 8003d94:	bf00      	nop
 8003d96:	e7fe      	b.n	8003d96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d069      	beq.n	8003e72 <pvPortMalloc+0x146>
 8003d9e:	4b42      	ldr	r3, [pc, #264]	; (8003ea8 <pvPortMalloc+0x17c>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d864      	bhi.n	8003e72 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003da8:	4b40      	ldr	r3, [pc, #256]	; (8003eac <pvPortMalloc+0x180>)
 8003daa:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003dac:	4b3f      	ldr	r3, [pc, #252]	; (8003eac <pvPortMalloc+0x180>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003db2:	e004      	b.n	8003dbe <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d903      	bls.n	8003dd0 <pvPortMalloc+0xa4>
 8003dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1f1      	bne.n	8003db4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003dd0:	4b33      	ldr	r3, [pc, #204]	; (8003ea0 <pvPortMalloc+0x174>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d04b      	beq.n	8003e72 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003dda:	6a3b      	ldr	r3, [r7, #32]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2208      	movs	r2, #8
 8003de0:	4413      	add	r3, r2
 8003de2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	6a3b      	ldr	r3, [r7, #32]
 8003dea:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	1ad2      	subs	r2, r2, r3
 8003df4:	2308      	movs	r3, #8
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d91f      	bls.n	8003e3c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003dfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4413      	add	r3, r2
 8003e02:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00a      	beq.n	8003e24 <pvPortMalloc+0xf8>
	__asm volatile
 8003e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e12:	f383 8811 	msr	BASEPRI, r3
 8003e16:	f3bf 8f6f 	isb	sy
 8003e1a:	f3bf 8f4f 	dsb	sy
 8003e1e:	613b      	str	r3, [r7, #16]
}
 8003e20:	bf00      	nop
 8003e22:	e7fe      	b.n	8003e22 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	1ad2      	subs	r2, r2, r3
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003e36:	69b8      	ldr	r0, [r7, #24]
 8003e38:	f000 f8f8 	bl	800402c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003e3c:	4b1a      	ldr	r3, [pc, #104]	; (8003ea8 <pvPortMalloc+0x17c>)
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	4a18      	ldr	r2, [pc, #96]	; (8003ea8 <pvPortMalloc+0x17c>)
 8003e48:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003e4a:	4b17      	ldr	r3, [pc, #92]	; (8003ea8 <pvPortMalloc+0x17c>)
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	4b18      	ldr	r3, [pc, #96]	; (8003eb0 <pvPortMalloc+0x184>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d203      	bcs.n	8003e5e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003e56:	4b14      	ldr	r3, [pc, #80]	; (8003ea8 <pvPortMalloc+0x17c>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a15      	ldr	r2, [pc, #84]	; (8003eb0 <pvPortMalloc+0x184>)
 8003e5c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	4b10      	ldr	r3, [pc, #64]	; (8003ea4 <pvPortMalloc+0x178>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	431a      	orrs	r2, r3
 8003e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6e:	2200      	movs	r2, #0
 8003e70:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003e72:	f7fe fd9d 	bl	80029b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	f003 0307 	and.w	r3, r3, #7
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00a      	beq.n	8003e96 <pvPortMalloc+0x16a>
	__asm volatile
 8003e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e84:	f383 8811 	msr	BASEPRI, r3
 8003e88:	f3bf 8f6f 	isb	sy
 8003e8c:	f3bf 8f4f 	dsb	sy
 8003e90:	60fb      	str	r3, [r7, #12]
}
 8003e92:	bf00      	nop
 8003e94:	e7fe      	b.n	8003e94 <pvPortMalloc+0x168>
	return pvReturn;
 8003e96:	69fb      	ldr	r3, [r7, #28]
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3728      	adds	r7, #40	; 0x28
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	20001924 	.word	0x20001924
 8003ea4:	20001930 	.word	0x20001930
 8003ea8:	20001928 	.word	0x20001928
 8003eac:	2000191c 	.word	0x2000191c
 8003eb0:	2000192c 	.word	0x2000192c

08003eb4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d048      	beq.n	8003f58 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003ec6:	2308      	movs	r3, #8
 8003ec8:	425b      	negs	r3, r3
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	4413      	add	r3, r2
 8003ece:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	4b21      	ldr	r3, [pc, #132]	; (8003f60 <vPortFree+0xac>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4013      	ands	r3, r2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10a      	bne.n	8003ef8 <vPortFree+0x44>
	__asm volatile
 8003ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee6:	f383 8811 	msr	BASEPRI, r3
 8003eea:	f3bf 8f6f 	isb	sy
 8003eee:	f3bf 8f4f 	dsb	sy
 8003ef2:	60fb      	str	r3, [r7, #12]
}
 8003ef4:	bf00      	nop
 8003ef6:	e7fe      	b.n	8003ef6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00a      	beq.n	8003f16 <vPortFree+0x62>
	__asm volatile
 8003f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f04:	f383 8811 	msr	BASEPRI, r3
 8003f08:	f3bf 8f6f 	isb	sy
 8003f0c:	f3bf 8f4f 	dsb	sy
 8003f10:	60bb      	str	r3, [r7, #8]
}
 8003f12:	bf00      	nop
 8003f14:	e7fe      	b.n	8003f14 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	4b11      	ldr	r3, [pc, #68]	; (8003f60 <vPortFree+0xac>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d019      	beq.n	8003f58 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d115      	bne.n	8003f58 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	4b0b      	ldr	r3, [pc, #44]	; (8003f60 <vPortFree+0xac>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	43db      	mvns	r3, r3
 8003f36:	401a      	ands	r2, r3
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003f3c:	f7fe fd2a 	bl	8002994 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	685a      	ldr	r2, [r3, #4]
 8003f44:	4b07      	ldr	r3, [pc, #28]	; (8003f64 <vPortFree+0xb0>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4413      	add	r3, r2
 8003f4a:	4a06      	ldr	r2, [pc, #24]	; (8003f64 <vPortFree+0xb0>)
 8003f4c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003f4e:	6938      	ldr	r0, [r7, #16]
 8003f50:	f000 f86c 	bl	800402c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003f54:	f7fe fd2c 	bl	80029b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003f58:	bf00      	nop
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	20001930 	.word	0x20001930
 8003f64:	20001928 	.word	0x20001928

08003f68 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b085      	sub	sp, #20
 8003f6c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003f6e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003f72:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003f74:	4b27      	ldr	r3, [pc, #156]	; (8004014 <prvHeapInit+0xac>)
 8003f76:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f003 0307 	and.w	r3, r3, #7
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00c      	beq.n	8003f9c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	3307      	adds	r3, #7
 8003f86:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f023 0307 	bic.w	r3, r3, #7
 8003f8e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	4a1f      	ldr	r2, [pc, #124]	; (8004014 <prvHeapInit+0xac>)
 8003f98:	4413      	add	r3, r2
 8003f9a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003fa0:	4a1d      	ldr	r2, [pc, #116]	; (8004018 <prvHeapInit+0xb0>)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003fa6:	4b1c      	ldr	r3, [pc, #112]	; (8004018 <prvHeapInit+0xb0>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003fb4:	2208      	movs	r2, #8
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	1a9b      	subs	r3, r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 0307 	bic.w	r3, r3, #7
 8003fc2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4a15      	ldr	r2, [pc, #84]	; (800401c <prvHeapInit+0xb4>)
 8003fc8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003fca:	4b14      	ldr	r3, [pc, #80]	; (800401c <prvHeapInit+0xb4>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003fd2:	4b12      	ldr	r3, [pc, #72]	; (800401c <prvHeapInit+0xb4>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	1ad2      	subs	r2, r2, r3
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003fe8:	4b0c      	ldr	r3, [pc, #48]	; (800401c <prvHeapInit+0xb4>)
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	4a0a      	ldr	r2, [pc, #40]	; (8004020 <prvHeapInit+0xb8>)
 8003ff6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	4a09      	ldr	r2, [pc, #36]	; (8004024 <prvHeapInit+0xbc>)
 8003ffe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004000:	4b09      	ldr	r3, [pc, #36]	; (8004028 <prvHeapInit+0xc0>)
 8004002:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004006:	601a      	str	r2, [r3, #0]
}
 8004008:	bf00      	nop
 800400a:	3714      	adds	r7, #20
 800400c:	46bd      	mov	sp, r7
 800400e:	bc80      	pop	{r7}
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	20000d1c 	.word	0x20000d1c
 8004018:	2000191c 	.word	0x2000191c
 800401c:	20001924 	.word	0x20001924
 8004020:	2000192c 	.word	0x2000192c
 8004024:	20001928 	.word	0x20001928
 8004028:	20001930 	.word	0x20001930

0800402c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004034:	4b27      	ldr	r3, [pc, #156]	; (80040d4 <prvInsertBlockIntoFreeList+0xa8>)
 8004036:	60fb      	str	r3, [r7, #12]
 8004038:	e002      	b.n	8004040 <prvInsertBlockIntoFreeList+0x14>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	429a      	cmp	r2, r3
 8004048:	d8f7      	bhi.n	800403a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	68ba      	ldr	r2, [r7, #8]
 8004054:	4413      	add	r3, r2
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	429a      	cmp	r2, r3
 800405a:	d108      	bne.n	800406e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	685a      	ldr	r2, [r3, #4]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	441a      	add	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	68ba      	ldr	r2, [r7, #8]
 8004078:	441a      	add	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	429a      	cmp	r2, r3
 8004080:	d118      	bne.n	80040b4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	4b14      	ldr	r3, [pc, #80]	; (80040d8 <prvInsertBlockIntoFreeList+0xac>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	429a      	cmp	r2, r3
 800408c:	d00d      	beq.n	80040aa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	441a      	add	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	601a      	str	r2, [r3, #0]
 80040a8:	e008      	b.n	80040bc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80040aa:	4b0b      	ldr	r3, [pc, #44]	; (80040d8 <prvInsertBlockIntoFreeList+0xac>)
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	e003      	b.n	80040bc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80040bc:	68fa      	ldr	r2, [r7, #12]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d002      	beq.n	80040ca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80040ca:	bf00      	nop
 80040cc:	3714      	adds	r7, #20
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bc80      	pop	{r7}
 80040d2:	4770      	bx	lr
 80040d4:	2000191c 	.word	0x2000191c
 80040d8:	20001924 	.word	0x20001924

080040dc <__libc_init_array>:
 80040dc:	b570      	push	{r4, r5, r6, lr}
 80040de:	2600      	movs	r6, #0
 80040e0:	4d0c      	ldr	r5, [pc, #48]	; (8004114 <__libc_init_array+0x38>)
 80040e2:	4c0d      	ldr	r4, [pc, #52]	; (8004118 <__libc_init_array+0x3c>)
 80040e4:	1b64      	subs	r4, r4, r5
 80040e6:	10a4      	asrs	r4, r4, #2
 80040e8:	42a6      	cmp	r6, r4
 80040ea:	d109      	bne.n	8004100 <__libc_init_array+0x24>
 80040ec:	f000 f830 	bl	8004150 <_init>
 80040f0:	2600      	movs	r6, #0
 80040f2:	4d0a      	ldr	r5, [pc, #40]	; (800411c <__libc_init_array+0x40>)
 80040f4:	4c0a      	ldr	r4, [pc, #40]	; (8004120 <__libc_init_array+0x44>)
 80040f6:	1b64      	subs	r4, r4, r5
 80040f8:	10a4      	asrs	r4, r4, #2
 80040fa:	42a6      	cmp	r6, r4
 80040fc:	d105      	bne.n	800410a <__libc_init_array+0x2e>
 80040fe:	bd70      	pop	{r4, r5, r6, pc}
 8004100:	f855 3b04 	ldr.w	r3, [r5], #4
 8004104:	4798      	blx	r3
 8004106:	3601      	adds	r6, #1
 8004108:	e7ee      	b.n	80040e8 <__libc_init_array+0xc>
 800410a:	f855 3b04 	ldr.w	r3, [r5], #4
 800410e:	4798      	blx	r3
 8004110:	3601      	adds	r6, #1
 8004112:	e7f2      	b.n	80040fa <__libc_init_array+0x1e>
 8004114:	08004208 	.word	0x08004208
 8004118:	08004208 	.word	0x08004208
 800411c:	08004208 	.word	0x08004208
 8004120:	0800420c 	.word	0x0800420c

08004124 <memcpy>:
 8004124:	440a      	add	r2, r1
 8004126:	4291      	cmp	r1, r2
 8004128:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800412c:	d100      	bne.n	8004130 <memcpy+0xc>
 800412e:	4770      	bx	lr
 8004130:	b510      	push	{r4, lr}
 8004132:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004136:	4291      	cmp	r1, r2
 8004138:	f803 4f01 	strb.w	r4, [r3, #1]!
 800413c:	d1f9      	bne.n	8004132 <memcpy+0xe>
 800413e:	bd10      	pop	{r4, pc}

08004140 <memset>:
 8004140:	4603      	mov	r3, r0
 8004142:	4402      	add	r2, r0
 8004144:	4293      	cmp	r3, r2
 8004146:	d100      	bne.n	800414a <memset+0xa>
 8004148:	4770      	bx	lr
 800414a:	f803 1b01 	strb.w	r1, [r3], #1
 800414e:	e7f9      	b.n	8004144 <memset+0x4>

08004150 <_init>:
 8004150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004152:	bf00      	nop
 8004154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004156:	bc08      	pop	{r3}
 8004158:	469e      	mov	lr, r3
 800415a:	4770      	bx	lr

0800415c <_fini>:
 800415c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800415e:	bf00      	nop
 8004160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004162:	bc08      	pop	{r3}
 8004164:	469e      	mov	lr, r3
 8004166:	4770      	bx	lr
