{
  "Top": "master_fix",
  "RtlTop": "master_fix",
  "RtlPrefix": "",
  "RtlSubPrefix": "master_fix_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<12, 12, AP_RND_CONV, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_r_address0",
          "name": "input_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce0",
          "name": "input_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q0",
          "name": "input_r_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_r_address0",
          "name": "out_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_ce0",
          "name": "out_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_we0",
          "name": "out_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_d0",
          "name": "out_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top master_fix -name master_fix",
      "set_directive_top master_fix -name master_fix",
      "set_directive_top master_fix -name master_fix"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "master_fix"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10.5",
    "Uncertainty": "2.835",
    "IsCombinational": "0",
    "II": "55238 ~ 135366",
    "Latency": "55237"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "master_fix",
    "Version": "1.0",
    "DisplayName": "Master_fix",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_master_fix_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/model_functions.cpp",
      "..\/..\/master.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/master.vhd",
      "impl\/vhdl\/master_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/master_firstBias.vhd",
      "impl\/vhdl\/master_firstKernel_1_1.vhd",
      "impl\/vhdl\/master_fix_conv1.vhd",
      "impl\/vhdl\/master_fix_conv1_0_0_0.vhd",
      "impl\/vhdl\/master_fix_conv2_0.vhd",
      "impl\/vhdl\/master_fix_conv2_0_0_0_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstBias_f_V.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_0_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_0_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_0_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_1_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_1_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_1_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_2_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_2_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_2_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_3_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_3_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_3_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_kr_V.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstBias_f_V.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_0_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_0_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_0_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_1_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_1_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_1_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_2_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_2_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_2_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_3_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_3_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_3_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_bkb.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_cud.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_dEe.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_eOg.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_fYi.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_g8j.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_hbi.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_ibs.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_jbC.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_kbM.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_lbW.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_mb6.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_ncg.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_218_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_221_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstBias_f_V.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_0_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_0_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_0_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_1_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_1_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_1_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_2_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_2_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_2_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_3_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_3_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_3_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_tmp1_V.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_tmp2_V.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_tmp_V.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix_secondBias_f_V.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix_secondKernel_f_V_0.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix_secondKernel_f_V_1.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix_secondKernel_f_V_2.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix_secondKernel_f_V_3.vhd",
      "impl\/vhdl\/master_fix_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/master_fix_dadd_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/master_fix_ddiv_64ns_64ns_64_17_no_dsp_1.vhd",
      "impl\/vhdl\/master_fix_ddiv_64ns_64ns_64_59_no_dsp_1.vhd",
      "impl\/vhdl\/master_fix_den1_V_0.vhd",
      "impl\/vhdl\/master_fix_dexp_64ns_64ns_64_11_full_dsp_1.vhd",
      "impl\/vhdl\/master_fix_dexp_64ns_64ns_64_18_full_dsp_1.vhd",
      "impl\/vhdl\/master_fix_dexp_64ns_64ns_64_21_full_dsp_1.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s_exp_x_msb_1_table_V.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s_f_x_msb_2_table_V.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s_f_x_msb_3_table_V.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s_f_x_msb_4_h_table_V.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s_f_x_msb_4_l_table_V.vhd",
      "impl\/vhdl\/master_fix_firstBias_f_V.vhd",
      "impl\/vhdl\/master_fix_firstDense_f_V.vhd",
      "impl\/vhdl\/master_fix_firstKernel_f_V_1_1.vhd",
      "impl\/vhdl\/master_fix_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/master_fix_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/master_fix_mac_muladd_18s_12s_22s_29_4_1.vhd",
      "impl\/vhdl\/master_fix_mac_muladd_18s_12s_32s_32_4_1.vhd",
      "impl\/vhdl\/master_fix_mac_muladd_18s_12s_33s_33_4_1.vhd",
      "impl\/vhdl\/master_fix_mac_muladd_19s_12s_29s_30_4_1.vhd",
      "impl\/vhdl\/master_fix_mac_muladd_19s_12s_31s_31_4_1.vhd",
      "impl\/vhdl\/master_fix_mac_muladd_19s_12s_32s_33_4_1.vhd",
      "impl\/vhdl\/master_fix_mac_muladd_19s_12s_33s_33_4_1.vhd",
      "impl\/vhdl\/master_fix_mac_muladd_20s_12s_32s_32_4_1.vhd",
      "impl\/vhdl\/master_fix_mac_muladd_20s_12s_36s_36_4_1.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_324_1.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_327_1.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_328_1.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_335_3.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_337_1.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_338_3.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_339_3.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_340_1.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_348_3.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_351_3.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_442_1.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_443_1.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_445_1.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_453_3.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_454_3.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_456_3.vhd",
      "impl\/vhdl\/master_fix_max1_V_0.vhd",
      "impl\/vhdl\/master_fix_max2_V_0.vhd",
      "impl\/vhdl\/master_fix_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_19s_31ns_50_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_19s_35ns_54_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_19s_35ns_54_2_1.vhd",
      "impl\/vhdl\/master_fix_mul_20s_32s_51_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_20s_36s_55_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_20s_36s_55_2_1.vhd",
      "impl\/vhdl\/master_fix_mul_21s_32s_51_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_21s_36s_55_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_21s_36s_55_2_1.vhd",
      "impl\/vhdl\/master_fix_mul_32s_18s_49_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_32s_18s_50_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_32s_19s_51_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_32s_20s_51_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_36s_12s_36_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_36s_12s_36_2_1.vhd",
      "impl\/vhdl\/master_fix_mul_44ns_42ns_86_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_50ns_48ns_98_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_50ns_50ns_100_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_mul_18s_12s_30_4_1.vhd",
      "impl\/vhdl\/master_fix_mux_42_32_1_1.vhd",
      "impl\/vhdl\/master_fix_mux_42_32_1_1_x.vhd",
      "impl\/vhdl\/master_fix_mux_42_36_1_1.vhd",
      "impl\/vhdl\/master_fix_mux_42_36_1_1_x.vhd",
      "impl\/vhdl\/master_fix_mux_42_64_1_1.vhd",
      "impl\/vhdl\/master_fix_mux_124_12_1_1.vhd",
      "impl\/vhdl\/master_fix_mux_164_12_1_1.vhd",
      "impl\/vhdl\/master_fix_sdiv_51ns_32s_32_55_1.vhd",
      "impl\/vhdl\/master_fix_secondDense_f_V.vhd",
      "impl\/vhdl\/master_fix_thirdBias_f_V.vhd",
      "impl\/vhdl\/master_fix_urem_7ns_3ns_2_11_seq_1.vhd",
      "impl\/vhdl\/master_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/master_fix.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/master.v",
      "impl\/verilog\/master_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/master_firstBias.dat",
      "impl\/verilog\/master_firstBias.v",
      "impl\/verilog\/master_firstKernel_1_1.dat",
      "impl\/verilog\/master_firstKernel_1_1.v",
      "impl\/verilog\/master_fix_conv1.v",
      "impl\/verilog\/master_fix_conv1_0_0_0.v",
      "impl\/verilog\/master_fix_conv2_0.v",
      "impl\/verilog\/master_fix_conv2_0_0_0_0.v",
      "impl\/verilog\/master_fix_convolution1_fix.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstBias_f_V.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstBias_f_V.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_kr_V.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstBias_f_V.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstBias_f_V.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_0_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_0_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_0_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_0_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_0_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_0_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_1_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_1_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_1_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_1_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_1_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_1_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_2_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_2_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_2_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_2_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_2_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_2_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_3_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_3_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_3_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_3_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_3_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_Conv_loop_firstKernel_f_V_3_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_bkb.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_bkb.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_cud.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_cud.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_dEe.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_dEe.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_eOg.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_eOg.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_fYi.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_fYi.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_g8j.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_g8j.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_hbi.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_hbi.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_ibs.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_ibs.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_jbC.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_jbC.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_kbM.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_kbM.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_lbW.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_lbW.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_mb6.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_mb6.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_ncg.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_VITIS_LOOP_178_3_ncg.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_218_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_221_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstBias_f_V.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstBias_f_V.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_0_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_0_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_0_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_0_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_0_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_0_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_1_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_1_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_1_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_1_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_1_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_1_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_2_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_2_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_2_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_2_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_2_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_2_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_3_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_3_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_3_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_3_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_3_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_Pipeline_VITIS_LOOP_232_2_firstKernel_f_V_3_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_tmp1_V.v",
      "impl\/verilog\/master_fix_convolution1_fix_tmp2_V.v",
      "impl\/verilog\/master_fix_convolution1_fix_tmp_V.v",
      "impl\/verilog\/master_fix_convolution2_fix.v",
      "impl\/verilog\/master_fix_convolution2_fix_secondBias_f_V.dat",
      "impl\/verilog\/master_fix_convolution2_fix_secondBias_f_V.v",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_0.dat",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_0.v",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_1.dat",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_1.v",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_2.dat",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_2.v",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_3.dat",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_3.v",
      "impl\/verilog\/master_fix_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/master_fix_dadd_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/master_fix_ddiv_64ns_64ns_64_17_no_dsp_1.v",
      "impl\/verilog\/master_fix_ddiv_64ns_64ns_64_59_no_dsp_1.v",
      "impl\/verilog\/master_fix_den1_V_0.v",
      "impl\/verilog\/master_fix_dexp_64ns_64ns_64_11_full_dsp_1.v",
      "impl\/verilog\/master_fix_dexp_64ns_64ns_64_18_full_dsp_1.v",
      "impl\/verilog\/master_fix_dexp_64ns_64ns_64_21_full_dsp_1.v",
      "impl\/verilog\/master_fix_exp_32_13_s.v",
      "impl\/verilog\/master_fix_exp_32_13_s_exp_x_msb_1_table_V.dat",
      "impl\/verilog\/master_fix_exp_32_13_s_exp_x_msb_1_table_V.v",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_2_table_V.dat",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_2_table_V.v",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_3_table_V.dat",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_3_table_V.v",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_4_h_table_V.dat",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_4_h_table_V.v",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_4_l_table_V.dat",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_4_l_table_V.v",
      "impl\/verilog\/master_fix_firstBias_f_V.dat",
      "impl\/verilog\/master_fix_firstBias_f_V.v",
      "impl\/verilog\/master_fix_firstDense_f_V.dat",
      "impl\/verilog\/master_fix_firstDense_f_V.v",
      "impl\/verilog\/master_fix_firstKernel_f_V_1_1.dat",
      "impl\/verilog\/master_fix_firstKernel_f_V_1_1.v",
      "impl\/verilog\/master_fix_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/master_fix_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/master_fix_mac_muladd_18s_12s_22s_29_4_1.v",
      "impl\/verilog\/master_fix_mac_muladd_18s_12s_32s_32_4_1.v",
      "impl\/verilog\/master_fix_mac_muladd_18s_12s_33s_33_4_1.v",
      "impl\/verilog\/master_fix_mac_muladd_19s_12s_29s_30_4_1.v",
      "impl\/verilog\/master_fix_mac_muladd_19s_12s_31s_31_4_1.v",
      "impl\/verilog\/master_fix_mac_muladd_19s_12s_32s_33_4_1.v",
      "impl\/verilog\/master_fix_mac_muladd_19s_12s_33s_33_4_1.v",
      "impl\/verilog\/master_fix_mac_muladd_20s_12s_32s_32_4_1.v",
      "impl\/verilog\/master_fix_mac_muladd_20s_12s_36s_36_4_1.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_324_1.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_327_1.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_328_1.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_335_3.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_337_1.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_338_3.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_339_3.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_340_1.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_348_3.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_351_3.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_442_1.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_443_1.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_445_1.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_453_3.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_454_3.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_456_3.v",
      "impl\/verilog\/master_fix_max1_V_0.v",
      "impl\/verilog\/master_fix_max2_V_0.v",
      "impl\/verilog\/master_fix_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/master_fix_mul_19s_31ns_50_1_1.v",
      "impl\/verilog\/master_fix_mul_19s_35ns_54_1_1.v",
      "impl\/verilog\/master_fix_mul_19s_35ns_54_2_1.v",
      "impl\/verilog\/master_fix_mul_20s_32s_51_1_1.v",
      "impl\/verilog\/master_fix_mul_20s_36s_55_1_1.v",
      "impl\/verilog\/master_fix_mul_20s_36s_55_2_1.v",
      "impl\/verilog\/master_fix_mul_21s_32s_51_1_1.v",
      "impl\/verilog\/master_fix_mul_21s_36s_55_1_1.v",
      "impl\/verilog\/master_fix_mul_21s_36s_55_2_1.v",
      "impl\/verilog\/master_fix_mul_32s_18s_49_1_1.v",
      "impl\/verilog\/master_fix_mul_32s_18s_50_1_1.v",
      "impl\/verilog\/master_fix_mul_32s_19s_51_1_1.v",
      "impl\/verilog\/master_fix_mul_32s_20s_51_1_1.v",
      "impl\/verilog\/master_fix_mul_36s_12s_36_1_1.v",
      "impl\/verilog\/master_fix_mul_36s_12s_36_2_1.v",
      "impl\/verilog\/master_fix_mul_44ns_42ns_86_1_1.v",
      "impl\/verilog\/master_fix_mul_50ns_48ns_98_1_1.v",
      "impl\/verilog\/master_fix_mul_50ns_50ns_100_1_1.v",
      "impl\/verilog\/master_fix_mul_mul_18s_12s_30_4_1.v",
      "impl\/verilog\/master_fix_mux_42_32_1_1.v",
      "impl\/verilog\/master_fix_mux_42_32_1_1_x.v",
      "impl\/verilog\/master_fix_mux_42_36_1_1.v",
      "impl\/verilog\/master_fix_mux_42_36_1_1_x.v",
      "impl\/verilog\/master_fix_mux_42_64_1_1.v",
      "impl\/verilog\/master_fix_mux_124_12_1_1.v",
      "impl\/verilog\/master_fix_mux_164_12_1_1.v",
      "impl\/verilog\/master_fix_sdiv_51ns_32s_32_55_1.v",
      "impl\/verilog\/master_fix_secondDense_f_V.dat",
      "impl\/verilog\/master_fix_secondDense_f_V.v",
      "impl\/verilog\/master_fix_thirdBias_f_V.dat",
      "impl\/verilog\/master_fix_thirdBias_f_V.v",
      "impl\/verilog\/master_fix_urem_7ns_3ns_2_11_seq_1.v",
      "impl\/verilog\/master_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/master_fix.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/master_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/master_fix_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/master_fix_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl",
      "impl\/misc\/master_fix_ddiv_64ns_64ns_64_17_no_dsp_1_ip.tcl",
      "impl\/misc\/master_fix_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl",
      "impl\/misc\/master_fix_dexp_64ns_64ns_64_11_full_dsp_1_ip.tcl",
      "impl\/misc\/master_fix_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl",
      "impl\/misc\/master_fix_dexp_64ns_64ns_64_21_full_dsp_1_ip.tcl",
      "impl\/misc\/master_fix_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/master_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/master.protoinst",
      ".debug\/master_fix.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "master_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name master_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fix_dadd_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_fix_dadd_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fix_dadd_64ns_64ns_64_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_fix_dadd_64ns_64ns_64_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fix_ddiv_64ns_64ns_64_17_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 15 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_fix_ddiv_64ns_64ns_64_17_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fix_ddiv_64ns_64ns_64_59_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_fix_ddiv_64ns_64ns_64_59_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fix_dexp_64ns_64ns_64_11_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 9 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_fix_dexp_64ns_64ns_64_11_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fix_dexp_64ns_64ns_64_18_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 16 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_fix_dexp_64ns_64ns_64_18_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fix_dexp_64ns_64ns_64_21_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 19 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_fix_dexp_64ns_64ns_64_21_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fix_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name master_fix_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name master_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"input_r_address0": "DATA"},
      "ports": ["input_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_r_q0": "DATA"},
      "ports": ["input_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "out_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"out_r_address0": "DATA"},
      "ports": ["out_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "out_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_r_d0": "DATA"},
      "ports": ["out_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "9"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "16"
    },
    "out_r_address0": {
      "dir": "out",
      "width": "2"
    },
    "out_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "master_fix",
      "Instances": [
        {
          "ModuleName": "convolution1_fix",
          "InstanceName": "grp_convolution1_fix_fu_564",
          "Instances": [
            {
              "ModuleName": "convolution1_fix_Pipeline_VITIS_LOOP_221_1",
              "InstanceName": "grp_convolution1_fix_Pipeline_VITIS_LOOP_221_1_fu_152"
            },
            {
              "ModuleName": "convolution1_fix_Pipeline_Conv_loop",
              "InstanceName": "grp_convolution1_fix_Pipeline_Conv_loop_fu_180"
            }
          ]
        },
        {
          "ModuleName": "convolution2_fix",
          "InstanceName": "grp_convolution2_fix_fu_598"
        },
        {
          "ModuleName": "master_fix_Pipeline_VITIS_LOOP_445_1",
          "InstanceName": "grp_master_fix_Pipeline_VITIS_LOOP_445_1_fu_614"
        },
        {
          "ModuleName": "master_fix_Pipeline_VITIS_LOOP_456_3",
          "InstanceName": "grp_master_fix_Pipeline_VITIS_LOOP_456_3_fu_626"
        }
      ]
    },
    "Info": {
      "convolution1_fix_Pipeline_VITIS_LOOP_221_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution1_fix_Pipeline_Conv_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution1_fix": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution2_fix": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "master_fix_Pipeline_VITIS_LOOP_445_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "master_fix_Pipeline_VITIS_LOOP_456_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "master_fix": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "convolution1_fix_Pipeline_VITIS_LOOP_221_1": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.50",
          "Uncertainty": "2.84",
          "Estimate": "6.952"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_221_1",
            "TripCount": "6",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "297",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "1244",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convolution1_fix_Pipeline_Conv_loop": {
        "Latency": {
          "LatencyBest": "3083",
          "LatencyAvg": "3083",
          "LatencyWorst": "3083",
          "PipelineII": "3083",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.50",
          "Uncertainty": "2.84",
          "Estimate": "7.561"
        },
        "Loops": [{
            "Name": "Conv_loop",
            "TripCount": "3072",
            "Latency": "3081",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "24",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "30",
          "FF": "5217",
          "AVAIL_FF": "35200",
          "UTIL_FF": "14",
          "LUT": "3639",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "20",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convolution1_fix": {
        "Latency": {
          "LatencyBest": "3097",
          "LatencyAvg": "3097",
          "LatencyWorst": "3097",
          "PipelineII": "3097",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.50",
          "Uncertainty": "2.84",
          "Estimate": "7.561"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "24",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "30",
          "FF": "5534",
          "AVAIL_FF": "35200",
          "UTIL_FF": "15",
          "LUT": "4960",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "28",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convolution2_fix": {
        "Latency": {
          "LatencyBest": "30289",
          "LatencyAvg": "63889",
          "LatencyWorst": "90097",
          "PipelineIIMin": "30289",
          "PipelineIIMax": "90097",
          "PipelineII": "30289 ~ 90097",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.50",
          "Uncertainty": "2.84",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_332_1",
            "TripCount": "16",
            "LatencyMin": "30288",
            "LatencyMax": "90096",
            "Latency": "30288 ~ 90096",
            "PipelineII": "",
            "PipelineDepthMin": "1893",
            "PipelineDepthMax": "5631",
            "PipelineDepth": "1893 ~ 5631",
            "Loops": [{
                "Name": "VITIS_LOOP_334_2",
                "TripCount": "42",
                "LatencyMin": "1890",
                "LatencyMax": "5628",
                "Latency": "1890 ~ 5628",
                "PipelineII": "",
                "PipelineDepthMin": "45",
                "PipelineDepthMax": "134",
                "PipelineDepth": "45 ~ 134",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_340_4",
                    "TripCount": "8",
                    "Latency": "40",
                    "PipelineII": "",
                    "PipelineDepth": "5"
                  },
                  {
                    "Name": "VITIS_LOOP_345_5",
                    "TripCount": "8",
                    "Latency": "40",
                    "PipelineII": "",
                    "PipelineDepth": "5"
                  },
                  {
                    "Name": "VITIS_LOOP_350_6",
                    "TripCount": "8",
                    "Latency": "48",
                    "PipelineII": "",
                    "PipelineDepth": "6"
                  },
                  {
                    "Name": "VITIS_LOOP_354_7",
                    "TripCount": "8",
                    "Latency": "40",
                    "PipelineII": "",
                    "PipelineDepth": "5"
                  }
                ]
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "3",
          "DSP": "8",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "10",
          "FF": "1784",
          "AVAIL_FF": "35200",
          "UTIL_FF": "5",
          "LUT": "1579",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "master_fix_Pipeline_VITIS_LOOP_445_1": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.50",
          "Uncertainty": "2.84",
          "Estimate": "7.574"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_445_1",
            "TripCount": "4",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "853",
          "AVAIL_FF": "35200",
          "UTIL_FF": "2",
          "LUT": "1883",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "master_fix_Pipeline_VITIS_LOOP_456_3": {
        "Latency": {
          "LatencyBest": "84",
          "LatencyAvg": "84",
          "LatencyWorst": "84",
          "PipelineII": "84",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.50",
          "Uncertainty": "2.84",
          "Estimate": "7.524"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_456_3",
            "TripCount": "4",
            "Latency": "82",
            "PipelineII": "1",
            "PipelineDepth": "80"
          }],
        "Area": {
          "FF": "421",
          "AVAIL_FF": "35200",
          "UTIL_FF": "1",
          "LUT": "110",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "master_fix": {
        "Latency": {
          "LatencyBest": "55237",
          "LatencyAvg": "98917",
          "LatencyWorst": "135365",
          "PipelineIIMin": "55238",
          "PipelineIIMax": "135366",
          "PipelineII": "55238 ~ 135366",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.50",
          "Uncertainty": "2.84",
          "Estimate": "7.574"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_369_1",
            "TripCount": "8",
            "LatencyMin": "176",
            "LatencyMax": "20496",
            "Latency": "176 ~ 20496",
            "PipelineII": "",
            "PipelineDepthMin": "22",
            "PipelineDepthMax": "2562",
            "PipelineDepth": "22 ~ 2562",
            "Loops": [{
                "Name": "VITIS_LOOP_371_2",
                "TripCount": "",
                "LatencyMin": "20",
                "LatencyMax": "2560",
                "Latency": "20 ~ 2560",
                "PipelineII": "",
                "PipelineDepth": "20",
                "Loops": [{
                    "Name": "VITIS_LOOP_377_3",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              }]
          },
          {
            "Name": "VITIS_LOOP_390_1",
            "TripCount": "16",
            "Latency": "2720",
            "PipelineII": "",
            "PipelineDepth": "170",
            "Loops": [{
                "Name": "VITIS_LOOP_392_2",
                "TripCount": "42",
                "Latency": "168",
                "PipelineII": "",
                "PipelineDepth": "4"
              }]
          },
          {
            "Name": "VITIS_LOOP_411_1",
            "TripCount": "16",
            "Latency": "18416",
            "PipelineII": "",
            "PipelineDepth": "1151",
            "Loops": [{
                "Name": "VITIS_LOOP_414_2",
                "TripCount": "14",
                "Latency": "1148",
                "PipelineII": "",
                "PipelineDepth": "82",
                "Loops": [{
                    "Name": "VITIS_LOOP_418_4",
                    "TripCount": "16",
                    "Latency": "80",
                    "PipelineII": "",
                    "PipelineDepth": "5"
                  }]
              }]
          },
          {
            "Name": "VITIS_LOOP_432_1",
            "TripCount": "4",
            "Latency": "328",
            "PipelineII": "",
            "PipelineDepth": "82",
            "Loops": [{
                "Name": "VITIS_LOOP_435_2",
                "TripCount": "16",
                "Latency": "80",
                "PipelineII": "",
                "PipelineDepth": "5"
              }]
          },
          {
            "Name": "VITIS_LOOP_451_2",
            "TripCount": "4",
            "Latency": "108",
            "PipelineII": "",
            "PipelineDepth": "27"
          }
        ],
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "20",
          "DSP": "65",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "81",
          "FF": "12542",
          "AVAIL_FF": "35200",
          "UTIL_FF": "35",
          "LUT": "14149",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "80",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-07-19 17:08:56 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
