{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643645269492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643645269493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 31 13:07:49 2022 " "Processing started: Mon Jan 31 13:07:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643645269493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643645269493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643645269493 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1643645269821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processor.vhd 2 1 " "Using design file processor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-behaviour " "Found design unit 1: processor-behaviour" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270234 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643645270239 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.vhd 2 1 " "Using design file controlunit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-behaviour " "Found design unit 1: controlunit-behaviour" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270249 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:CONTROL " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:CONTROL\"" {  } { { "processor.vhd" "CONTROL" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eq controlunit.vhd(60) " "Verilog HDL or VHDL warning at controlunit.vhd(60): object \"eq\" assigned a value but never read" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(210) " "VHDL Process Statement warning at controlunit.vhd(210): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(210) " "VHDL Process Statement warning at controlunit.vhd(210): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(213) " "VHDL Process Statement warning at controlunit.vhd(213): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(213) " "VHDL Process Statement warning at controlunit.vhd(213): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(216) " "VHDL Process Statement warning at controlunit.vhd(216): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(216) " "VHDL Process Statement warning at controlunit.vhd(216): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(219) " "VHDL Process Statement warning at controlunit.vhd(219): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(219) " "VHDL Process Statement warning at controlunit.vhd(219): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(222) " "VHDL Process Statement warning at controlunit.vhd(222): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(222) " "VHDL Process Statement warning at controlunit.vhd(222): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(225) " "VHDL Process Statement warning at controlunit.vhd(225): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP_TEMP controlunit.vhd(83) " "VHDL Process Statement warning at controlunit.vhd(83): inferring latch(es) for signal or variable \"DISP_TEMP\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gt controlunit.vhd(83) " "VHDL Process Statement warning at controlunit.vhd(83): inferring latch(es) for signal or variable \"gt\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lt controlunit.vhd(83) " "VHDL Process Statement warning at controlunit.vhd(83): inferring latch(es) for signal or variable \"lt\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[0\] controlunit.vhd(83) " "Inferred latch for \"lt\[0\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[1\] controlunit.vhd(83) " "Inferred latch for \"lt\[1\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[2\] controlunit.vhd(83) " "Inferred latch for \"lt\[2\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[3\] controlunit.vhd(83) " "Inferred latch for \"lt\[3\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[4\] controlunit.vhd(83) " "Inferred latch for \"lt\[4\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[5\] controlunit.vhd(83) " "Inferred latch for \"lt\[5\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[2\] controlunit.vhd(83) " "Inferred latch for \"gt\[2\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[3\] controlunit.vhd(83) " "Inferred latch for \"gt\[3\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[5\] controlunit.vhd(83) " "Inferred latch for \"gt\[5\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[6\] controlunit.vhd(83) " "Inferred latch for \"gt\[6\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[0\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[0\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[1\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[1\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[2\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[2\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[3\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[3\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[4\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[4\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[5\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[5\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[6\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[6\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[7\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[7\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[8\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[8\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[9\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[9\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[10\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[10\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[11\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[11\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[12\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[12\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[13\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[13\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[14\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[14\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[15\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMP\[15\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 "|processor|controlunit:CONTROL"}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.vhd 2 1 " "Using design file datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behaviour " "Found design unit 1: datapath-behaviour" {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DATA " "Elaborating entity \"datapath\" for hierarchy \"datapath:DATA\"" {  } { { "processor.vhd" "DATA" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270256 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GT_TEMPORAL datapath.vhd(33) " "VHDL Signal Declaration warning at datapath.vhd(33): used implicit default value for signal \"GT_TEMPORAL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1643645270256 "|processor|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LT_TEMPORAL datapath.vhd(33) " "VHDL Signal Declaration warning at datapath.vhd(33): used implicit default value for signal \"LT_TEMPORAL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1643645270256 "|processor|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EQ_TEMPORAL datapath.vhd(33) " "VHDL Signal Declaration warning at datapath.vhd(33): used implicit default value for signal \"EQ_TEMPORAL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1643645270256 "|processor|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GT_SENSORES datapath.vhd(33) " "VHDL Signal Declaration warning at datapath.vhd(33): used implicit default value for signal \"GT_SENSORES\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1643645270256 "|processor|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LT_SENSORES datapath.vhd(33) " "VHDL Signal Declaration warning at datapath.vhd(33): used implicit default value for signal \"LT_SENSORES\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1643645270256 "|processor|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EQ_SENSORES datapath.vhd(33) " "VHDL Signal Declaration warning at datapath.vhd(33): used implicit default value for signal \"EQ_SENSORES\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1643645270256 "|processor|datapath:DATA"}
{ "Warning" "WSGN_SEARCH_FILE" "comparador_temporal.vhd 2 1 " "Using design file comparador_temporal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_temporal-comportamento " "Found design unit 1: comparador_temporal-comportamento" {  } { { "comparador_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/comparador_temporal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270285 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_temporal " "Found entity 1: comparador_temporal" {  } { { "comparador_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/comparador_temporal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270285 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_temporal datapath:DATA\|comparador_temporal:COMP_TEMPORAL " "Elaborating entity \"comparador_temporal\" for hierarchy \"datapath:DATA\|comparador_temporal:COMP_TEMPORAL\"" {  } { { "datapath.vhd" "COMP_TEMPORAL" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270286 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparador_sensores.vhd 2 1 " "Using design file comparador_sensores.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_sensores-comportamento " "Found design unit 1: comparador_sensores-comportamento" {  } { { "comparador_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/comparador_sensores.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270299 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_sensores " "Found entity 1: comparador_sensores" {  } { { "comparador_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/comparador_sensores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_sensores datapath:DATA\|comparador_sensores:COMP_SENSORES " "Elaborating entity \"comparador_sensores\" for hierarchy \"datapath:DATA\|comparador_sensores:COMP_SENSORES\"" {  } { { "datapath.vhd" "COMP_SENSORES" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270300 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_umidade.vhd 2 1 " "Using design file reg_umidade.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_umidade-reg " "Found design unit 1: reg_umidade-reg" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_umidade.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270314 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_umidade " "Found entity 1: reg_umidade" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_umidade.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_umidade datapath:DATA\|reg_umidade:RG_UMIDADE " "Elaborating entity \"reg_umidade\" for hierarchy \"datapath:DATA\|reg_umidade:RG_UMIDADE\"" {  } { { "datapath.vhd" "RG_UMIDADE" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270315 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_umidade_ld reg_umidade.vhd(18) " "VHDL Process Statement warning at reg_umidade.vhd(18): signal \"reg_umidade_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_umidade.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270316 "|processor|datapath:DATA|reg_umidade:RG_UMIDADE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_umidade_cl reg_umidade.vhd(21) " "VHDL Process Statement warning at reg_umidade.vhd(21): signal \"reg_umidade_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_umidade.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270316 "|processor|datapath:DATA|reg_umidade:RG_UMIDADE"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_temperatura.vhd 2 1 " "Using design file reg_temperatura.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_temperatura-reg " "Found design unit 1: reg_temperatura-reg" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_temperatura.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270331 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_temperatura " "Found entity 1: reg_temperatura" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_temperatura.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270331 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_temperatura datapath:DATA\|reg_temperatura:RG_TEMPERATURA " "Elaborating entity \"reg_temperatura\" for hierarchy \"datapath:DATA\|reg_temperatura:RG_TEMPERATURA\"" {  } { { "datapath.vhd" "RG_TEMPERATURA" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270332 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_temperatura_ld reg_temperatura.vhd(18) " "VHDL Process Statement warning at reg_temperatura.vhd(18): signal \"reg_temperatura_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_temperatura.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270332 "|processor|datapath:DATA|reg_temperatura:RG_TEMPERATURA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_temperatura_cl reg_temperatura.vhd(21) " "VHDL Process Statement warning at reg_temperatura.vhd(21): signal \"reg_temperatura_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_temperatura.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270332 "|processor|datapath:DATA|reg_temperatura:RG_TEMPERATURA"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_tempo.vhd 2 1 " "Using design file reg_tempo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_tempo-reg " "Found design unit 1: reg_tempo-reg" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_tempo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270344 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_tempo " "Found entity 1: reg_tempo" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_tempo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_tempo datapath:DATA\|reg_tempo:RG_TEMPO " "Elaborating entity \"reg_tempo\" for hierarchy \"datapath:DATA\|reg_tempo:RG_TEMPO\"" {  } { { "datapath.vhd" "RG_TEMPO" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270344 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_tempo_ld reg_tempo.vhd(18) " "VHDL Process Statement warning at reg_tempo.vhd(18): signal \"reg_tempo_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_tempo.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270344 "|processor|datapath:DATA|reg_tempo:RG_TEMPO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_tempo_cl reg_tempo.vhd(21) " "VHDL Process Statement warning at reg_tempo.vhd(21): signal \"reg_tempo_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_tempo.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270344 "|processor|datapath:DATA|reg_tempo:RG_TEMPO"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_intervalo.vhd 2 1 " "Using design file reg_intervalo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_intervalo-reg " "Found design unit 1: reg_intervalo-reg" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_intervalo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270353 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_intervalo " "Found entity 1: reg_intervalo" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_intervalo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_intervalo datapath:DATA\|reg_intervalo:RG_INTERVALO " "Elaborating entity \"reg_intervalo\" for hierarchy \"datapath:DATA\|reg_intervalo:RG_INTERVALO\"" {  } { { "datapath.vhd" "RG_INTERVALO" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270353 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_intervalo_ld reg_intervalo.vhd(18) " "VHDL Process Statement warning at reg_intervalo.vhd(18): signal \"reg_intervalo_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_intervalo.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270353 "|processor|datapath:DATA|reg_intervalo:RG_INTERVALO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_intervalo_cl reg_intervalo.vhd(21) " "VHDL Process Statement warning at reg_intervalo.vhd(21): signal \"reg_intervalo_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_intervalo.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643645270353 "|processor|datapath:DATA|reg_intervalo:RG_INTERVALO"}
{ "Warning" "WSGN_SEARCH_FILE" "mux_temporal.vhd 2 1 " "Using design file mux_temporal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_temporal-comportamento " "Found design unit 1: mux_temporal-comportamento" {  } { { "mux_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/mux_temporal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270378 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_temporal " "Found entity 1: mux_temporal" {  } { { "mux_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/mux_temporal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_temporal datapath:DATA\|mux_temporal:M_TEMPORAL " "Elaborating entity \"mux_temporal\" for hierarchy \"datapath:DATA\|mux_temporal:M_TEMPORAL\"" {  } { { "datapath.vhd" "M_TEMPORAL" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270380 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_sensores.vhd 2 1 " "Using design file mux_sensores.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_sensores-comportamento " "Found design unit 1: mux_sensores-comportamento" {  } { { "mux_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/mux_sensores.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270393 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_sensores " "Found entity 1: mux_sensores" {  } { { "mux_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/mux_sensores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sensores datapath:DATA\|mux_sensores:M_SENSORES " "Elaborating entity \"mux_sensores\" for hierarchy \"datapath:DATA\|mux_sensores:M_SENSORES\"" {  } { { "datapath.vhd" "M_SENSORES" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270394 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador.vhd 2 1 " "Using design file contador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-comportamento " "Found design unit 1: contador-comportamento" {  } { { "contador.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/contador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270407 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270407 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador datapath:DATA\|contador:CNT_T " "Elaborating entity \"contador\" for hierarchy \"datapath:DATA\|contador:CNT_T\"" {  } { { "datapath.vhd" "CNT_T" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.vhd 2 1 " "Using design file rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-behavioral " "Found design unit 1: rom-behavioral" {  } { { "rom.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270423 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643645270423 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643645270423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom datapath:DATA\|rom:RM " "Elaborating entity \"rom\" for hierarchy \"datapath:DATA\|rom:RM\"" {  } { { "datapath.vhd" "RM" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643645270423 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[0\] " "Bidir \"DT_UMID_P\[0\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[1\] " "Bidir \"DT_UMID_P\[1\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[2\] " "Bidir \"DT_UMID_P\[2\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[3\] " "Bidir \"DT_UMID_P\[3\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[4\] " "Bidir \"DT_UMID_P\[4\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[5\] " "Bidir \"DT_UMID_P\[5\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[6\] " "Bidir \"DT_UMID_P\[6\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[7\] " "Bidir \"DT_UMID_P\[7\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[8\] " "Bidir \"DT_UMID_P\[8\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[9\] " "Bidir \"DT_UMID_P\[9\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[10\] " "Bidir \"DT_UMID_P\[10\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[11\] " "Bidir \"DT_UMID_P\[11\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[12\] " "Bidir \"DT_UMID_P\[12\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[13\] " "Bidir \"DT_UMID_P\[13\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[14\] " "Bidir \"DT_UMID_P\[14\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_UMID_P\[15\] " "Bidir \"DT_UMID_P\[15\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[0\] " "Bidir \"DT_TEMP_P\[0\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[1\] " "Bidir \"DT_TEMP_P\[1\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[2\] " "Bidir \"DT_TEMP_P\[2\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[3\] " "Bidir \"DT_TEMP_P\[3\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[4\] " "Bidir \"DT_TEMP_P\[4\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[5\] " "Bidir \"DT_TEMP_P\[5\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[6\] " "Bidir \"DT_TEMP_P\[6\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[7\] " "Bidir \"DT_TEMP_P\[7\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[8\] " "Bidir \"DT_TEMP_P\[8\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[9\] " "Bidir \"DT_TEMP_P\[9\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[10\] " "Bidir \"DT_TEMP_P\[10\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[11\] " "Bidir \"DT_TEMP_P\[11\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[12\] " "Bidir \"DT_TEMP_P\[12\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[13\] " "Bidir \"DT_TEMP_P\[13\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[14\] " "Bidir \"DT_TEMP_P\[14\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMP_P\[15\] " "Bidir \"DT_TEMP_P\[15\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[0\] " "Bidir \"DT_TEMPO_P\[0\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[1\] " "Bidir \"DT_TEMPO_P\[1\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[2\] " "Bidir \"DT_TEMPO_P\[2\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[3\] " "Bidir \"DT_TEMPO_P\[3\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[4\] " "Bidir \"DT_TEMPO_P\[4\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[5\] " "Bidir \"DT_TEMPO_P\[5\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[6\] " "Bidir \"DT_TEMPO_P\[6\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[7\] " "Bidir \"DT_TEMPO_P\[7\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[8\] " "Bidir \"DT_TEMPO_P\[8\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[9\] " "Bidir \"DT_TEMPO_P\[9\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[10\] " "Bidir \"DT_TEMPO_P\[10\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[11\] " "Bidir \"DT_TEMPO_P\[11\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[12\] " "Bidir \"DT_TEMPO_P\[12\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[13\] " "Bidir \"DT_TEMPO_P\[13\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[14\] " "Bidir \"DT_TEMPO_P\[14\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DT_TEMPO_P\[15\] " "Bidir \"DT_TEMPO_P\[15\]\" has no driver" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643645270764 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1643645270764 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[0\] GND " "Pin \"DISP_TEMPO_P\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[1\] GND " "Pin \"DISP_TEMPO_P\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[2\] GND " "Pin \"DISP_TEMPO_P\[2\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[3\] GND " "Pin \"DISP_TEMPO_P\[3\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[4\] GND " "Pin \"DISP_TEMPO_P\[4\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[5\] GND " "Pin \"DISP_TEMPO_P\[5\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[6\] GND " "Pin \"DISP_TEMPO_P\[6\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[7\] GND " "Pin \"DISP_TEMPO_P\[7\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[8\] GND " "Pin \"DISP_TEMPO_P\[8\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[9\] GND " "Pin \"DISP_TEMPO_P\[9\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[10\] GND " "Pin \"DISP_TEMPO_P\[10\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[11\] GND " "Pin \"DISP_TEMPO_P\[11\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[12\] GND " "Pin \"DISP_TEMPO_P\[12\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[13\] GND " "Pin \"DISP_TEMPO_P\[13\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[14\] GND " "Pin \"DISP_TEMPO_P\[14\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMPO_P\[15\] GND " "Pin \"DISP_TEMPO_P\[15\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMPO_P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[0\] GND " "Pin \"DISP_TEMP_P\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[1\] GND " "Pin \"DISP_TEMP_P\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[2\] GND " "Pin \"DISP_TEMP_P\[2\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[3\] GND " "Pin \"DISP_TEMP_P\[3\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[4\] GND " "Pin \"DISP_TEMP_P\[4\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[5\] GND " "Pin \"DISP_TEMP_P\[5\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[6\] GND " "Pin \"DISP_TEMP_P\[6\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[7\] GND " "Pin \"DISP_TEMP_P\[7\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[8\] GND " "Pin \"DISP_TEMP_P\[8\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[9\] GND " "Pin \"DISP_TEMP_P\[9\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[10\] GND " "Pin \"DISP_TEMP_P\[10\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[11\] GND " "Pin \"DISP_TEMP_P\[11\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[12\] GND " "Pin \"DISP_TEMP_P\[12\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[13\] GND " "Pin \"DISP_TEMP_P\[13\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[14\] GND " "Pin \"DISP_TEMP_P\[14\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_TEMP_P\[15\] GND " "Pin \"DISP_TEMP_P\[15\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_TEMP_P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[0\] GND " "Pin \"DISP_UMID_P\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[1\] GND " "Pin \"DISP_UMID_P\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[2\] GND " "Pin \"DISP_UMID_P\[2\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[3\] GND " "Pin \"DISP_UMID_P\[3\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[4\] GND " "Pin \"DISP_UMID_P\[4\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[5\] GND " "Pin \"DISP_UMID_P\[5\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[6\] GND " "Pin \"DISP_UMID_P\[6\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[7\] GND " "Pin \"DISP_UMID_P\[7\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[8\] GND " "Pin \"DISP_UMID_P\[8\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[9\] GND " "Pin \"DISP_UMID_P\[9\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[10\] GND " "Pin \"DISP_UMID_P\[10\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[11\] GND " "Pin \"DISP_UMID_P\[11\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[12\] GND " "Pin \"DISP_UMID_P\[12\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[13\] GND " "Pin \"DISP_UMID_P\[13\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[14\] GND " "Pin \"DISP_UMID_P\[14\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_UMID_P\[15\] GND " "Pin \"DISP_UMID_P\[15\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|DISP_UMID_P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALARME_P GND " "Pin \"ALARME_P\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|ALARME_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRRIGA_P GND " "Pin \"IRRIGA_P\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|IRRIGA_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_P GND " "Pin \"ERROR_P\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643645270769 "|processor|ERROR_P"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1643645270769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1643645270785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1643645270886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643645270886 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_P " "No output dependent on input pin \"E_P\"" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643645270920 "|processor|E_P"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_P " "No output dependent on input pin \"CLOCK_P\"" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643645270920 "|processor|CLOCK_P"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1643645270920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1643645270920 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1643645270920 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1643645270920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1643645270920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643645270942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 31 13:07:50 2022 " "Processing ended: Mon Jan 31 13:07:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643645270942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643645270942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643645270942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643645270942 ""}
