{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544009602218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544009602239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 05:33:22 2018 " "Processing started: Wed Dec 05 05:33:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544009602239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009602239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009602239 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544009602362 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544009602362 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544009602363 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544009602363 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544009602363 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544009602363 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544009602363 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544009602363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544009602651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544009602651 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "framebuffer.sv(83) " "Verilog HDL warning at framebuffer.sv(83): extended using \"x\" or \"z\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/framebuffer.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544009612243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/framebuffer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612245 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_thin_controller.sv(78) " "Verilog HDL warning at SRAM_thin_controller.sv(78): extended using \"x\" or \"z\"" {  } { { "SRAM_thin_controller.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/SRAM_thin_controller.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544009612246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_thin_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_thin_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_thin_controller " "Found entity 1: SRAM_thin_controller" {  } { { "SRAM_thin_controller.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/SRAM_thin_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612247 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testPLL.v " "Can't analyze file -- file testPLL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544009612249 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAMCLK.v " "Can't analyze file -- file SRAMCLK.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544009612252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typhoon.sv 1 1 " "Found 1 design units, including 1 entities, in source file typhoon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Typhoon " "Found entity 1: Typhoon" {  } { { "Typhoon.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612260 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_controller.sv(99) " "Verilog HDL warning at SRAM_controller.sv(99): extended using \"x\" or \"z\"" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/SRAM_controller.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544009612262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/SRAM_controller.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_FIFO " "Found entity 1: SRAM_FIFO" {  } { { "SRAM_FIFO.v" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/SRAM_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk " "Found entity 1: mem_clk" {  } { { "mem_clk.v" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/mem_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_port " "Found entity 1: VGA_port" {  } { { "VGA_port.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/VGA_port.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_shader " "Found entity 1: pixel_shader" {  } { { "pixel_shader.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/pixel_shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rasterizer " "Found entity 1: rasterizer" {  } { { "rasterizer.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/rasterizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debug_shader " "Found entity 1: debug_shader" {  } { { "debug_shader.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/debug_shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612280 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \";\" vertex_transform.sv(193) " "Verilog HDL syntax error at vertex_transform.sv(193) near text: \"\[\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vertex_transform.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/vertex_transform.sv" 193 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544009612281 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vertex_transform vertex_transform.sv(57) " "Ignored design unit \"vertex_transform\" at vertex_transform.sv(57) due to previous errors" {  } { { "vertex_transform.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/vertex_transform.sv" 57 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1544009612282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_transform.sv 0 0 " "Found 0 design units, including 0 entities, in source file vertex_transform.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory " "Found entity 1: vertex_memory" {  } { { "vertex_memory.v" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/vertex_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_divide " "Found entity 1: vertex_divide" {  } { { "vertex_divide.v" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/vertex_divide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory_bins.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory_bins.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory_bins " "Found entity 1: vertex_memory_bins" {  } { { "vertex_memory_bins.v" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/vertex_memory_bins.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory_norms.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory_norms.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory_norms " "Found entity 1: vertex_memory_norms" {  } { { "vertex_memory_norms.v" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/vertex_memory_norms.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_multiply " "Found entity 1: vertex_multiply" {  } { { "vertex_multiply.v" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/vertex_multiply.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544009612295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg " "Generated suppressed messages file C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612337 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544009612417 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 05 05:33:32 2018 " "Processing ended: Wed Dec 05 05:33:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544009612417 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544009612417 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544009612417 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009612417 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544009613062 ""}
