Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    ERIK-MORALES
Date:        Sun Aug 19 17:06:40 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch mux00_mux_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\mux00_mux.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Sun Aug 19 17:06:41 2018

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\mux00_mux.srr"
Running: mux in foreground

Running proj_1|mux

Running: compile (Compile) on proj_1|mux
# Sun Aug 19 17:06:41 2018

Running: compile_flow (Compile Process) on proj_1|mux
# Sun Aug 19 17:06:41 2018

Running: compiler (Compile Input) on proj_1|mux
# Sun Aug 19 17:06:41 2018
Copied C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\synwork\mux00_mux_comp.srs to C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\mux00_mux.srs

compiler completed
# Sun Aug 19 17:06:44 2018

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|mux
# Sun Aug 19 17:06:44 2018

multi_srs_gen completed
# Sun Aug 19 17:06:45 2018

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\synwork\mux00_mux_mult.srs to C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\mux00_mux.srs
Copied C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\mux00_mux.srr to C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\mux00_mux.srf
Complete: Compile Process on proj_1|mux

Running: premap (Pre-mapping) on proj_1|mux
# Sun Aug 19 17:06:45 2018

premap completed
# Sun Aug 19 17:06:47 2018

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on proj_1|mux

Running: map (Map) on proj_1|mux
# Sun Aug 19 17:06:47 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|mux
# Sun Aug 19 17:06:47 2018
Copied C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\synwork\mux00_mux_m.srm to C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\mux00_mux.srm

fpga_mapper completed
# Sun Aug 19 17:06:51 2018

Return Code: 0
Run Time:00h:00m:04s
Complete: Map on proj_1|mux
Copied C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\mux00_mux.srr to C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\mux00_mux.srf
Complete: Logic Synthesis on proj_1|mux
TCL script complete: "mux00_mux_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\erik_\Documents\cursoArqui\projectMachX02\mux00\mux\proj_1.prj
batch mode default:no
