#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000013b30f4dda0 .scope module, "tb_boolean_func" "tb_boolean_func" 2 3;
 .timescale -9 -12;
v0000013b30f860a0_0 .var "A", 0 0;
v0000013b30f86530_0 .var "B", 0 0;
v0000013b30f865d0_0 .var "C", 0 0;
v0000013b30f86670_0 .var "D", 0 0;
o0000013b30f9a178 .functor BUFZ 1, C4<z>; HiZ drive
v0000013b30f86710_0 .net "F_beh", 0 0, o0000013b30f9a178;  0 drivers
v0000013b30f867b0_0 .net "F_data", 0 0, v0000013b30f86000_0;  1 drivers
v0000013b30f86850_0 .var/i "i", 31 0;
S_0000013b30f85dd0 .scope module, "DUT" "combination2" 2 9, 3 1 0, S_0000013b30f4dda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "F";
v0000013b30f4df30_0 .net "A", 0 0, v0000013b30f860a0_0;  1 drivers
v0000013b30f43720_0 .net "B", 0 0, v0000013b30f86530_0;  1 drivers
v0000013b30f97410_0 .net "C", 0 0, v0000013b30f865d0_0;  1 drivers
v0000013b30f85f60_0 .net "D", 0 0, v0000013b30f86670_0;  1 drivers
v0000013b30f86000_0 .var "F", 0 0;
E_0000013b30f4a320 .event anyedge, v0000013b30f43720_0, v0000013b30f85f60_0, v0000013b30f4df30_0, v0000013b30f97410_0;
    .scope S_0000013b30f85dd0;
T_0 ;
    %wait E_0000013b30f4a320;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013b30f86000_0, 0, 1;
    %load/vec4 v0000013b30f43720_0;
    %inv;
    %load/vec4 v0000013b30f85f60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013b30f86000_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000013b30f4df30_0;
    %load/vec4 v0000013b30f43720_0;
    %inv;
    %and;
    %load/vec4 v0000013b30f97410_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013b30f86000_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000013b30f4df30_0;
    %load/vec4 v0000013b30f43720_0;
    %and;
    %load/vec4 v0000013b30f97410_0;
    %and;
    %load/vec4 v0000013b30f85f60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013b30f86000_0, 0, 1;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000013b30f4dda0;
T_1 ;
    %vpi_call 2 20 "$dumpfile", "boolean_func.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013b30f4dda0 {0 0 0};
    %vpi_call 2 28 "$display", "A B C D | Dataflow Behavioral" {0 0 0};
    %vpi_call 2 29 "$display", "-------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013b30f86850_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000013b30f86850_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0000013b30f86850_0;
    %pad/s 4;
    %split/vec4 1;
    %store/vec4 v0000013b30f86670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000013b30f865d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000013b30f86530_0, 0, 1;
    %store/vec4 v0000013b30f860a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 34 "$display", "%b %b %b %b |    %b         %b", v0000013b30f860a0_0, v0000013b30f86530_0, v0000013b30f865d0_0, v0000013b30f86670_0, v0000013b30f867b0_0, v0000013b30f86710_0 {0 0 0};
    %load/vec4 v0000013b30f86850_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013b30f86850_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "combination_tb.v";
    "combination.v";
