[{"DBLP title": "Design and Multi-Abstraction-Level Evaluation of a NoC Router for Mixed-Criticality Real-Time Systems.", "DBLP authors": ["Mourad Dridi", "St\u00e9phane Rubini", "Mounir Lallali", "Martha Johanna Sep\u00falveda Fl\u00f3rez", "Frank Singhoff", "Jean-Philippe Diguet"], "year": 2019, "doi": "https://doi.org/10.1145/3264818", "OA papers": [{"PaperId": "https://openalex.org/W2899598529", "PaperTitle": "Design and Multi-Abstraction-Level Evaluation of a NoC Router for Mixed-Criticality Real-Time Systems", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Western Brittany": 4.0, "Technical University of Munich": 1.0, "CNRS, Lab-STICC UMR CNRS 6285, Lorient, France": 1.0}, "Authors": ["Mourad Dridi", "St\u00e9phane Rubini", "Mounir Lallali", "Martha Johanna Sep\u00falveda Fl\u00f3rez", "Frank Singhoff", "Jean-Philippe Diguet"]}]}, {"DBLP title": "Time-Randomized Wormhole NoCs for Critical Applications.", "DBLP authors": ["Mladen Slijepcevic", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2019, "doi": "https://doi.org/10.1145/3281029", "OA papers": [{"PaperId": "https://openalex.org/W2914173153", "PaperTitle": "Time-Randomized Wormhole NoCs for Critical Applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Barcelona Supercomputing Center": 3.5, "Spanish National Research Council": 0.5}, "Authors": ["Mladen Slijepcevic", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"]}]}, {"DBLP title": "Limit of Hardware Solutions for Self-Protecting Fault-Tolerant NoCs.", "DBLP authors": ["Ahmed Louri", "Jacques Henri Collet", "Avinash Karanth"], "year": 2019, "doi": "https://doi.org/10.1145/3233986", "OA papers": [{"PaperId": "https://openalex.org/W2910999631", "PaperTitle": "Limit of Hardware Solutions for Self-Protecting Fault-Tolerant NoCs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"George Washington University": 1.0, "LAAS-CNRS, Toulouse cedex,": 1.0, "Ohio Univ, Athens, OH": 1.0}, "Authors": ["Ahmed Louri", "Jacques H. Collet", "Avinash Kodi"]}]}, {"DBLP title": "Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement.", "DBLP authors": ["P. Veda Bhanu", "Pranav Venkatesh Kulkarni", "Soumya J."], "year": 2019, "doi": "https://doi.org/10.1145/3269983", "OA papers": [{"PaperId": "https://openalex.org/W2908838279", "PaperTitle": "Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Birla Institute of Technology and Science - Hyderabad Campus": 1.5, "Birla Institute of Technology and Science, Pilani": 1.5}, "Authors": ["P. Veda Bhanu", "Pranav Kulkarni", "Soumya J"]}]}, {"DBLP title": "Thermal-aware Test Scheduling Strategy for Network-on-Chip based Systems.", "DBLP authors": ["Kanchan Manna", "Chatla Swami Sagar", "Santanu Chattopadhyay", "Indranil Sengupta"], "year": 2019, "doi": "https://doi.org/10.1145/3241050", "OA papers": [{"PaperId": "https://openalex.org/W2914379072", "PaperTitle": "Thermal-aware Test Scheduling Strategy for Network-on-Chip based Systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Patna": 1.0, "Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Kanchan Manna", "Chatla Swamy Sagar", "Santanu Chattopadhyay", "Indranil Sengupta"]}]}, {"DBLP title": "PANE: Pluggable Asynchronous Network-on-Chip Simulator.", "DBLP authors": ["Sneha N. Ved", "Sarabjeet Singh", "Joycee Mekie"], "year": 2019, "doi": "https://doi.org/10.1145/3241051", "OA papers": [{"PaperId": "https://openalex.org/W2909257077", "PaperTitle": "PANE", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Gandhinagar": 3.0}, "Authors": ["Sneha N. Ved", "Sarabjeet Singh", "Joycee Mekie"]}]}, {"DBLP title": "BigBus: A Scalable Optical Interconnect.", "DBLP authors": ["Janibul Bashir", "Eldhose Peter", "Smruti R. Sarangi"], "year": 2019, "doi": "https://doi.org/10.1145/3289391", "OA papers": [{"PaperId": "https://openalex.org/W2911810816", "PaperTitle": "BigBus", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Janibul Bashir", "Eldhose Peter", "Smruti R. Sarangi"]}]}, {"DBLP title": "GARDENIA: A Graph Processing Benchmark Suite for Next-Generation Accelerators.", "DBLP authors": ["Zhen Xu", "Xuhao Chen", "Jie Shen", "Yang Zhang", "Cheng Chen", "Canqun Yang"], "year": 2019, "doi": "https://doi.org/10.1145/3283450", "OA papers": [{"PaperId": "https://openalex.org/W2909224093", "PaperTitle": "GARDENIA", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National University of Defense Technology": 6.0}, "Authors": ["Zhi Ping Xu", "Xuhao Chen", "Jie Shen", "Yang Zhang", "Cheng Chen", "Canqun Yang"]}]}, {"DBLP title": "Split Manufacturing-Based Register Transfer-Level Obfuscation.", "DBLP authors": ["Xiaotong Cui", "Jeff Jun Zhang", "Kaijie Wu", "Siddharth Garg", "Ramesh Karri"], "year": 2019, "doi": "https://doi.org/10.1145/3289156", "OA papers": [{"PaperId": "https://openalex.org/W2912546287", "PaperTitle": "Split Manufacturing-Based Register Transfer-Level Obfuscation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chongqing University of Posts and Telecommunications": 1.0, "New York University": 4.0}, "Authors": ["Xiaotong Cui", "Jeff L. Zhang", "Kaijie Wu", "Siddharth Garg", "Ramesh Karri"]}]}, {"DBLP title": "Neural Network Classifiers Using a Hardware-Based Approximate Activation Function with a Hybrid Stochastic Multiplier.", "DBLP authors": ["Bingzhe Li", "Yaobin Qin", "Bo Yuan", "David J. Lilja"], "year": 2019, "doi": "https://doi.org/10.1145/3284933", "OA papers": [{"PaperId": "https://openalex.org/W2908853553", "PaperTitle": "Neural Network Classifiers Using a Hardware-Based Approximate Activation Function with a Hybrid Stochastic Multiplier", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Minnesota": 3.0, "Rutgers, The State University of New Jersey": 1.0}, "Authors": ["Bingzhe Li", "Yaobin Qin", "Bo Yuan", "David J. Lilja"]}]}, {"DBLP title": "Long Short-Term Memory Network Design for Analog Computing.", "DBLP authors": ["Zhou Zhao", "Ashok Srivastava", "Lu Peng", "Qing Chen"], "year": 2019, "doi": "https://doi.org/10.1145/3289393", "OA papers": [{"PaperId": "https://openalex.org/W2910166072", "PaperTitle": "Long Short-Term Memory Network Design for Analog Computing", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Louisiana State University": 4.0}, "Authors": ["Zhou Zhao", "Ashok Srivastava", "Lu Peng", "Qing Chen"]}]}, {"DBLP title": "Trained Biased Number Representation for ReRAM-Based Neural Network Accelerators.", "DBLP authors": ["Weijia Wang", "Bill Lin"], "year": 2019, "doi": "https://doi.org/10.1145/3304107", "OA papers": [{"PaperId": "https://openalex.org/W2929974204", "PaperTitle": "Trained Biased Number Representation for ReRAM-Based Neural Network Accelerators", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Weijia Wang", "Bill Lin"]}]}, {"DBLP title": "In Situ Stochastic Training of MTJ Crossbars With Machine Learning Algorithms.", "DBLP authors": ["Ankit Mondal", "Ankur Srivastava"], "year": 2019, "doi": "https://doi.org/10.1145/3309880", "OA papers": [{"PaperId": "https://openalex.org/W2934545132", "PaperTitle": "In Situ Stochastic Training of MTJ Crossbars With Machine Learning Algorithms", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {" University of Maryland, College Park, MD": 2.0}, "Authors": ["Ankit Mondal", "Ankur Srivastava"]}]}, {"DBLP title": "Composable Probabilistic Inference Networks Using MRAM-based Stochastic Neurons.", "DBLP authors": ["Ramtin Zand", "Kerem Yunus Camsari", "Supriyo Datta", "Ronald F. DeMara"], "year": 2019, "doi": "https://doi.org/10.1145/3304105", "OA papers": [{"PaperId": "https://openalex.org/W3125659218", "PaperTitle": "Composable Probabilistic Inference Networks Using MRAM-based Stochastic Neurons", "Year": 2019, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Central Florida": 2.0, " Purdue University (Indiana, USA)": 2.0}, "Authors": ["Ramtin Zand", "Kerem Y. Camsari", "Supriyo Datta", "Ronald F. DeMara"]}]}, {"DBLP title": "Low-Cost Stochastic Hybrid Multiplier for Quantized Neural Networks.", "DBLP authors": ["Bingzhe Li", "M. Hassan Najafi", "David J. Lilja"], "year": 2019, "doi": "https://doi.org/10.1145/3309882", "OA papers": [{"PaperId": "https://openalex.org/W2927803337", "PaperTitle": "Low-Cost Stochastic Hybrid Multiplier for Quantized Neural Networks", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Minnesota": 2.0, "University of Louisiana at Lafayette": 1.0}, "Authors": ["Bingzhe Li", "M. Hassan Najafi", "David J. Lilja"]}]}, {"DBLP title": "A Mixed Signal Architecture for Convolutional Neural Networks.", "DBLP authors": ["Qiuwen Lou", "Chenyun Pan", "John McGuinness", "Andr\u00e1s Horv\u00e1th", "Azad Naeemi", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2019, "doi": "https://doi.org/10.1145/3304110", "OA papers": [{"PaperId": "https://openalex.org/W2895580425", "PaperTitle": "A Mixed Signal Architecture for Convolutional Neural Networks", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Notre Dame": 4.0, "University of Kensas, Kensas, USA": 1.0, "P\u00e1zm\u00e1ny P\u00e9ter Catholic University": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Qiuwen Lou", "Chenyun Pan", "John McGuinness", "Andr\u00e1s Horv\u00e1th", "Azad Naeemi", "Michael Niemier", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Hypercolumn Sparsification for Low-Power Convolutional Neural Networks.", "DBLP authors": ["Praveen K. Pilly", "Nigel Stepp", "Yannis Liapis", "David W. Payton", "Narayan Srinivasa"], "year": 2019, "doi": "https://doi.org/10.1145/3304104", "OA papers": [{"PaperId": "https://openalex.org/W2928413811", "PaperTitle": "Hypercolumn Sparsification for Low-Power Convolutional Neural Networks", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"HRL Laboratories (United States)": 5.0}, "Authors": ["Praveen K. Pilly", "Nigel D. Stepp", "Yannis Liapis", "David W. Payton", "Narayan Srinivasa"]}]}, {"DBLP title": "Hardware-Software Co-design to Accelerate Neural Network Applications.", "DBLP authors": ["Mohsen Imani", "Ricardo Garcia", "Saransh Gupta", "Tajana Rosing"], "year": 2019, "doi": "https://doi.org/10.1145/3304086", "OA papers": [{"PaperId": "https://openalex.org/W2948678916", "PaperTitle": "Hardware-Software Co-design to Accelerate Neural Network Applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Mohsen Imani", "Ricardo Alexandrino Garcia", "Saransh Gupta", "Tajana Rosing"]}]}, {"DBLP title": "Spiking Neural Networks Hardware Implementations and Challenges: A Survey.", "DBLP authors": ["Maxence Bouvier", "Alexandre Valentian", "Thomas Mesquida", "Fran\u00e7ois Rummens", "Marina Reyboz", "Elisa Vianello", "Edith Beign\u00e9"], "year": 2019, "doi": "https://doi.org/10.1145/3304103", "OA papers": [{"PaperId": "https://openalex.org/W3124237980", "PaperTitle": "Spiking Neural Networks Hardware Implementations and Challenges", "Year": 2019, "CitationCount": 96, "EstimatedCitation": 96, "Affiliations": {"CEA LETI": 7.0}, "Authors": ["Maxence Bouvier", "Alexandre Valentian", "Thomas Mesquida", "Francois Rummens", "Marina Reyboz", "Elisa Vianello", "Edith Beigne"]}]}, {"DBLP title": "Identification of Synthesis Approaches for IP/IC Piracy of Reversible Circuits.", "DBLP authors": ["Samah Mohamed Saeed", "Nithin Mahendran", "Alwin Zulehner", "Robert Wille", "Ramesh Karri"], "year": 2019, "doi": "https://doi.org/10.1145/3289392", "OA papers": [{"PaperId": "https://openalex.org/W2943497367", "PaperTitle": "Identification of Synthesis Approaches for IP/IC Piracy of Reversible Circuits", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"City College of New York": 1.0, "University of Washington Tacoma": 1.0, "Johannes Kepler University of Linz": 2.0, "New York University": 1.0}, "Authors": ["Samah Mohamed Saeed", "Nithin Mahendran", "Alwin Zulehner", "Robert Wille", "Ramesh Karri"]}]}, {"DBLP title": "Neuromemrisitive Architecture of HTM with On-Device Learning and Neurogenesis.", "DBLP authors": ["Abdullah M. Zyarah", "Dhireesha Kudithipudi"], "year": 2019, "doi": "https://doi.org/10.1145/3300971", "OA papers": [{"PaperId": "https://openalex.org/W3121407351", "PaperTitle": "Neuromemrisitive Architecture of HTM with On-Device Learning and Neurogenesis", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Rochester Institute of Technology": 2.0}, "Authors": ["Abdullah M. Zyarah", "Dhireesha Kudithipudi"]}]}, {"DBLP title": "MiC: Multi-level Characterization and Optimization of GPGPU Kernels.", "DBLP authors": ["Qixiao Liu", "Zhifeng Chen", "Zhibin Yu"], "year": 2019, "doi": "https://doi.org/10.1145/3304108", "OA papers": [{"PaperId": "https://openalex.org/W2943671750", "PaperTitle": "MiC", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shenzhen Institutes of Advanced Technology": 2.0, "China Electronics Standardization Institute": 1.0}, "Authors": ["Q. Liu", "Zhifeng Chen", "Zhibin Yu"]}]}, {"DBLP title": "Advanced Simulation of Droplet Microfluidics.", "DBLP authors": ["Andreas Grimmer", "Medina Hamidovic", "Werner Haselmayr", "Robert Wille"], "year": 2019, "doi": "https://doi.org/10.1145/3313867", "OA papers": [{"PaperId": "https://openalex.org/W2963444032", "PaperTitle": "Advanced Simulation of Droplet Microfluidics", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Johannes Kepler University of Linz": 4.0}, "Authors": ["Andreas Grimmer", "Medina Hamidovi\u0107", "Werner Haselmayr", "Robert Wille"]}]}, {"DBLP title": "Energy-efficient FPGA Spiking Neural Accelerators with Supervised and Unsupervised Spike-timing-dependent-Plasticity.", "DBLP authors": ["Yu Liu", "Sai Sourabh Yenamachintala", "Peng Li"], "year": 2019, "doi": "https://doi.org/10.1145/3313866", "OA papers": [{"PaperId": "https://openalex.org/W2947161672", "PaperTitle": "Energy-efficient FPGA Spiking Neural Accelerators with Supervised and Unsupervised Spike-timing-dependent-Plasticity", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A8M University, Texas, USA#TAB#": 3.0}, "Authors": ["Yu Liu", "Sai Sourabh Yenamachintala", "Peng Li"]}]}, {"DBLP title": "SSS: Self-aware System-on-chip Using a Static-dynamic Hybrid Method.", "DBLP authors": ["Gaoming Du", "Guanyu Liu", "Zhenmin Li", "Yifan Cao", "Duoli Zhang", "Yiming Ouyang", "Minglun Gao", "Zhonghai Lu"], "year": 2019, "doi": "https://doi.org/10.1145/3313869", "OA papers": [{"PaperId": "https://openalex.org/W2942427482", "PaperTitle": "SSS", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hefei University of Technology": 7.0, "Tekniska H\u00f6gskolans Studentk\u00e5r": 1.0}, "Authors": ["Gaoming Du", "Guanyu Liu", "Zhenmin Li", "Yifan Cao", "Duoli Zhang", "Yiming Ouyang", "Minglun Gao", "Zhonghai Lu"]}]}, {"DBLP title": "Placement and Routing for Tile-based Field-coupled Nanocomputing Circuits Is NP-complete (Research Note).", "DBLP authors": ["Marcel Walter", "Robert Wille", "Daniel Gro\u00dfe", "Frank Sill Torres", "Rolf Drechsler"], "year": 2019, "doi": "https://doi.org/10.1145/3312661", "OA papers": [{"PaperId": "https://openalex.org/W2940645969", "PaperTitle": "Placement and Routing for Tile-based Field-coupled Nanocomputing Circuits Is <i>NP</i> -complete (Research Note)", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Bremen": 3.0, "Johannes Kepler University of Linz": 1.0, "DFKI GmbH, Bremen, Germany": 1.0}, "Authors": ["Marcel Walter", "Robert Wille", "Daniel Gro\u00dfe", "Frank Sill Torres", "Rolf Drechsler"]}]}, {"DBLP title": "LiwePMS: A Lightweight Persistent Memory with Wear-aware Memory Management.", "DBLP authors": ["Sumin Li", "Kaixin Huang", "Linpeng Huang", "Jiashun Zhu"], "year": 2019, "doi": "https://doi.org/10.1145/3327963", "OA papers": [{"PaperId": "https://openalex.org/W2950318373", "PaperTitle": "LiwePMS", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shanghai Jiao Tong University": 4.0}, "Authors": ["Sumin Li", "Kaixin Huang", "Linpeng Huang", "Jiashun Zhu"]}]}, {"DBLP title": "Hardware Optimizations of Dense Binary Hyperdimensional Computing: Rematerialization of Hypervectors, Binarized Bundling, and Combinational Associative Memory.", "DBLP authors": ["Manuel Schmuck", "Luca Benini", "Abbas Rahimi"], "year": 2019, "doi": "https://doi.org/10.1145/3314326", "OA papers": [{"PaperId": "https://openalex.org/W2963492949", "PaperTitle": "Hardware Optimizations of Dense Binary Hyperdimensional Computing: Rematerialization of Hypervectors, Binarized Bundling, and Combinational Associative Memory", "Year": 2019, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"ETH Zurich": 2.0, "University of Bologna": 1.0}, "Authors": ["Manuel Schmuck", "Luca Benini", "Abbas Rahimi"]}]}, {"DBLP title": "Application and Thermal-reliability-aware Reinforcement Learning Based Multi-core Power Management.", "DBLP authors": ["Sai Manoj Pudukotai Dinakarrao", "Arun Joseph", "Anand Haridass", "Muhammad Shafique", "J\u00f6rg Henkel", "Houman Homayoun"], "year": 2019, "doi": "https://doi.org/10.1145/3323055", "OA papers": [{"PaperId": "https://openalex.org/W2980002279", "PaperTitle": "Application and Thermal-reliability-aware Reinforcement Learning Based Multi-core Power Management", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"George Mason University": 1.0, "IBM (India)": 2.0, "TU Wien": 1.0, "Karlsruhe Institute of Technology": 1.0, "University of California, Davis": 1.0}, "Authors": ["Sai Manoj Pudukotai Dinakarrao", "Arun A. Joseph", "Anand Haridass", "Muhammad Shafique", "Jorg Henkel", "Houman Homayoun"]}]}, {"DBLP title": "Comprehensive Analytic Performance Assessment and K-means based Multicast Routing Algorithm and Architecture for 3D-NoC of Spiking Neurons.", "DBLP authors": ["The H. Vu", "Yuichi Okuyama", "Abderazek Ben Abdallah"], "year": 2019, "doi": "https://doi.org/10.1145/3340963", "OA papers": [{"PaperId": "https://openalex.org/W2977621362", "PaperTitle": "Comprehensive Analytic Performance Assessment and K-means based Multicast Routing Algorithm and Architecture for 3D-NoC of Spiking Neurons", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Aizu": 2.0}, "Authors": ["Yuichi Okuyama", "Abderazek Ben Abdallah"]}]}, {"DBLP title": "MV-Net: Toward Real-Time Deep Learning on Mobile GPGPU Systems.", "DBLP authors": ["Yibin Tang", "Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2019, "doi": "https://doi.org/10.1145/3358696", "OA papers": [{"PaperId": "https://openalex.org/W2978122539", "PaperTitle": "MV-Net", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Institute of Computing Technology": 1.8333333333333333, "University of Chinese Academy of Sciences": 1.8333333333333333, "Peng Cheng Laboratory": 0.3333333333333333}, "Authors": ["Yibin Tang", "Ying Wang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Heterogeneous Scheduling of Deep Neural Networks for Low-power Real-time Designs.", "DBLP authors": ["Colin Shea", "Tinoosh Mohsenin"], "year": 2019, "doi": "https://doi.org/10.1145/3358699", "OA papers": [{"PaperId": "https://openalex.org/W3029362297", "PaperTitle": "Heterogeneous Scheduling of Deep Neural Networks for Low-power Real-time Designs", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Maryland, Baltimore County": 2.0}, "Authors": ["Colin P. Shea", "Tinoosh Mohsenin"]}]}, {"DBLP title": "QuTiBench: Benchmarking Neural Networks on Heterogeneous Hardware.", "DBLP authors": ["Michaela Blott", "Lisa Halder", "Miriam Leeser", "Linda Doyle"], "year": 2019, "doi": "https://doi.org/10.1145/3358700", "OA papers": [{"PaperId": "https://openalex.org/W2993431242", "PaperTitle": "QuTiBench", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Xilinx (Ireland)": 1.0, "Xilinx (United States)": 1.0, "Northeastern University": 1.0, "Trinity College Dublin": 1.0}, "Authors": ["Michaela Blott", "Lisa Halder", "Miriam Leeser", "Linda Doyle"]}]}, {"DBLP title": "A High-performance Homogeneous Droplet Routing Technique for MEDA-based Biochips.", "DBLP authors": ["Pampa Howladar", "Pranab Roy", "Hafizur Rahaman"], "year": 2019, "doi": "https://doi.org/10.1145/3327965", "OA papers": [{"PaperId": "https://openalex.org/W2981531353", "PaperTitle": "A High-performance Homogeneous Droplet Routing Technique for MEDA-based Biochips", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 3.0}, "Authors": ["Pampa Howladar", "Pranab Roy", "Hafizur Rahaman"]}]}, {"DBLP title": "Thread Batching for High-performance Energy-efficient GPU Memory Design.", "DBLP authors": ["Bing Li", "Mengjie Mao", "Xiaoxiao Liu", "Tao Liu", "Zihao Liu", "Wujie Wen", "Yiran Chen", "Hai (Helen) Li"], "year": 2019, "doi": "https://doi.org/10.1145/3330152", "OA papers": [{"PaperId": "https://openalex.org/W2996377014", "PaperTitle": "Thread Batching for High-performance Energy-efficient GPU Memory Design", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"United States Army Research Office": 1.0, "MathWorks (United States)": 1.0, "Advanced Micro Devices (United States)": 1.0, "Florida International University": 3.0, "Duke University": 2.0}, "Authors": ["Bing Li", "Mengjie Mao", "Xiaoxiao Liu", "Tao Liu", "Zihao Liu", "Wujie Wen", "Yi Chen", "Hai Li"]}]}]