
spice

.options abstol=1e-13
.options numdgt 10
.options reltol=1e-4

.param vdd 1.7

V1 nin 0  sin(frequency=1k, amplitude=1, offset=1)
.list

.verilog

paramset mycap ctest;  
.c=3u;
endparamset

mycap c1 (nout,0);

// C #(.c=3u) c1 (nout,0);

spice
.list

*C1 nout 0 3u

R1 nout nin 1000k

.print tran v(nodes) 
.print dc v(nodes) 

.nodelist
.dc trace=v dm
.tran .1m 1m  
*dm

.end
