================================================================================ 
Commit: c2e8093ca7383bb066af82b9a327c5f65353cca2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:57 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2222_01
BIOS ID change from 2222.00 to 2222.01
Hsd-es-id: <NO-HSD>
Tracker-link: <N/A>
Original commit date: Tue May 29 13:40:21 2018 -0700
Change-Id: Id7d05ca59f4efc93755df37b38a7241edf89c417
Original commit hash: 33927bcf296ca22518f66d8460ef132fc0e58bf7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6a20e2639b1128bd9fbd3d68c7f85aadd588fc6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:56 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Revert 87d48e4e4e881084127e7c572f41d7ce02cd36cb
Revert the following commit:
* BpCommonPkg/WifiConnectionManagerDxe: Fixed the error admin password is not cleaned in boot time
Hsd-es-id: <1605286679>
Original commit date: Tue May 29 13:31:29 2018 -0700
Change-Id: I6997cac684a6060549bf1caa6fde6ff0828c9a84
Original commit hash: 1837d8f17a0f606c958cf780583d9556c438c16d

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfig.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h

================================================================================ 
Commit: a7c3ad30f2d01c85dd4504e1e963f9ee73822e1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:53 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed May 30 00:13:18 2018 +0000
Original commit date: Wed May 30 00:13:18 2018 +0000
Original commit hash: 5dd75546deb8fc26883024699f5d71e2ca8b9d6e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d630733b039df7b238693b16a5b5eeafd611356 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:52 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] [1806090292] MRC Interpreter should work with indexes and not post-codes
Issue:
When we use the Mrc Interpreter command: "x 0xdd44" instead of "RMT 17" in CNL,
the MRC interpreter runs two steps: 1."Rank Margin Tool" 2."Rank Margin Tool on Fast Flow".
Solution:
1. Execute once this step
Hsd-es-id: 1806090292
Tracker-link: https://hsdes.intel.com/appstore/article/#/1806090292
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue May 29 13:16:42 2018 +0300
Change-Id: I5e2fc2f50f3ef4061f3982c750c4ad1f8195bcc1
Original commit hash: 7a9f115d344072dbc18c71f974ad22339365b21d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 641598f909f7a8e8dac8036538a4b858675918ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:50 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL A0 Patch 0x2A
Update ICL A0 with Patch 0x2A
Hsd-es-id: NO_HSD
Original commit date: Tue May 29 20:47:37 2018 +0530
Change-Id: I11e4be167d93941f85eee8ce7a6139b6a2546ee2
Original commit hash: 503d740775939e803a8e498c26330bd2a0407fba

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: bcfff2ba22fbb101d6d88afd4cc43871533bd560 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:49 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS [PO][U42][Y42] : Intel DPTF processor participant is enumerating in Device manager, even after DPTF configuration Disabled in BIOS.
Make use of patch table structure to update the defaults based on the CPU stepping.
for A0 B0D4 DE_EN = 1.
Hsd-es-id: 1604731383
Attestation-link: <IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx>
Original commit date: Thu May 24 13:12:36 2018 -0700
Change-Id: I3bb29d4f5e142250762dd979c8b26f2dfcaccf95
Original commit hash: 93762347790d0aa18034c60254342db8c487034f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 21d19f5b42144e41862f3165460798782a04923a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:47 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Tue May 29 11:58:54 2018 -0700
Original commit date: Tue May 29 11:58:54 2018 -0700
Original commit hash: 8532e5fdb7bc9fff0a33ded849244b3f14bdddfb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 0deffd3b0d013db52a9de28119d4486d635b88cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:45 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Add DisplayUpdateProgressLib mapping and PerformFlashWriteWithProgress() API
https://bugzilla.tianocore.org/show_bug.cgi?id=801
Based on content from the following branch/commits:
https://github.com/Microsoft/MS_UEFI/tree/share/MsCapsuleSupport
* Add DisplayUpdateProgressLib mapping to PlatformPkg.dsc
* Add PerformFlashWriteWithProgress() to the PlatformFlashAccessLib.
  This allows the platform to inform the user of progress when a
  firmware storage device is being updated with a new firmware
  image.
Hsd-es-id: none
Original commit date: Mon May 28 15:50:00 2018 -0700
Change-Id: I10174f6b9c425278473f4c16043590574cedf100
Original commit hash: 2b60c536027a730622e1a90e792c5d098bb39652

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/PlatformFlashAccessLib.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c

================================================================================ 
Commit: 2145c1362a98921617d7bc0e1cab415d0d729dcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:39 2018 -0700 
-------------------------------------------------------------------------------- 
Add Dual eDP support to ICL BIOS tree but keep it disabled under Testmenu option.
Hsd-es-id: 2202692799
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu May 24 20:19:51 2018 +0530
Change-Id: Ica162dbad3cfcba54fb32d512182b12f6d10f4d1
Original commit hash: d8073100aa6a9cc814ef3d2bf966b93fb0747b02

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 52fcd0bb2e3d436033d7ff20a9a3173630ecaa29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:38 2018 -0700 
-------------------------------------------------------------------------------- 
Move audio NHLT library from Intel Silicon Code to Platform Code
Audio NHLT table may need customer BIOS modification based on their board designed.
Currently, NHLT library locate in Intel Silicon Code, this will make customer confuse since Intel does not recommend customer BIOS modify Intel Silicon Code.
Hsd-es-id: 1505378656
Tracker-link: https://hsdes.intel.com/appstore/article/#/1505378656
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon May 21 12:28:48 2018 +0200
Change-Id: I2f0197463c95dfd078ebd03d6b6f7edae3b714e0
Original commit hash: 1043ed9034014f5904b34c39976606a98f822f05

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
IceLakePlatSamplePkg/Include/Library/DxeInstallNhltTableLib.h
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeCreateNhltTableLib.c
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeCreateNhltTableLib.h
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeInstallNhltTableLib.c
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeInstallNhltTableLib.inf
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltConfig.c
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltEndpoints.c
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltEndpoints.h
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
IceLakeSiliconPkg/Include/DxeHdaNhlt.h
IceLakeSiliconPkg/Include/Library/DxeHdaNhltLib.h
IceLakeSiliconPkg/Library/DxeHdaNhltLib/DxeHdaNhltLib.c
IceLakeSiliconPkg/Library/DxeHdaNhltLib/DxeHdaNhltLib.inf
IceLakeSiliconPkg/Pch/Include/PchHda.h
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/SiPkgDxeLib.dsc

================================================================================ 
Commit: d76f708d4995b0b676ebd14b655c28fc51efa8a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:36 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Build Silicon code with VS2017
1. change IceLakeSiliconBuild.bat to use VS2017.
2. fix VS2017 RC build issue.
Hsd-es-id: 1505013505
Original commit date: Fri May 25 17:12:34 2018 +0800
Change-Id: I9c3ca2b5e86bb6d1c1326f86f99b00ee1ee3ac85
Original commit hash: 160f4e5465585040b6ba70c3f061bf8032627187

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/IceLakeSiliconBuild.bat
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmiHandler.c

================================================================================ 
Commit: f6c4d4f445e88334ff1281449a699218b8d266fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue May 29 00:07:59 2018 -0700
Original commit date: Tue May 29 00:07:59 2018 -0700
Original commit hash: 8570bc9dba777efbff51bb92ab42765f4bdb4416

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 32ea192289a7992492a7a97db136f0b8b43d439e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:33 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue May 29 00:02:41 2018 -0700
Original commit date: Tue May 29 00:02:41 2018 -0700
Original commit hash: 3f04f564924a6fe34be32426b69b1b40e27e0639

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c4bdd55af9380730cb2ae3384ea13d981891ec70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:32 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL YN] System hangs during boot to windows, pointing to outstanding CPU reads to xHCI
Added xHCI Safemode setup menu option for YN and UN. This is a work-around to enable windows boot for ICL YN platform.
Hsd-es-id: 1407048612
Original commit date: Tue May 22 16:08:12 2018 -0700
Change-Id: I587a67e29c2e6c689a93c8e9f47b0caa3f904b94
Original commit hash: 558bd4527d88b78d1211aed59212c30dc9afd655

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 6cf2373c4b28c03960e115cb94fed0d6557ebe95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:27 2018 -0700 
-------------------------------------------------------------------------------- 
Filled up the Revision Filed of Firmware Error Record by following UEFI 2.7 spec
Hsd-es-id: 1505609384
Original commit date: Fri May 25 15:03:09 2018 +0800
Change-Id: I76f0cc7caaa6469bc44c689a23d096236d0fa11e
Original commit hash: 237e73b74e13c32a2ac95b06528312a9ac7d514f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c
IceLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.h

================================================================================ 
Commit: ff497ae42ffd186ceaffc4773165d551365d9b53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:27 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Fixed the error admin password
is not cleaned in boot time
* In WiFi connection manager, admin password is used to encrypt/decrypt
  network secrets. To make it more convinient to use, it is designed
  to be kept in memory during the boot time. Such implementation brings
  some security risks which may result admin password leakage. This
  patch fixed this issue, but for sacrifice, user has to input an admin
  password each time he wants to get/set secrets.
* This patch also fixed the error some passwords and private key files
  are not cleaned before freed.
* Add a checkbox to indicate if a network should be saved when
  connection triggered.
* Add some event handlers in EndOfDxe, ExitBootService, and System
  Reset to prevent secrets leakage.
Hsd-es-id: <222683>
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Mon May 28 15:21:02 2018 +0800
Change-Id: I53a4fca905113b30ab44dc17e618892f6b1ae568
Original commit hash: 87d48e4e4e881084127e7c572f41d7ce02cd36cb

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfig.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h

================================================================================ 
Commit: f504ba8602ac32692c9476d990ce2993bfdf0e1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:25 2018 -0700 
-------------------------------------------------------------------------------- 
Remove PrepareBaseTools.cmd bat file.
Remove PrepareBaseTools.cmd since building BaseTools executables is supported in edksetup.bat already.
Several lines of description for the change.
Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon May 28 15:32:09 2018 +0800
Change-Id: Ia11acd48c3594e48f9dedc632df0bb75d72dfaa2
Original commit hash: e726e8cf80528bf909f7c1ee2881e7be50dc979f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/BuildFsp.cmd
ClientSiliconPkg/PrepareBaseTools.cmd
IceLakePlatSamplePkg/prebuild.bat
IceLakePlatSamplePkg/prep.bat
IceLakeSiliconPkg/IceLakeSiliconBuild.bat

================================================================================ 
Commit: 02e05e46ca82ff12f06ded705b02fb9cde44ad99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:24 2018 -0700 
-------------------------------------------------------------------------------- 
Fix 64bit DMA system address capability reporting for SD card
BIOS has a bug which will cause it to clear the 64bit
system DMA adress support capbility for all projects that support it.
Since we no longer support any projectes where integrated SD
doesn't support 64bit, associated code was removed completely.
Hsd-es-id: 1504776747
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS_IP_Plan.xlsx
Original commit date: Thu May 24 02:58:27 2018 +0200
Change-Id: I21668f607875410203bf9fa7eaddd9f04fd46f2d
Original commit hash: fda5ed4e84fdf6c637a915e7f24a1e6f7342e134

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2OcpCnl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitCnl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitInternal.h
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsLibCnl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsSdHc.c

================================================================================ 
Commit: 516316cd8e733378b2119b4b7525dfc87e41ee41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:23 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: BIOS must clear EN_PA_SA2[26] and EN_PA_SLOW_RING2[26] since GbETSN will be fused disabled in client platforms
IOTG would have the fuse set to 0 (enable) and CCG would have it set to 1 (disable).
EN_PA_SA2[26] and EN_PA_SLOW_RING2[26] set to 1 when GbeTsnDis is disabled.
Hsd-es-id: 1504752745
Original commit date: Fri May 18 12:02:53 2018 -0700
Change-Id: I56d995eec110b793bed963b54d6a52ccb96d0529
Original commit hash: 4a0c71f6e4d7d244476860715cbe2d551af5b944

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSpi.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 9d3c85f6f7d4e6c5ec4319a4897687ed8e4ec4db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:19 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 28 00:12:54 2018 -0700
Original commit date: Mon May 28 00:12:54 2018 -0700
Original commit hash: facc2f87d0ffb44ef41c834856ead6d2f7dbb3f8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 49955d136487afb4b1fafba7b91bdb6eafd5abe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:18 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 28 00:08:23 2018 -0700
Original commit date: Mon May 28 00:08:23 2018 -0700
Original commit hash: f37bac245a6dd72d4834ed3c83c2e4c56ed401ec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: bf65969b24be4ff9177e4e44b13db473b19c0597 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:17 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon May 28 00:02:49 2018 -0700
Original commit date: Mon May 28 00:02:49 2018 -0700
Original commit hash: 05d22acb4e626c9d1826f35b75240ea439b71676

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 155011b2dbd1396aef3e92bafce613d264306589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:15 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Sun May 27 12:16:13 2018 -0700
Original commit date: Sun May 27 12:16:13 2018 -0700
Original commit hash: d25b183c1c7acc8da1f6b5201b3f48c5e3a17144

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 1597d4db5c746b3c08704f43f8f1b0a1dfa01083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:14 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Sun May 27 12:00:05 2018 -0700
Original commit date: Sun May 27 12:00:05 2018 -0700
Original commit hash: 1a1a973e4c18003caa1ec42f0cb52dc52e9a03a9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 612f590f04ce535060435c890d03a5ffc90bf30c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:13 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun May 27 00:08:17 2018 -0700
Original commit date: Sun May 27 00:08:17 2018 -0700
Original commit hash: 7ebc78415451fc83a5b007e860e2d5ca78be53d5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d917ae06f0fe92142ed67bde3a434d83aea3e084 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:12 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun May 27 00:03:08 2018 -0700
Original commit date: Sun May 27 00:03:08 2018 -0700
Original commit hash: c6207d2ee74e9af0a5a9e4dd710c1ab756432723

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c338367be6aaa3000666fc5c065721c5438fcfe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:11 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space
Sat May 26 17:16:43 2018 -0700
Original commit date: Sat May 26 17:16:43 2018 -0700
Original commit hash: 652e3aa0c648a99f0b87d1af35d8677712462477

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 4da211802f30329772f09615f96f87fa5a00a9d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:10 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Sat May 26 11:59:13 2018 -0700
Original commit date: Sat May 26 11:59:13 2018 -0700
Original commit hash: 526faf9ca0465f1f69eee8d509a4ce7f0f92680d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 5c41fcb7994889eaec55235f06a7fe8c1426e30d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:08 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat May 26 00:08:46 2018 -0700
Original commit date: Sat May 26 00:08:46 2018 -0700
Original commit hash: f73fdbe5f3cb86289d79c8809ab6a58d3a67af90

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: bab510b0fabf19ced8c8c5271900da15194c1282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:08 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sat May 26 00:03:02 2018 -0700
Original commit date: Sat May 26 00:03:02 2018 -0700
Original commit hash: da76f441239ce3fe52e4ca3fcdc4a3f405420894

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f0a0ee1f5c014d060a6657867cbf746264f20be8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:06 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "[ICL] Enable BIOS Guard"
This reverts commit fb9375bb9d18e9edbbec8e13a03d6a31383e9082 as it is causing PC 9C6A Hang with CATERROR on GT0 units.
Hsd-es-id: 2203998042
Tracker-link: https://hsdes.intel.com/appstore/article/#/2203998042
Original commit date: Fri May 25 15:08:35 2018 -0700
Change-Id: I0e3cb1e91be1f3a0ec46c6067e08bdcd13cf1feb
Original commit hash: 84cdf25b7514701cdada632a0ea2773e1b38cf53

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: c8cabd765cb5b73724e4c1a0d528b798314202b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:05 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri May 25 22:53:24 2018 +0000
Original commit date: Fri May 25 22:53:24 2018 +0000
Original commit hash: d20c188087da7bf551e20a7c8bdea86c0cc11ed1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05cf9ef42031fb336d5014e7c6229e0bf313dac1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:04 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Enhance the DataTimingCentering2D()
Changes:
- Added MrcGetSetUpdateHost() to perform MrcData host update for getset functions
- Fixed the wrong center point for Per Bit. It was hard coded to 8, which increased to 32 in ICL
- Included CNL 0.5.1.56 to fix cache coherency problem
- Included CNL 0.5.0.17 to prevent Saturated results
Hsd-es-id: 2202779377
Tracker-link: https://hsdes.intel.com/appstore/article/#/2202779377
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue May 15 17:13:20 2018 -0700
Change-Id: I6f87deb79ad9ac3a1ecadb305f902a5bf081d70c
Original commit hash: 11914fbb8831fae8e6353a5ec8f109620ffa6951

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b497fa2e98f8cd3889045cba67b0dde2f79af9b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:28:01 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Fri May 25 11:59:07 2018 -0700
Original commit date: Fri May 25 11:59:07 2018 -0700
Original commit hash: 8e49d6965c9cec4f5b878066db486ab010004433

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: f0917c1ab34c93130547ab9f2b253b2589ff9136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:58 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri May 25 00:19:58 2018 -0700
Original commit date: Fri May 25 00:19:58 2018 -0700
Original commit hash: 0c7097418a46ce5d219731d769375be0d1a83cbe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 5616fca6aa0817ebb7b4f8d59bbed1191f5f82ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri May 25 00:08:22 2018 -0700
Original commit date: Fri May 25 00:08:22 2018 -0700
Original commit hash: 796062418c1702e21b26c1bc15adbb8a8c72ccdd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: de8fda10c88032d3cb62df4b1a8aed8f3ac38bce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:57 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri May 25 05:53:07 2018 +0000
Original commit date: Fri May 25 05:53:07 2018 +0000
Original commit hash: 8241a3881f135e82de1876dd9b4d917ff3de9eab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9967f119a5fa95c3963fb7171a4ddf45eea46b5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:56 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL B0 Patch 0xE
Update ICL B0 with Patch 0xE
Hsd-es-id: NO_HSD
Original commit date: Thu May 24 14:57:25 2018 -0700
Change-Id: I69cc19de3027a0546e82e1b6864b6b1099143ced
Original commit hash: 2b044ee55c651f0af219e14f1151443f370b457a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 12f943aba241913008ca4738e7608e647d2ce045 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:55 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1407151405][][ICL MRC][Enable Fast MRC by default]
Enable Fast MRC flow by default.
Additional changes:
 - Removed MrcTimeMeasure and MrcFastBoot from MEMORY_DXE_CONFIG, they were unused.
 - Moved MrcTimeMeasure from FspmRestrictedConfig to FspmConfig, as it's not a restricted item.
 - Add an error message if memory is TXT-locked at the beginning of MRC, and avoid an endless MRC loop when MC PLL is not locked.
 - Skip SPD hex dump on Warm/S3 flows as we don't read SPD data in these flows.
Hsd-es-id: 1407151405
Tracker-link: https://hsdes.intel.com/resource/1407151405
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu May 24 14:05:16 2018 -0700
Change-Id: Ibffd7d3ecbb5a0241f9c16b77ccb043ea01de864
Original commit hash: 5692b3d1d729bdd2f69c038d981e9c2dff3d28fa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryDxeConfig.h
IceLakeSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9349ba59e1b0f50f2c49b85cc21abffeeb2d8bee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:53 2018 -0700 
-------------------------------------------------------------------------------- 
RTC memory Protected bytes are not locked
RTC PCR register is not accessible after POSTBOOT_SAI. Need to do the programming before EndOfPei.
Hsd-es-id: 1604876741
Original commit date: Thu May 24 11:06:18 2018 +0800
Change-Id: I2ff3f65140f249c95d2f5aa91504d2cc80f281b1
Original commit hash: 55de9e65a93cfc84095144e91825fe71d8c589ce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiRtcLib.h
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchEndOfPei.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: 638391e0e98a1c532e7cd131d939b3d79ec5b64f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:50 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: DropShipRestricted Update SMBIOS 131 with Capability
Update SMBIOS 131 table with DropShip BIOS capability bits
Hsd-es-id: 2202697655
Original commit date: Sat May 12 01:33:40 2018 -0700
Change-Id: I46fe47ddb04a29cfd01049bc6707541f7d5d8b43
Original commit hash: 715493786b5f8ec601994a0068981d36e2e5223c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MeSmbios.h
IceLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MeSmbiosDxe.inf

================================================================================ 
Commit: db38128807f933a842dcb8639f6b4afd4c4d8f95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:49 2018 -0700 
-------------------------------------------------------------------------------- 
[BIOS][ICC Menu] Wrong ICC Profile displayed at ICC Menu page, moreover - the field is graded out and can't be changed
Remove the ICC Profile item from the Me-BIOS Payload (MBP) structure and replace with direct GetProfile HECI message.
Impact: All SKUs: Me-BIOS Payload (MBP) structure change
Hsd-es-id: 1806103833
Original commit date: Mon May 21 16:38:21 2018 +0800
Change-Id: Ic69a909dc309e11d8bc86900269e915ee20b7842
Original commit hash: 0eb14a06ed0ecb7cf946b17787dfc6206e7aedb8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Icc/IccPlatformDxe/IccPlatform.c
IceLakePlatSamplePkg/Features/Icc/IccPlatformDxe/IccPlatform.h
IceLakePlatSamplePkg/Features/Icc/IccPlatformDxe/IccPlatformDxe.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Setup/IccSetup.c
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MeBiosPayloadData.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpDebugPrint.c

================================================================================ 
Commit: 5365b7cbcae9be4ad65faae48c0c79e75dec1c49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:47 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Enable BIOS Guard
Enable BIOS Guard. Update SVN value.
Hsd-es-id: 1407207769
Original commit date: Thu May 24 13:12:39 2018 -0700
Change-Id: Idebd13865f305b57c4c73ee491e5ac7561ee0426
Original commit hash: fb9375bb9d18e9edbbec8e13a03d6a31383e9082

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: e46c42f5fb3d885d689d232d97ce83a67e689627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:46 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL A0 Patch 0x28
Update ICL A0 with Patch 0x28
Hsd-es-id: NO_HSD
Original commit date: Thu May 17 16:49:46 2018 -0700
Change-Id: I459d71236e903784a437450e8bdcea4ed1f19bd8
Original commit hash: 73f28cc9aef8c6110eb264c33c3c9b1f1b902e22

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 9d75cec394f1a7c8f68ccfd993150db44818fc40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:44 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu May 24 21:53:14 2018 +0000
Original commit date: Thu May 24 21:53:14 2018 +0000
Original commit hash: 658d1b2879aa37b9b6bc8570ee2690c760d5ec58

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27624e703c5ce986204af758af9f302a1580a0c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:42 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1605207763][ICL B0:Sx fails randomly after n cycles(n=25-800) on LPDDR4 platforms with Mem Initiaization (SAD_ERR_WB_TO_MMIO | CBO/LLC Error  & Cache Hierarchy Error | Cache Hierarchy Error )]
Issue:
Memtest fails after MRC sporadically, during Warm / S3 cycling with SAGV enabled.
Memory reads are corrupted.
Root cause:
NORMALMODE_CFG register was part of the MRC save/restore table by mistake.
Solution:
This register should not be restored from the table, as it's too early in the flow.
We go to Normal model in MrcNormalMode() after all 3 SAGV points are restored.
Additional changes:
 - TcMiniBiosRestricted.bat - build the MiniBios image after MRC version auto-increment.
 - Disable LP4 Tx DqDqs retraining on A-step.
Hsd-es-id: 1605207763
Tracker-link: https://hsdes.intel.com/resource/1605207763
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu May 24 12:22:55 2018 -0700
Change-Id: I3d934312a8bba28ef844d3914208b468a021d923
Original commit hash: 205394443f4a0a53e4386bba7848835180548809

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: f23f97eae2d5bde34fa73751fc2dba1c07d3aed8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:40 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Thu May 24 12:18:18 2018 -0700
Original commit date: Thu May 24 12:18:18 2018 -0700
Original commit hash: 72fcc5d0e17ff613f9da7ab3e82aba1dbad4d447

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: 5d974d12c47fe77ba88faef63881f410bce17086 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:38 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Thu May 24 11:59:21 2018 -0700
Original commit date: Thu May 24 11:59:21 2018 -0700
Original commit hash: e2d49b54bf1584bcce149cfb85044027c4786b97

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakeFspBinPkg/Include/FsptUpd.h

================================================================================ 
Commit: 0be41fe0970031eb98a686e9ea778c8762be1a50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:34 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] PPIN EOM definition is incorrect
Fixed incorrect detection of EOM
Hsd-es-id: 1305703029
Tracker-link: [ICL A2 - Security] PPIN EOM definition is incorrect
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed May 23 13:44:57 2018 +0200
Change-Id: I1da6a3c217f1a5825fefb7651fd5504b0fdfe425
Original commit hash: 668d86400b7f88c0e9904d50d37f73a373fc429c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

================================================================================ 
Commit: bf5100c3664da76212f34528605de0bac669a7bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:33 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Thu May 24 00:12:45 2018 -0700
Original commit date: Thu May 24 00:12:45 2018 -0700
Original commit hash: a888805c42bb47a973fe8fe3dae0792a7c46fd01

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 674fa90a48d84229a9436117611645d2ccd8c979 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:32 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Thu May 24 00:03:03 2018 -0700
Original commit date: Thu May 24 00:03:03 2018 -0700
Original commit hash: 5355cdf8db88e5aa4a2ffa93687981d49125efd6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 830cf20367bf30f3f1bc5d5e46a5013609c4fcfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:31 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu May 24 05:59:26 2018 +0000
Original commit date: Thu May 24 05:59:26 2018 +0000
Original commit hash: 72e5a78530ba416d686590863e5042d19ad8d1f2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab778d12308e2cb1f9b39951c87355eb6b3520e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:29 2018 -0700 
-------------------------------------------------------------------------------- 
Register definition naming errors in IceLakeSiliconPkg
Fix some typos and naming errors regarding silicon register definition.
Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue May 22 14:22:50 2018 +0800
Change-Id: I94c3a213d474eefa3ba068640c27745551ee8a1d
Original commit hash: 9fd365153a533e51cc84d8302de6d4547c9b3989

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsClk.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSata.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSerialIo.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSpi.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchEspiLib/PchEspiLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSataPrivateLib/PeiSataPrivateLib.c
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Register/PchRegsLpc.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Register/PchRegsPmcCnl.h

================================================================================ 
Commit: 2b39f3f0deedd113bce3f56a70c40b7ef6022284 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:27 2018 -0700 
-------------------------------------------------------------------------------- 
Fix GenNvs space bug and error message bug
--Fix bug which header generate two space
--Fix bug of error message
--Fix bug of trailing spaces
--Fix bug of Reserve[0] error
Tracker-link: https://hsdes.intel.com/appstore/article/#/1806170103
Attestation-link: N/A
Original commit date: Tue May 15 01:04:17 2018 -0700
Change-Id: I476d199cd9035d6d99361157e698d9e0fb842898
Original commit hash: 3f91638f35c3f51a97bebfee8fd9f31cc1dab724

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Tools/GenNvs/GenNvs.py

================================================================================ 
Commit: 2e38b0e5b8a7cfac5e77b9cebb940b94cf944411 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS]ICL-U RVP/SDS:D3 Cold/Hot Enable/Disable setup option help text says supprot instead of support
Hsd-es-id: 2202769426
Original commit date: Wed May 23 11:48:21 2018 -0700
Change-Id: I4840cc9431bfee8f087b8efbc6355a10511adca2
Original commit hash: df36a16b2c10239abfc6c7eeac39359bde8d0ffe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.c

================================================================================ 
Commit: db7f1e658377d697014548baf46a128e43fb48e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:25 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS]BIOS to use IOM_FW_INFO, IOM_FW_INFO_ENGR registers instead of IOM_CSME_IMR_IOM_STATUS.FW version
IOM firmware binary has the information for FW to populate IOM_FW_INFO_CR register during reset exit flow
Existing flow is CSME writes the version to IOM_CSME_IMR_IOM_STATUS.version field and Bios reads it from there. with the new definition CSME doesnt need to write to this register,
Hsd-es-id: 2202769728
Original commit date: Thu May 3 16:15:24 2018 -0700
Change-Id: Ic344cc293003559bacf135e3ca90c5acd0f27845
Original commit hash: eca9538bd291072f5a78b4a7dbc2ce2ad0a45a71

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIom.h
IceLakeSiliconPkg/SystemAgent/Include/SaTcssHob.h
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 84ce1108294393b278a90fca142ac7fbab169043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:21 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS PCH Serial Io UART support Part 2 - Policy Changes
COM Port Support, new _DSM for UART, I2C/UART IP divided
Hsd-es-id: 220561394
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Apr 24 17:12:43 2018 -0700
Change-Id: I36e53be46995783a488adf1c813227cccd94ae98
Original commit hash: f2a4607560f4e6e73260e668966419901ab9cf4c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Library/SerialPortLib/SerialPortLib.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeFspPkg/Upd/FsptUpd.dsc
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.h
IceLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.c
IceLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
IceLakePlatSamplePkg/Include/Library/I2cAccessLib.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.c
IceLakePlatSamplePkg/Library/BaseGpioExpanderLib/BaseGpioExpanderLib.c
IceLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
IceLakePlatSamplePkg/Library/PeiI2cAccessLib/PeiI2cAccessLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PssLib/PssLib.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr
IceLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.S
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.asm
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesIcl.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoSpi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.c
IceLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.inf
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoUartLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/I2cMasterCommonLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiI2cMasterLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiSerialIoInitLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSerialIoUart.h
IceLakeSiliconPkg/Pch/Include/SerialIoDevices.h
IceLakeSiliconPkg/Pch/Library/BasePchSerialIoUartLibNull/BasePchSerialIoUartLibNull.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibCnl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibIcl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibIcl.inf
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.inf
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeI2cMasterCommonLib/I2cMasterCommonLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibInternal.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiI2cMasterLib/I2cMasterPei.c
IceLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

================================================================================ 
Commit: 288629ea623aa46168338e9f5fe903518beee89d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:16 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed May 23 21:53:52 2018 +0000
Original commit date: Wed May 23 21:53:52 2018 +0000
Original commit hash: 94a29813f7022b0d824400bb9e725c50d299cb6a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e7afd147ef0239970bab36e68bc8a7f27bd3191 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:15 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][1806158977][ICL MRC] sync CNL versions 5.1.9 / 5.1.20 / 5.1.22 / 5.1.29
Request:
Need to merge the following:
5.1.9:[CNL][MRC] Allowing MR6 to be restored PDA only if it was trained PDA before.
5.1.20:[CNL][MRC] LP4 Dq/Dqs Retraining Issues MRRs only for SubCh 0
5.1.22:change Minibios to use the same Channel Hash values as fullbios
5.1.29:Enable Park Mode during MRC training
Change:
5.1.9 & 5.1.29 changes were merged while 5.1_20 & 5.1.22 already in ICL.
Hsd-es-id: 1806158977
Tracker-link: https://hsdes.intel.com/resource/1806158977
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon May 14 14:19:47 2018 +0300
Change-Id: I649c256046b42f6aa1a6afa1c357a3bee293292b
Original commit hash: f05603ceb1eeacf725fdbac2b78ee1e061665f16

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 7bfbc66bb2a9140df901b15719df52bb25fc7088 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:14 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed May 23 20:22:17 2018 +0000
Original commit date: Wed May 23 20:22:17 2018 +0000
Original commit hash: 5fc3f4c5ebf79efd3ad8cb4a04dc741a23c5e358

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee0decfbcca1106c706578ed13503dbc89801742 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:12 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module:[ICL MRC] [1305723409] [Retrain failed on lpddr4x in byte mode - memory test failure]
Issue:
LP4 write dq/dqs retraining caused memtest failure on Lp4x Bytemode device
Root cause:
Dev2/3 got zero ROCount value, and their register offsets were incorrect.
Solution:
1. DESWIZZLE_RANKPAIR offset fix for Dev2/3.
2. ROCOUNTTRAIN offset fix for Dev2/3.
3. MR18/19 - byte 0 is used for dev0/dev1, byte 2 is used for dev2/dev3
Hsd-es-id: 1305723409
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305723409
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed May 23 18:14:30 2018 +0300
Change-Id: Iea536d8ec9cb961bd466224ded72c12019c3cc4b
Original commit hash: 5fe7bfdd0faeee4a670662702d61efa2562b60a1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 0c437fe02ac4ad4853d0cbca3af87b47e7d249da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:11 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Wed May 23 11:58:31 2018 -0700
Original commit date: Wed May 23 11:58:31 2018 -0700
Original commit hash: 239bf3f04e58e4c82b8435a1ceeb3f0626d1fd32

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 03008dfd0dc1aba42b0538611e61fe9bcb52ff30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:10 2018 -0700 
-------------------------------------------------------------------------------- 
[ICP-LP B0][CAVs]:Unable to enter C10 intermittently when PME Wake is enabled in bios
Hsd-es-id: 1407141964
Original commit date: Fri May 18 11:50:05 2018 -0700
Change-Id: I9173a4b22187f7ad16bf84bd0772364a80b7ef53
Original commit hash: 9890b9b34961e089f6f94b0bca4126843ed1e2b5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: b315083fee72448d1f3f0c84e41e537097d5da99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:06 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed May 23 07:19:32 2018 +0000
Original commit date: Wed May 23 07:19:32 2018 +0000
Original commit hash: e2cd8bd598476a052df62f7efe021b587bcb3a48

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d79de264c321e3eef29c2149c2c03f15aaa61851 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:05 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Wed May 23 00:08:07 2018 -0700
Original commit date: Wed May 23 00:08:07 2018 -0700
Original commit hash: 80c97ca6309b4c0a5993f92512f340dd5ba2b1bb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2bfa2a69751b0d0ccff2fb55543cdacc6deba37f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:04 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Wed May 23 00:03:05 2018 -0700
Original commit date: Wed May 23 00:03:05 2018 -0700
Original commit hash: 99347d9dadab74912dc692275566843375b274bc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2ac1b20b62866060455721561b0acc298486bf02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:27:03 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Integrated RS4 TBT security requirements from CFL/CNL to ICL. Move the lib from platform package to silicon package.
Hsd-es-id: 2202718713
Original commit date: Sun Apr 1 21:31:26 2018 -0700
Change-Id: I7f7e4ad2c7b243231d4f3e95c55d6de6fb6b80c0
Original commit hash: ae7cd299e653976af2792788ef84c3e1f28edcfe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
IceLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
IceLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
IceLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
IceLakePlatSamplePkg/Include/OemSetup.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/Setup/Boot.vfr
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SetupCallbackExList.h
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakePlatSamplePkg/Setup/TbtSetup.c
IceLakePlatSamplePkg/Setup/TbtSetup.hfr
IceLakePlatSamplePkg/Setup/TbtSetup.uni
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/Tbt/ITbtInit/Dxe/ITbtDxe.c
IceLakeSiliconPkg/Tbt/ITbtInit/Dxe/ITbtDxe.inf
IceLakeSiliconPkg/Tbt/Include/DxeTbtCommonDefinition.h
IceLakeSiliconPkg/Tbt/Include/Library/DxeTbtDisBmeLib.h
IceLakeSiliconPkg/Tbt/Include/Protocol/TbtDisBmeProtocol.h
IceLakeSiliconPkg/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c
IceLakeSiliconPkg/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.c
IceLakeSiliconPkg/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.inf

================================================================================ 
Commit: 7be34d494eeeba279f7b44433e022aed3f3e3334 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:59 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg: Remove X86 ASM and S files
NASM has replaced ASM and S files.
Rmove ASM from all modules.
Remove S files from the drivers only.
After NASM is updated, S files can be removed from Library.
Hsd-es-id: 222686
Original commit date: Sun May 13 22:34:20 2018 +0800
Change-Id: I2427e31a0a6385f9ea41f6e0ccb2a5bf17d2af12
Original commit hash: 709e87f4ca2c16f0be3f5db844226036378eee25

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.asm
BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.asm
BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.asm
BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.asm

================================================================================ 
Commit: 8fe499693959a63cce28d541ba2e7f6c512a6e59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:58 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: decoded GUIDED section per PROCESS_REQUIRED filed
When decoded GUIDED section it should according to PROCESS_REQUIRED
filed, but not according to whether the tool is CRC32.
Hsd-es-id: none
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Tue May 22 09:01:11 2018 +0800
Change-Id: I036ad43a9f4884a47ea2a6291a916c73a0b773d9
Original commit hash: 784155a686a35f3a441aabca0a037bf67ae8bb5b

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c

================================================================================ 
Commit: 8d1533b6174d3630eb16d27a6a2b34d2092d9099 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:57 2018 -0700 
-------------------------------------------------------------------------------- 
FREEDOS 1.2 boot hangs on blinking cursor
Update Leggacy Usb Drivers for ICL
Hsd-es-id: <1407089001>
Tracker-link:https://hsdes.intel.com/resource/1407089001
Original commit date: Fri May 18 14:09:52 2018 +0800
Change-Id: I097ed1ddd352778ad59b3d6c4820d76f24776afa
Original commit hash: 1ef1cb3ce794b8d0196275bf7b990fd58a2c42a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/CsmConfig.h
ClientCommonPkg/LegacyUsb/Protocol/UsbPolicy.h
ClientCommonPkg/LegacyUsb/Setup/Usb.hfr
ClientCommonPkg/LegacyUsb/Setup/Usb.uni
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: 8e5c196e9b692e82d34f9ccab85ff11757bdb109 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:55 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] Add a setup option to force training on Warm flow
Changes:
Add a setup option to force MRC training on Warm flow.
This was requested by customer enabling team.
Add a new MEMORY_CONFIGURATION policy member: TrainOnWarm  // 0 - disabled, 1 - enabled
Hsd-es-id: 1407009508
Tracker-link: https://hsdes.intel.com/resource/1407009508
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon May 14 16:53:13 2018 +0300
Change-Id: Id548c7020c53f24d066b5e4290d589d084a8d79d
Original commit hash: 6f831216081349aa88b879aeb08f4cde5f916147

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/UqiList.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 67de7a561f74bc9d6cf05f52c4ab6600ae6c53e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:53 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue May 22 21:59:22 2018 +0000
Original commit date: Tue May 22 21:59:22 2018 +0000
Original commit hash: 2ad0fa7eeae5b14d5172f598d5bd66376977b39a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29a09d1394080ceb9545bbb01d676aae5dc9008a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:52 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1305721491][ICL-U][LP4][B1][ddrcrdatadfecontrol0rank0 register is configured incorrectly in RMT in cold reset]
Issue:
MRC writes to DfeControl0Rank0 register during RMT, which is unexpected.
Root cause:
During RMT we find WrLevel margin by sweeping TxDqOffset and TxDqsOffset together.
This is done in ChangeMargin using DataOffsetTrain register, which is not per rank.
TxDqsOffset change has a side effect of DQS DCC update, which is per rank.
The rank parameter was not passed into GetSet for TxDqsOffset, causing wrong offset calculation for GsmIocDccDataTrainDqsVal and GsmIocDccAipCbDqs.
Solution:
ChangeMargin: pass rank parameter into GetSet when WrLevel parameter is used.
Add extra protection in GetSet HAL to ASSERT in such cases.
Hsd-es-id: 1305721491
Tracker-link: https://hsdes.intel.com/resource/1305721491
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue May 22 13:07:07 2018 -0700
Change-Id: I77d87f44dbfc74b8fd3859d96970d9e3249ea87a
Original commit hash: 2d01bf2ab3d99c1b74aa1dd1da87e805ddad2b99

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 277ccb78775e71b9506ce5b6c6e66510f0eb75e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:49 2018 -0700 
-------------------------------------------------------------------------------- 
[TME] Security requirement for IA32_DEBUG_INTERFACE MSR.
-Lock IA32_DEBUG_INTERFACE MSR prior to TME Initialization
-Move BIOS Guard Hob generation to allow for enabling of IA32_DEBUG_INTERFACE MSR if Debug Signed BIOS Guard module is present
Hsd-es-id: 1209871116
Original commit date: Fri May 18 12:46:35 2018 -0700
Change-Id: I2e5cf1d48d326049d14b4d880f497378a2215b94
Original commit hash: 99af2b78d5597c5181812d2036ca998fb74ad3c2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitFsp.inf
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
IceLakeSiliconPkg/Cpu/Include/Private/Library/CpuInitLib.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
IceLakeSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h

================================================================================ 
Commit: 7302de12879371e0831e2e479cfbebb6117e5f01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:47 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Tue May 22 12:00:09 2018 -0700
Original commit date: Tue May 22 12:00:09 2018 -0700
Original commit hash: d31f9ef4f058478923184f05e4eb1867eaee0cf1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 699681f44023ee1ee161c4b9d1f7148dfae589ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:46 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: HD-A link freq not getting set to 6MHz when selected in bios
On changing the HDA link freq to 6 MHz in bios, the corresponding register is still reading 0x2, which corresponds to 24 MHz
For link freq to be set to 6MHz, the value should be 0x0.
Hsd-es-id: 1407150961
Original commit date: Tue May 15 11:49:30 2018 -0700
Change-Id: Ie6df1246c4f070f0ac8f92e15a0a68c3652434d9
Original commit hash: 6bd1d19f6ae8d4570a94c577ce0c89980e90400c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 927bd15d03d2ddfd1eb9950b64aa51ed430e71b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:44 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue May 22 12:58:51 2018 +0000
Original commit date: Tue May 22 12:58:51 2018 +0000
Original commit hash: 397792808f3c3656502a86bd0d1c7b2c10d906f5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2621f7ab4ae339c8cdac94074d03627865d45f8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:43 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: Clear SV SGX no longer needed BIOS code
There are three capabilities that are no longer needed for SGX SV.
1.SvReservedMemoryBellowPrmrr
2.SelectiveEnableSgx
3.EnableSgx7a
Hsd-es-id: 1806155351
Original commit date: Tue May 15 17:22:28 2018 +0800
Change-Id: Iadd6306ebf9e8a8590b629adc011bec4ff9da559
Original commit hash: 0566926614774d3166c98bf5632eceb1a47b7ba7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakePlatSamplePkg/Setup/UqiList.uni
IceLakeSiliconPkg/Cpu/Include/Private/CpuInitDataHob.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

================================================================================ 
Commit: 74b9de17b441d00040f4c7052b0d143694e1f7ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:39 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS to support FIPS 140-2 Level 1 for CSME
- create a new configuration manu FIPS Configuration under PCH FW Configuration
- get from CSME and show current FIPS mode
- set based FIPS mode based on setup option
Hsd-es-id: 1406578901
Tracker-link: https://hsdes.intel.com/appstore/article/#/1406578901
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri May 18 13:37:09 2018 +0200
Change-Id: I4d85c30ddf090e7947b8c7898e29a1774d31f355
Original commit hash: 5687dcef8a2b00c1787ceec4af475b0c9bfa33cb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/MeSetup.c
IceLakePlatSamplePkg/Setup/MeSetup.h
IceLakePlatSamplePkg/Setup/MeSetup.hfr
IceLakePlatSamplePkg/Setup/MeSetup.uni
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 38eb05cdc4ade4bd07a149635e719ba57fc8384f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:37 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue May 22 00:08:08 2018 -0700
Original commit date: Tue May 22 00:08:08 2018 -0700
Original commit hash: 9aa2e11d3f681c6ebe7332e9a0180d8e43dcf775

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: da24b80834ed51a91610d658d483f7af29772a3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:37 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue May 22 00:03:26 2018 -0700
Original commit date: Tue May 22 00:03:26 2018 -0700
Original commit hash: 077fdae1d67213ba673793b5e0c85c87243e152a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 06a2d015b5ae6c38f2d4a78decf6b006291bbeeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:35 2018 -0700 
-------------------------------------------------------------------------------- 
Merge [CFL-S+CNL-H] System hang-up during serial port loopback test
Remove support for checking ins/outs in SMM save state. Otherwise if ins/outs occurs in one thread during SMI, a page fault will occur.
Hsd-es-id: 2201619209
Original commit date: Thu May 3 11:22:43 2018 +0800
Change-Id: I50de63e3bdaa6938335fe9bd54e8ac4f7577db1d
Original commit hash: 58b564eab2650454f92555d386b3a834effb6daa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: 6c0fa42dc84bd07a8e0624d5f6cf26ba0b913369 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:33 2018 -0700 
-------------------------------------------------------------------------------- 
[REVERT]PPV change - PPV Change- Post Time reduction: remove waiting Hotkey entered by user
Reverting changes as they are causing build Errors.
Hsd-es-id: 2203455672
Original commit date: Mon May 21 16:09:03 2018 -0700
Change-Id: I7411ac7d6a6acdf89444a08b3566ef4c5918e617
Original commit hash: f59882e40472760f9f4bfee139793e12791c126c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c

================================================================================ 
Commit: 4eb2586024342bdd75a2e91abc0ff51f0f0a5929 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:29 2018 -0700 
-------------------------------------------------------------------------------- 
The latest BIOS(IFWI) doesn't support ESPI Test Card booting
Added back code to support boot with ESPI test card
Hsd-es-id: 1407141012
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu May 10 14:42:14 2018 -0700
Change-Id: Id1f25e2fbd79260bd99d647a4b83f17ad14899ea
Original commit hash: 2ef46f2d0dd4658a5d3fd296d077dc1978f87bbb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: ec51bd4689fdf5fb502b240e1061aa2e1739dafc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:25 2018 -0700 
-------------------------------------------------------------------------------- 
Extend IPCW method in ASL to return PMC IPC read buffer.
Change IPCW method in Pmc.asl to IPCS
Hsd-es-id: 1806166477
Original commit date: Thu May 10 16:39:05 2018 +0200
Change-Id: I65f8d16bc50268982065b85a4e4fd2659625a4a6
Original commit hash: 08242ef78be80c9ee7e56bfe0f89bd166cb6fc18

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: cbaa2f38c04db83d9c0a0d1b82ff42d4a564102a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:23 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 21 00:16:12 2018 -0700
Original commit date: Mon May 21 00:16:12 2018 -0700
Original commit hash: cb6e5c10a8a318cffbb406eadb94ae676f3eeafe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1d3b0abb945116610c24f0276510256b93a31fd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:22 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 21 00:07:49 2018 -0700
Original commit date: Mon May 21 00:07:49 2018 -0700
Original commit hash: 68b45ed8603375be28504d0ac611e73b22610e9b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 92bb420dfa9274e28e97d4868e9fcbe593aa67df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:21 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon May 21 00:03:24 2018 -0700
Original commit date: Mon May 21 00:03:24 2018 -0700
Original commit hash: 0687127b7cb5f20d795a89335e1c332181a6b848

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6437ff411e5db35cf973f70b940dacb0486e237b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:19 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Sun May 20 12:15:54 2018 -0700
Original commit date: Sun May 20 12:15:54 2018 -0700
Original commit hash: f42da6340bf076ce5da896a5930eccc7853a7416

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: 1624431b9237c2191fb6ad6b59eb2fb4b4efbff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:18 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Sun May 20 11:58:11 2018 -0700
Original commit date: Sun May 20 11:58:11 2018 -0700
Original commit hash: cff97ff67bb5ce03a289568cc3f13323d18f64a8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 8a2b72522edf59a159ae022c0b63c0c68feec9b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:17 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun May 20 00:08:15 2018 -0700
Original commit date: Sun May 20 00:08:15 2018 -0700
Original commit hash: deb9e247d1cb0fc5899645a0bf8379fa50e581e2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 240758b28d1baea2e9ab798b8246db182de3ead0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:16 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun May 20 00:03:00 2018 -0700
Original commit date: Sun May 20 00:03:00 2018 -0700
Original commit hash: f1b14bc3f423c0de38991ca5e0be2d484f5d1a20

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 124b180fe562fb75a9275489ea2d02a86b554e3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:15 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space
Sat May 19 17:11:24 2018 -0700
Original commit date: Sat May 19 17:11:24 2018 -0700
Original commit hash: ab3f8e622002aa3eca6811f5afe7225666f6a07e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
IceLakeSiliconPkg/Amt/Include/Library/DxeAmtHeciLib.h
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: 52c649b50abbb9b28a687be43317154406675514 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:14 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat May 19 00:08:16 2018 -0700
Original commit date: Sat May 19 00:08:16 2018 -0700
Original commit hash: 7de2e09f2527cb2dbbdec193029ee6f2b60f7910

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8ff7d6cf263db333511e856b0393551021e1b03a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:13 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sat May 19 00:03:08 2018 -0700
Original commit date: Sat May 19 00:03:08 2018 -0700
Original commit hash: c36899e0290439ba8376160ae60f586ba97a024a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2a20aff81878e921a6067dde6f4d5be8872de26f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:11 2018 -0700 
-------------------------------------------------------------------------------- 
PPV change - PPV Change- Post Time reduction: remove waiting Hotkey entered by user
Port SKX changes from HSD 5385324 to remove wait for Hotkey in Boot Options.
Hsd-es-id: 2203455672
Original commit date: Fri Apr 27 12:00:39 2018 -0700
Change-Id: I15deb9ecb058442c1fe6803f5ca37b959b3109bd
Original commit hash: 54c575e0d74c1a29ffe39568dcdbab791df5b914

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c

================================================================================ 
Commit: 5107cade37cae63db272084334df4aa5faeb095c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:09 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: [CAVs]: Underruns observed with playback on HDA coupled mode with PKG C6 enabled
MMIO register (LTRC.GB) must be written after Controller Reset# de-assert (ie. GCTL.CRSTB = 1).
Hsd-es-id: 1406987144
Original commit date: Tue May 15 12:13:17 2018 -0700
Change-Id: Icc758aa7c4cbf67cc6545ece3365e40d642fec86
Original commit hash: 96bb0ac5d0f57f010cafd9eccd6776c6dd210a34

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 2943a3fe34650fc822edcd0b1f9627d176270df3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Fri May 18 11:59:28 2018 -0700
Original commit date: Fri May 18 11:59:28 2018 -0700
Original commit hash: 215a215dc57c273ebe102a9e26261accaa8ce5ce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: a260e91561724490720bdfd7165236015aecf15e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:06 2018 -0700 
-------------------------------------------------------------------------------- 
Add Pcie Clock Gating and Xhci Access Control Knob
Add back PCie Clock Gating Disable.
Create Knob for Xhci Access Control.
Hsd-es-id: https
Original commit date: Mon May 14 13:20:57 2018 -0500
Change-Id: I001d502759a2c4ef2a1249fca1ae57cb636c5c57
Original commit hash: cd30e878e5b49e1781ec42e5f824aa56d2bbb1ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: badf14ff1ba81a60c283bf3ef1cca76401907e93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:04 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL_R][VMD] Dynamic detection of storage devices for VMD.
1. Implementation of the dynamic detection of PCIe storage devices
   connected to the Peg60 north port and to the PCH PCIe root ports.
2. Detection of SATA controller.
3. Dynamically changing the setup option to expose the detected devices.
Hsd-es-id: 1406447248
Original commit date: Mon Apr 30 22:05:18 2018 -0700
Change-Id: Ia53e10404f09426a15713d86bcacea213c6b6571
Original commit hash: 141115d8892458fb53f349b4744355dfeba3422c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/Setup.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 258e03e8fcf97b017c84626893926a2c633b29a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:26:01 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: [ICL] PcdPhysicalPresent should default to FALSE.
Resolution:
  1. Modify PlatformPkgConfig.dsc to define the PcdPhysicalPresent to FALSE.
Impacted Platform: ICL, TGL, LKF
Hsd-es-id: 2203572254
Original commit date: Wed May 16 10:10:58 2018 -0700
Change-Id: Id832ea5c647e4382371079ff13a00d39657199ce
Original commit hash: 46651df826e9c67ac9f115f1cdf9749cd062807a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: e02d90f405e390b1944013b72e19cb0ba57c236d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:25:59 2018 -0700 
-------------------------------------------------------------------------------- 
XHCI Access Control Lock before Program Interrupt Pin Issue
Moved xHCI lock function call out of XhciConfigure function to allow for
interrupt programming before locking of registers
Hsd-es-id: 1504776842
Original commit date: Thu May 17 16:33:22 2018 +0200
Change-Id: I7a80b8ddf2d211ac88c7ae57d0b3796c6721db78
Original commit hash: fd9c42cac17f2c5a35b84f07503ecfa52a16b1be

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Include/Private/Library/UsbInitLib.h
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: bd16086f170ab6f603d98e217af0d18d5c010dfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:25:58 2018 -0700 
-------------------------------------------------------------------------------- 
Merge SHA-ID: 0ac68a0ce866f1a2e940fbf6938516bf628511d3
[RCR] add "AMT BIOS SYNCH INFO" MKHI message back to ME12/ME13
Resolution: Add HeciAmtBiosSyncInfo command back as customer request.
Impacted Platform: All ICL platform.
Hsd-es-id: 1505027981
Original commit date: Thu May 10 14:32:41 2018 +0800
Change-Id: Ie871f94c4382bf07fb477d79c3222729d2738f14
Original commit hash: 8b7596216e567c02e9452e09828c41ce889cfe27

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/Include/Library/DxeAmtHeciLib.h
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.inf
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h

================================================================================ 
Commit: d9a05f5e6c1f74d25b633e437a9d8b9c61c2b8e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:25:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri May 18 00:08:14 2018 -0700
Original commit date: Fri May 18 00:08:14 2018 -0700
Original commit hash: b81a9f4186ff85c96786a1dc0857db845309e023

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9207ace71d9344dccd0de5b453eaf06e9c4c06b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:25:56 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri May 18 00:03:14 2018 -0700
Original commit date: Fri May 18 00:03:14 2018 -0700
Original commit hash: 3db27c12c306565746f4f86926203056b02d22cb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b424491adbbad5cf1f92324b81336b03348dd650 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 5 14:25:32 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS version 2204_00
Updated the BIOS ID file for ICL manually
Hsd-es-id: No-HSD
Tracker-link: N/A
Original commit date: Thu May 17 13:13:51 2018 -0700
Change-Id: I031dabe58b7ae3ee7de867b38f5955bf7ff53cb3
Original commit hash: 1125cfdae6dfe8954e3e08f40c4b6ef2e9b5fbc5

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore
ClientCommonPkg/.gitignore
ClientCommonPkg/Docs/ClientCommonPkgApi.chm
ClientCommonPkg/Docs/ClientCommonPkgApi.pdf
ClientSiliconPkg/.gitignore
ClientSiliconPkg/Docs/ClientSiliconPkg.chm
ClientSiliconPkg/Docs/ClientSiliconPkg.pdf
CryptoPkg/.gitignore
IceLakeFspBinPkg/.gitignore
IceLakeFspBinPkg/Docs/IceLake_FSP_Integration_Guide.chm
IceLakeFspBinPkg/Docs/IceLake_FSP_Integration_Guide.pdf
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakeFspPkg/.gitignore
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakePlatSamplePkg/.gitignore
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
IceLakePlatSamplePkg/Docs/PlatApi.chm
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/PlatformPkgConfig.dsc
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/Setup.c
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
IceLakePlatSamplePkg/capsulebuild.bat
IceLakeSiliconPkg/Amt/Include/Library/DxeAmtHeciLib.h
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.inf
IceLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c
IceLakeSiliconPkg/Docs/SiPkgApi.chm
IceLakeSiliconPkg/Include/Private/Library/UsbInitLib.h
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/BUILD/Build.bat
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/BUILD/Cln.bat
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/BUILD/MinBuild.bat
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/BUILD/MiniBios.mak
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl

================================================================================ 
Commit: cfd83edeb53d0071fa977a7459807c0db802e429 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:51 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue May 22 00:08:08 2018 -0700
Original commit date: Tue May 22 00:08:08 2018 -0700
Original commit hash: 9aa2e11d3f681c6ebe7332e9a0180d8e43dcf775

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 62589fefbd5d87d4c759cd66065b13e31a95125b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue May 22 00:03:26 2018 -0700
Original commit date: Tue May 22 00:03:26 2018 -0700
Original commit hash: 077fdae1d67213ba673793b5e0c85c87243e152a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4642e8550155684d270286deefec2e0b1508dc45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:49 2018 -0700 
-------------------------------------------------------------------------------- 
Merge [CFL-S+CNL-H] System hang-up during serial port loopback test
Remove support for checking ins/outs in SMM save state. Otherwise if ins/outs occurs in one thread during SMI, a page fault will occur.
Hsd-es-id: 2201619209
Original commit date: Thu May 3 11:22:43 2018 +0800
Change-Id: I50de63e3bdaa6938335fe9bd54e8ac4f7577db1d
Original commit hash: 58b564eab2650454f92555d386b3a834effb6daa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: b3f41cfbdb29ab894faf36cdd62a49cd94d50a6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:47 2018 -0700 
-------------------------------------------------------------------------------- 
[REVERT]PPV change - PPV Change- Post Time reduction: remove waiting Hotkey entered by user
Reverting changes as they are causing build Errors.
Hsd-es-id: 2203455672
Original commit date: Mon May 21 16:09:03 2018 -0700
Change-Id: I7411ac7d6a6acdf89444a08b3566ef4c5918e617
Original commit hash: f59882e40472760f9f4bfee139793e12791c126c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c

================================================================================ 
Commit: 5c33baa05d4afbb025c86373f8eb628d79a32b73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:43 2018 -0700 
-------------------------------------------------------------------------------- 
The latest BIOS(IFWI) doesn't support ESPI Test Card booting
Added back code to support boot with ESPI test card
Hsd-es-id: 1407141012
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu May 10 14:42:14 2018 -0700
Change-Id: Id1f25e2fbd79260bd99d647a4b83f17ad14899ea
Original commit hash: 2ef46f2d0dd4658a5d3fd296d077dc1978f87bbb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 8e1bb51a367f10d7a4bbeaf6aae19589a276a3a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:39 2018 -0700 
-------------------------------------------------------------------------------- 
Extend IPCW method in ASL to return PMC IPC read buffer.
Change IPCW method in Pmc.asl to IPCS
Hsd-es-id: 1806166477
Original commit date: Thu May 10 16:39:05 2018 +0200
Change-Id: I65f8d16bc50268982065b85a4e4fd2659625a4a6
Original commit hash: 08242ef78be80c9ee7e56bfe0f89bd166cb6fc18

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: a842bbdb8c3e74943cec367bfcb007ed77de8a35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 21 00:16:12 2018 -0700
Original commit date: Mon May 21 00:16:12 2018 -0700
Original commit hash: cb6e5c10a8a318cffbb406eadb94ae676f3eeafe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: eda53830f8869fe5727350dbd6c29dc3d06a3383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:35 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 21 00:07:49 2018 -0700
Original commit date: Mon May 21 00:07:49 2018 -0700
Original commit hash: 68b45ed8603375be28504d0ac611e73b22610e9b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d4c0facd9f51497be5c1582171a311f633cb993e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:35 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon May 21 00:03:24 2018 -0700
Original commit date: Mon May 21 00:03:24 2018 -0700
Original commit hash: 0687127b7cb5f20d795a89335e1c332181a6b848

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7f7656677c18bc34d11b869c419364da6f5a26d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:32 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Sun May 20 12:15:54 2018 -0700
Original commit date: Sun May 20 12:15:54 2018 -0700
Original commit hash: f42da6340bf076ce5da896a5930eccc7853a7416

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: 95ca1ba61cac8b45278e1740e25d605a226f141e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:31 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Sun May 20 11:58:11 2018 -0700
Original commit date: Sun May 20 11:58:11 2018 -0700
Original commit hash: cff97ff67bb5ce03a289568cc3f13323d18f64a8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: f6bff0f39eeadb95bd4277525727106373652564 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:30 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun May 20 00:08:15 2018 -0700
Original commit date: Sun May 20 00:08:15 2018 -0700
Original commit hash: deb9e247d1cb0fc5899645a0bf8379fa50e581e2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 020a80e05fb499c9bb11a99b2a107aa3d7fc1f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:29 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun May 20 00:03:00 2018 -0700
Original commit date: Sun May 20 00:03:00 2018 -0700
Original commit hash: f1b14bc3f423c0de38991ca5e0be2d484f5d1a20

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 01dd01946deda5a9f1c6c7554e13ac7b3b3d7673 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:28 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space
Sat May 19 17:11:24 2018 -0700
Original commit date: Sat May 19 17:11:24 2018 -0700
Original commit hash: ab3f8e622002aa3eca6811f5afe7225666f6a07e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
IceLakeSiliconPkg/Amt/Include/Library/DxeAmtHeciLib.h
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: 0a915fd0cf00d8aa96237e8cb1b21587c90a0403 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat May 19 00:08:16 2018 -0700
Original commit date: Sat May 19 00:08:16 2018 -0700
Original commit hash: 7de2e09f2527cb2dbbdec193029ee6f2b60f7910

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4d2bcdaea5836572ba7d0ca682543c9ad73a4e0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:25 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sat May 19 00:03:08 2018 -0700
Original commit date: Sat May 19 00:03:08 2018 -0700
Original commit hash: c36899e0290439ba8376160ae60f586ba97a024a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d9202172d2fc899699a2aa723d98c866bec6eeff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:23 2018 -0700 
-------------------------------------------------------------------------------- 
PPV change - PPV Change- Post Time reduction: remove waiting Hotkey entered by user
Port SKX changes from HSD 5385324 to remove wait for Hotkey in Boot Options.
Hsd-es-id: 2203455672
Original commit date: Fri Apr 27 12:00:39 2018 -0700
Change-Id: I15deb9ecb058442c1fe6803f5ca37b959b3109bd
Original commit hash: 54c575e0d74c1a29ffe39568dcdbab791df5b914

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c

================================================================================ 
Commit: 1feb72a99667615f3c2fe156710ae82895db7168 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:21 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: [CAVs]: Underruns observed with playback on HDA coupled mode with PKG C6 enabled
MMIO register (LTRC.GB) must be written after Controller Reset# de-assert (ie. GCTL.CRSTB = 1).
Hsd-es-id: 1406987144
Original commit date: Tue May 15 12:13:17 2018 -0700
Change-Id: Icc758aa7c4cbf67cc6545ece3365e40d642fec86
Original commit hash: 96bb0ac5d0f57f010cafd9eccd6776c6dd210a34

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: e55e5807bb2d2f04eff080f0e60bd82a8154a256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:18 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Fri May 18 11:59:28 2018 -0700
Original commit date: Fri May 18 11:59:28 2018 -0700
Original commit hash: 215a215dc57c273ebe102a9e26261accaa8ce5ce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: e21886a2de1e8c6967313e84c3faf8f263d30f9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:17 2018 -0700 
-------------------------------------------------------------------------------- 
Add Pcie Clock Gating and Xhci Access Control Knob
Add back PCie Clock Gating Disable.
Create Knob for Xhci Access Control.
Hsd-es-id: https
Original commit date: Mon May 14 13:20:57 2018 -0500
Change-Id: I001d502759a2c4ef2a1249fca1ae57cb636c5c57
Original commit hash: cd30e878e5b49e1781ec42e5f824aa56d2bbb1ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: f249db38fa61d627723692d241141f68386a2b64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:16 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL_R][VMD] Dynamic detection of storage devices for VMD.
1. Implementation of the dynamic detection of PCIe storage devices
   connected to the Peg60 north port and to the PCH PCIe root ports.
2. Detection of SATA controller.
3. Dynamically changing the setup option to expose the detected devices.
Hsd-es-id: 1406447248
Original commit date: Mon Apr 30 22:05:18 2018 -0700
Change-Id: Ia53e10404f09426a15713d86bcacea213c6b6571
Original commit hash: 141115d8892458fb53f349b4744355dfeba3422c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/Setup.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 2771a7964dc66bea0b20a47f764ef4e179ab34be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:12 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: [ICL] PcdPhysicalPresent should default to FALSE.
Resolution:
  1. Modify PlatformPkgConfig.dsc to define the PcdPhysicalPresent to FALSE.
Impacted Platform: ICL, TGL, LKF
Hsd-es-id: 2203572254
Original commit date: Wed May 16 10:10:58 2018 -0700
Change-Id: Id832ea5c647e4382371079ff13a00d39657199ce
Original commit hash: 46651df826e9c67ac9f115f1cdf9749cd062807a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: 135e5ce81fcaf6dd6b96c18a95fd8a8da2cfd56f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:10 2018 -0700 
-------------------------------------------------------------------------------- 
XHCI Access Control Lock before Program Interrupt Pin Issue
Moved xHCI lock function call out of XhciConfigure function to allow for
interrupt programming before locking of registers
Hsd-es-id: 1504776842
Original commit date: Thu May 17 16:33:22 2018 +0200
Change-Id: I7a80b8ddf2d211ac88c7ae57d0b3796c6721db78
Original commit hash: fd9c42cac17f2c5a35b84f07503ecfa52a16b1be

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Include/Private/Library/UsbInitLib.h
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: dcb20f410c492637880f7001e17b42a21c813f4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:09 2018 -0700 
-------------------------------------------------------------------------------- 
Merge SHA-ID: 0ac68a0ce866f1a2e940fbf6938516bf628511d3
[RCR] add "AMT BIOS SYNCH INFO" MKHI message back to ME12/ME13
Resolution: Add HeciAmtBiosSyncInfo command back as customer request.
Impacted Platform: All ICL platform.
Hsd-es-id: 1505027981
Original commit date: Thu May 10 14:32:41 2018 +0800
Change-Id: Ie871f94c4382bf07fb477d79c3222729d2738f14
Original commit hash: 8b7596216e567c02e9452e09828c41ce889cfe27

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/Include/Library/DxeAmtHeciLib.h
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.inf
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h

================================================================================ 
Commit: b0c624581952d5c0a207fdf70289b8f2643f335a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri May 18 00:08:14 2018 -0700
Original commit date: Fri May 18 00:08:14 2018 -0700
Original commit hash: b81a9f4186ff85c96786a1dc0857db845309e023

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 08646d8b161725b027a63600617d19ab7f3b676c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jun 4 16:11:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri May 18 00:03:14 2018 -0700
Original commit date: Fri May 18 00:03:14 2018 -0700
Original commit hash: 3db27c12c306565746f4f86926203056b02d22cb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
