{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_scaling; (run from /app/eda.work/c1621b22-8e52-4747-9280-5dc416f018bb.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_scaling\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_scaling -o sim.exe +define+SIMULATION /app/eda.work/c1621b22-8e52-4747-9280-5dc416f018bb.edacmd/cordic/scaling.sv /app/eda.work/c1621b22-8e52-4747-9280-5dc416f018bb.edacmd/cordic/tb_scaling.sv (in eda.work/sim_scaling.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 339 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/c1621b22-8e52-4747-9280-5dc416f018bb.edacmd/eda.work/sim_scaling.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_scaling.cpp Vtb_scaling___024root__DepSet_h2032c4c0__0.cpp Vtb_scaling___024root__DepSet_h0f7be567__0.cpp Vtb_scaling__main.cpp Vtb_scaling__Trace__0.cpp Vtb_scaling___024root__Slow.cpp Vtb_scaling___024root__DepSet_h2032c4c0__0__Slow.cpp Vtb_scaling___024root__DepSet_h0f7be567__0__Slow.cpp Vtb_scaling__Syms.cpp Vtb_scaling__Trace__0__Slow.cpp Vtb_scaling__TraceDecls__0__Slow.cpp > Vtb_scaling__ALL.cpp\necho \"\" > Vtb_scaling__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_scaling__ALL.o Vtb_scaling__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_scaling__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_scaling__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/c1621b22-8e52-4747-9280-5dc416f018bb.edacmd/eda.work/sim_scaling.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.046 MB sources in 3 modules, into 0.219 MB in 11 C++ files needing 0.000 MB\n- Verilator: Walltime 1.876 s (elab=0.001, cvt=0.013, bld=1.856); cpu 0.025 s on 7 threads; alloced 53.008 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/c1621b22-8e52-4747-9280-5dc416f018bb.edacmd/eda.work/sim_scaling.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/sim_scaling.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 376 for ./obj_dir/sim.exe\nTEST START\n=====================================\nCORDIC Scaling Testbench\nQ4.8 Fixed-Point Format\nPipeline Latency: 11 cycles\nID Pipeline: 8-bit tracking\nThroughput: 1 value per clock\nTarget Gain K: 1.6467597\n=====================================\n\nApplying test vectors (1 per clock)...\n\nClock 3: Applying Test 1: Unity (1.0) (ID=1)\n  Input: 1.0000 (Q4.8: 256)\nClock 4: Applying Test 2: Small positive (0.5) (ID=2)\n  Input: 0.5000 (Q4.8: 128)\nClock 5: Applying Test 3: Large positive (3.0) (ID=3)\n  Input: 3.0000 (Q4.8: 768)\nClock 6: Applying Test 4: Very small (0.125) (ID=4)\n  Input: 0.1250 (Q4.8: 32)\nClock 7: Applying Test 5: Negative unity (-1.0) (ID=5)\n  Input: -1.0000 (Q4.8: -256)\nClock 8: Applying Test 6: Small negative (-0.5) (ID=6)\n  Input: -0.5000 (Q4.8: -128)\nClock 9: Applying Test 7: Large negative (-2.5) (ID=7)\n  Input: -2.5000 (Q4.8: -640)\nClock 10: Applying Test 8: Zero (0.0) (ID=8)\n  Input: 0.0000 (Q4.8: 0)\nClock 11: Applying Test 9: Arbitrary (1.75) (ID=9)\n  Input: 1.7500 (Q4.8: 448)\nClock 12: Applying Test 10: Arbitrary (-1.25) (ID=10)\n  Input: -1.2500 (Q4.8: -320)\nClock 13: Applying Test 11: Near max (3.5) (ID=11)\n  Input: 3.5000 (Q4.8: 896)\nClock 14: Applying Test 12: Fractional (0.75) (ID=12)\n  Input: 0.7500 (Q4.8: 192)\n=====================================\nChecking Outputs (1 per clock)\n=====================================\n\n----------------------------------------\nClock 14: Test 1: Unity (1.0) (ID=1)\nInput:    1.0000\nExpected: 1.6468 (K × 1.0000)\nActual:   1.6211 (Q4.8: 415)\nError:    0.0257\nGain:     1.6211 (target: 1.6468)\nResult:   PASS\n\nAll inputs applied. Waiting for outputs...\n\n----------------------------------------\nClock 15: Test 2: Small positive (0.5) (ID=2)\nInput:    0.5000\nExpected: 0.8234 (K × 0.5000)\nActual:   0.8086 (Q4.8: 207)\nError:    0.0148\nGain:     1.6172 (target: 1.6468)\nResult:   PASS\n----------------------------------------\nClock 16: Test 3: Large positive (3.0) (ID=3)\nInput:    3.0000\nExpected: 4.9403 (K × 3.0000)\nActual:   4.8750 (Q4.8: 1248)\nError:    0.0653\nGain:     1.6250 (target: 1.6468)\nResult:   FAIL\nLOG: 165 : ERROR : tb_scaling : dut.out_value : expected_value: 4.9403 actual_value: 4.8750\n----------------------------------------\nClock 17: Test 4: Very small (0.125) (ID=4)\nInput:    0.1250\nExpected: 0.2058 (K × 0.1250)\nActual:   0.1992 (Q4.8: 51)\nError:    0.0066\nGain:     1.5938 (target: 1.6468)\nResult:   PASS\n----------------------------------------\nClock 18: Test 5: Negative unity (-1.0) (ID=5)\nInput:    -1.0000\nExpected: -1.6468 (K × -1.0000)\nActual:   -1.6523 (Q4.8: -423)\nError:    0.0056\nGain:     1.6523 (target: 1.6468)\nResult:   PASS\n----------------------------------------\nClock 19: Test 6: Small negative (-0.5) (ID=6)\nInput:    -0.5000\nExpected: -0.8234 (K × -0.5000)\nActual:   -0.8398 (Q4.8: -215)\nError:    0.0165\nGain:     1.6797 (target: 1.6468)\nResult:   PASS\n----------------------------------------\nClock 20: Test 7: Large negative (-2.5) (ID=7)\nInput:    -2.5000\nExpected: -4.1169 (K × -2.5000)\nActual:   -4.0977 (Q4.8: -1049)\nError:    0.0192\nGain:     1.6391 (target: 1.6468)\nResult:   PASS\n----------------------------------------\nClock 21: Test 8: Zero (0.0) (ID=8)\nInput:    0.0000\nExpected: 0.0000 (K × 0.0000)\nActual:   0.0000 (Q4.8: 0)\nError:    0.0000\nGain:     -nan (target: 1.6468)\nResult:   PASS\n----------------------------------------\nClock 22: Test 9: Arbitrary (1.75) (ID=9)\nInput:    1.7500\nExpected: 2.8818 (K × 1.7500)\nActual:   2.8398 (Q4.8: 727)\nError:    0.0420\nGain:     1.6228 (target: 1.6468)\nResult:   PASS\n----------------------------------------\nClock 23: Test 10: Arbitrary (-1.25) (ID=10)\nInput:    -1.2500\nExpected: -2.0584 (K × -1.2500)\nActual:   -2.0625 (Q4.8: -528)\nError:    0.0041\nGain:     1.6500 (target: 1.6468)\nResult:   PASS\n----------------------------------------\nClock 24: Test 11: Near max (3.5) (ID=11)\nInput:    3.5000\nExpected: 5.7637 (K × 3.5000)\nActual:   5.6875 (Q4.8: 1456)\nError:    0.0762\nGain:     1.6250 (target: 1.6468)\nResult:   FAIL\nLOG: 245 : ERROR : tb_scaling : dut.out_value : expected_value: 5.7637 actual_value: 5.6875\n----------------------------------------\nClock 25: Test 12: Fractional (0.75) (ID=12)\nInput:    0.7500\nExpected: 1.2351 (K × 0.7500)\nActual:   1.2148 (Q4.8: 311)\nError:    0.0202\nGain:     1.6198 (target: 1.6468)\nResult:   PASS\n\n=====================================\nTest Summary\n=====================================\nTotal Tests: 12\nPassed:      10\nFailed:      2\n=====================================\nTEST FAILED\n[315] %Error: tb_scaling.sv:189: Assertion failed in tb_scaling: Some tests failed!\n%Error: /app/eda.work/c1621b22-8e52-4747-9280-5dc416f018bb.edacmd/cordic/tb_scaling.sv:189: Verilog $stop\nAborting...\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/c1621b22-8e52-4747-9280-5dc416f018bb.edacmd/eda.work/sim_scaling.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 2 tool errors\nERROR: [EDA] log eda.work/sim_scaling.sim/sim.log(STDOUT):150 contains one of _bad_strings=['%Error', '%Fatal']\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_scaling.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 10802,
  "stdout_total_size": 10814,
  "message": "Simulation failed with return code 30",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 30,
  "start_time": 1771448222.4791787,
  "stop_time": 1771448225.970857,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 11365,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 30",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 30"
}