#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Sep 10 14:01:36 2022
# Process ID: 17128
# Current directory: D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12184 D:\GitHub\EEEN402_FPGA_low_latency\project_6_microblazer_wrapper\project_6.xpr
# Log file: D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/vivado.log
# Journal file: D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper\vivado.jou
# Running On: Ian, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17119 MB
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_methodology -name ultrafast_methodology_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
current_design impl_1
report_power -name {power_1}
open_bd_design {d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.srcs/sources_1/bd/Lab6_1/Lab6_1.bd}
open_bd_design {d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.srcs/sources_1/bd/Lab6_1/Lab6_1.bd}
open_bd_design {d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.srcs/sources_1/bd/Lab6_1/Lab6_1.bd}
current_design synth_1
current_design impl_1
