{
    "//": "Basics",
    "DESIGN_NAME": "adder",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PERIOD": 5,
    "CLOCK_PORT": "clk",
    "PNR_SDC_FILE": "dir::src/adder.sdc",
    "SIGNOFF_SDC_FILE": "dir::src/adder.sdc",
    "//": "Pin Order",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg"
}
