Oh no...

Cycle: 1
RARS instruction number: 2	Instruction: addi x8,x8,0
Expected:	Register Write to Reg: 0x08 Val: 0x10010000
Got     :	Register Write to Reg: 0x08 Val: 0x10010004
Incorrect write

Cycle: 2
RARS instruction number: 3	Instruction: auipc x21,64528
Expected:	Register Write to Reg: 0x15 Val: 0x10010008
Got     :	Register Write to Reg: 0x08 Val: 0x10010008
Incorrect write

Cycle: 3
RARS instruction number: 4	Instruction: addi x21,x21,68
Expected:	Register Write to Reg: 0x15 Val: 0x1001004C
Got     :	Register Write to Reg: 0x08 Val: 0x1001000C
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


