// Seed: 1083094815
module module_0 (
    input wor   id_0,
    input uwire id_1,
    input wire  id_2,
    input uwire id_3
);
endmodule
module module_1 #(
    parameter id_11 = 32'd68
) (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input wor id_3,
    output logic id_4,
    input tri1 id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri id_8,
    input tri0 id_9,
    input wand id_10,
    input wire _id_11,
    input uwire id_12,
    input tri1 id_13[(  id_11  ) : 1],
    input tri0 id_14
);
  wire ["" : 1] id_16;
  always_comb id_4 = id_16;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_12,
      id_14
  );
  assign modCall_1.id_2 = 0;
  assign id_7 = -1;
endmodule
