Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/ --output-directory=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/ --report-file=bsf:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC.qsys
Progress: Loading Part2/SOC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding led_out [altera_avalon_pio 13.1]
Progress: Parameterizing module led_out
Progress: Adding altpll [altpll 13.1]
Progress: Parameterizing module altpll
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram_controller
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SOC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: SOC.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit.
Warning: SOC.altpll: altpll.locked_conduit must be exported, or connected to a matching conduit.
Warning: SOC.altpll: altpll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/ --output-directory=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC.html --report-file=sopcinfo:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC.sopcinfo --report-file=cmp:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC.cmp --report-file=qip:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/SOC.qip --report-file=svd --report-file=regmap:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/SOC.regmap --report-file=debuginfo:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/SOC.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC.qsys --language=VERILOG
Progress: Loading Part2/SOC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding led_out [altera_avalon_pio 13.1]
Progress: Parameterizing module led_out
Progress: Adding altpll [altpll 13.1]
Progress: Parameterizing module altpll
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram_controller
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SOC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: SOC.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit.
Warning: SOC.altpll: altpll.locked_conduit must be exported, or connected to a matching conduit.
Warning: SOC.altpll: altpll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: SOC: Generating SOC "SOC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 39 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 26 connections
Info: merlin_translator_transform: After transform: 15 modules, 58 connections
Info: merlin_domain_transform: After transform: 31 modules, 162 connections
Info: merlin_router_transform: After transform: 39 modules, 194 connections
Info: merlin_network_to_switch_transform: After transform: 54 modules, 234 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 56 modules, 248 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 60 modules, 309 connections
Info: merlin_hierarchy_transform: After transform: 10 modules, 45 connections
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 11 connections
Info: merlin_translator_transform: After transform: 9 modules, 23 connections
Info: merlin_domain_transform: After transform: 15 modules, 60 connections
Info: merlin_router_transform: After transform: 18 modules, 72 connections
Info: merlin_traffic_limiter_transform: After transform: 19 modules, 77 connections
Info: merlin_network_to_switch_transform: After transform: 24 modules, 90 connections
Info: limiter_update_transform: After transform: 24 modules, 91 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 26 modules, 114 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 49 connections
Info: merlin_mm_transform: After transform: 11 modules, 49 connections
Info: merlin_interrupt_mapper_transform: After transform: 12 modules, 53 connections
Info: merlin_interrupt_sync_transform: After transform: 13 modules, 60 connections
Info: reset_adaptation_transform: After transform: 17 modules, 62 connections
Info: cpu: Starting RTL generation for module 'SOC_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SOC_cpu --dir=C:/Users/Wishula/AppData/Local/Temp/alt9810_6179140214191217805.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9810_6179140214191217805.dir/0001_cpu_gen//SOC_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.03.28 15:21:13 (*) Starting Nios II generation
Info: cpu: # 2024.03.28 15:21:13 (*)   Checking for plaintext license.
Info: cpu: # 2024.03.28 15:21:15 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2024.03.28 15:21:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.03.28 15:21:15 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.03.28 15:21:15 (*)   Plaintext license not found.
Info: cpu: # 2024.03.28 15:21:15 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.03.28 15:21:15 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.03.28 15:21:15 (*)   Creating all objects for CPU
Info: cpu: # 2024.03.28 15:21:17 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.03.28 15:21:17 (*)   Creating plain-text RTL
Info: cpu: # 2024.03.28 15:21:21 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SOC_cpu'
Info: cpu: "SOC" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'SOC_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SOC_jtag_uart --dir=C:/Users/Wishula/AppData/Local/Temp/alt9810_6179140214191217805.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9810_6179140214191217805.dir/0002_jtag_uart_gen//SOC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'SOC_jtag_uart'
Info: jtag_uart: "SOC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: timer: Starting RTL generation for module 'SOC_timer'
Info: timer:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SOC_timer --dir=C:/Users/Wishula/AppData/Local/Temp/alt9810_6179140214191217805.dir/0003_timer_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9810_6179140214191217805.dir/0003_timer_gen//SOC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'SOC_timer'
Info: timer: "SOC" instantiated altera_avalon_timer "timer"
Info: sysid: "SOC" instantiated altera_avalon_sysid_qsys "sysid"
Info: led_out: Starting RTL generation for module 'SOC_led_out'
Info: led_out:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOC_led_out --dir=C:/Users/Wishula/AppData/Local/Temp/alt9810_6179140214191217805.dir/0005_led_out_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9810_6179140214191217805.dir/0005_led_out_gen//SOC_led_out_component_configuration.pl  --do_build_sim=0  ]
Info: led_out: Done RTL generation for module 'SOC_led_out'
Info: led_out: "SOC" instantiated altera_avalon_pio "led_out"
Info: altpll: "SOC" instantiated altpll "altpll"
Info: sdram_controller: Starting RTL generation for module 'SOC_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SOC_sdram_controller --dir=C:/Users/Wishula/AppData/Local/Temp/alt9810_6179140214191217805.dir/0008_sdram_controller_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9810_6179140214191217805.dir/0008_sdram_controller_gen//SOC_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'SOC_sdram_controller'
Info: sdram_controller: "SOC" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: mm_clock_crossing_bridge_0: "SOC" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: pipeline_bridge_swap_transform: After transform: 53 modules, 173 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 173 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 173 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 173 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 173 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 173 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 173 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 173 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 173 connections
Info: mm_interconnect_0: "SOC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 20 modules, 62 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 62 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 62 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 62 connections
Info: mm_interconnect_1: "SOC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "SOC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "SOC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "SOC" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SOC: Done "SOC" with 41 modules, 59 files, 1159482 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
