OpenROAD d423155d69de7f683a23f6916ead418a615ad4ad 
Features included (+) or not (-):  +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /Users/marwan/work/caravel_user_sram/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO ODB-0227] LEF file: /Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/tmp/merged.nom.lef, created 13 layers, 25 vias, 441 library cells
Reading netlist '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/results/synthesis/user_project.v'…
Reading design constraints file at '/Users/marwan/work/caravel_user_mpc/openlane/user_project/base_user_project.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 30
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting maximum transition to: 0.75
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting clock latency range: 4.5 : 6
[INFO]: Setting clock transition: 0.6
[INFO IFP-0001] Added 580 rows of 2802 site unithd.
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/LO.
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/HI.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 1300.0 1600.0 (microns). Saving to /Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/reports/floorplan/3-initial_fp_die_area.rpt.
[INFO] Floorplanned on a core area of 5.52 10.88 1294.44 1588.48 (microns). Saving to /Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/reports/floorplan/3-initial_fp_core_area.rpt.
Writing OpenROAD database to '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/tmp/floorplan/3-initial_fp.odb'…
Writing layout to '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/tmp/floorplan/3-initial_fp.def'…
Writing timing constraints to '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/tmp/floorplan/3-initial_fp.sdc'…
