{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531022192305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531022192306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 07 20:56:32 2018 " "Processing started: Sat Jul 07 20:56:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531022192306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531022192306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off justLcdController -c justLcdController " "Command: quartus_map --read_settings_files=on --write_settings_files=off justLcdController -c justLcdController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531022192306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1531022192695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/terab/documents/logic design practice/justlcdcontroller/lcdcontroller/source/testbench_lcdstatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/terab/documents/logic design practice/justlcdcontroller/lcdcontroller/source/testbench_lcdstatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench_lcdStateMachine " "Found entity 1: testBench_lcdStateMachine" {  } { { "../source/testBench_lcdStateMachine.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/justLcdController/lcdController/source/testBench_lcdStateMachine.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531022192740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531022192740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/terab/documents/logic design practice/justlcdcontroller/lcdcontroller/source/testbench_lcdregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/terab/documents/logic design practice/justlcdcontroller/lcdcontroller/source/testbench_lcdregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench_lcdRegisterFile " "Found entity 1: testBench_lcdRegisterFile" {  } { { "../source/testBench_lcdRegisterFile.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/justLcdController/lcdController/source/testBench_lcdRegisterFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531022192745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531022192745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/terab/documents/logic design practice/justlcdcontroller/lcdcontroller/source/testbench_lcdcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/terab/documents/logic design practice/justlcdcontroller/lcdcontroller/source/testbench_lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench_lcdController " "Found entity 1: testBench_lcdController" {  } { { "../source/testBench_lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/justLcdController/lcdController/source/testBench_lcdController.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531022192750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531022192750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/terab/documents/logic design practice/justlcdcontroller/lcdcontroller/source/lcdcontroller.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/terab/documents/logic design practice/justlcdcontroller/lcdcontroller/source/lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdController " "Found entity 1: lcdController" {  } { { "../source/LCDcontroller.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/justLcdController/lcdController/source/LCDcontroller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531022192755 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcdRegisterFile " "Found entity 2: lcdRegisterFile" {  } { { "../source/LCDcontroller.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/justLcdController/lcdController/source/LCDcontroller.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531022192755 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcdStateMachine " "Found entity 3: lcdStateMachine" {  } { { "../source/LCDcontroller.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/justLcdController/lcdController/source/LCDcontroller.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531022192755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531022192755 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readEnable LCDcontroller.v(771) " "Verilog HDL error at LCDcontroller.v(771): object \"readEnable\" is not declared" {  } { { "../source/LCDcontroller.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/justLcdController/lcdController/source/LCDcontroller.v" 771 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1531022192766 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531022192917 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 07 20:56:32 2018 " "Processing ended: Sat Jul 07 20:56:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531022192917 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531022192917 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531022192917 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531022192917 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531022193517 ""}
