Timing Analyzer report for A2
Thu Oct 10 13:25:38 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; A2                                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 244.2 MHz ; 244.2 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.095 ; -144.025        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.403 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -107.085                      ;
+----------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                               ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.095 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.017      ;
; -3.077 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.997      ;
; -3.040 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.524      ;
; -3.016 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.938      ;
; -3.011 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.493      ;
; -3.007 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.489      ;
; -3.006 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.488      ;
; -3.006 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.490      ;
; -2.998 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.918      ;
; -2.980 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.898      ;
; -2.966 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[5]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.889      ;
; -2.964 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.886      ;
; -2.948 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[5]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.869      ;
; -2.946 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.866      ;
; -2.942 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.860      ;
; -2.937 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.853      ;
; -2.934 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.850      ;
; -2.933 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.849      ;
; -2.881 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[2]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.803      ;
; -2.879 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.797      ;
; -2.863 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[2]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.783      ;
; -2.862 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[7]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.785      ;
; -2.848 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.332      ;
; -2.844 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[7]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.765      ;
; -2.841 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.759      ;
; -2.836 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.752      ;
; -2.833 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.337      ; 4.168      ;
; -2.833 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.749      ;
; -2.832 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.748      ;
; -2.819 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.301      ;
; -2.815 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.297      ;
; -2.814 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.337      ; 4.149      ;
; -2.814 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.296      ;
; -2.814 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.298      ;
; -2.801 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.337      ; 4.136      ;
; -2.795 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.337      ; 4.130      ;
; -2.791 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.705      ;
; -2.781 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.695      ;
; -2.778 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.260      ;
; -2.774 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.692      ;
; -2.770 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 3.255      ;
; -2.763 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 3.248      ;
; -2.762 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.674      ;
; -2.758 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.670      ;
; -2.757 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.669      ;
; -2.757 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.671      ;
; -2.752 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.664      ;
; -2.748 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.660      ;
; -2.747 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.669      ;
; -2.747 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.659      ;
; -2.747 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.661      ;
; -2.741 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 3.224      ;
; -2.737 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 3.220      ;
; -2.736 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 3.219      ;
; -2.736 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 3.221      ;
; -2.736 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.654      ;
; -2.735 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.337      ; 4.070      ;
; -2.735 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.337      ; 4.070      ;
; -2.734 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 3.217      ;
; -2.731 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.215      ;
; -2.731 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.647      ;
; -2.730 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 3.213      ;
; -2.729 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.649      ;
; -2.729 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 3.212      ;
; -2.729 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 3.214      ;
; -2.728 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.644      ;
; -2.727 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.643      ;
; -2.726 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.210      ;
; -2.711 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.628      ;
; -2.710 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.628      ;
; -2.702 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.184      ;
; -2.701 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.618      ;
; -2.700 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[2]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.337      ; 4.035      ;
; -2.698 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.180      ;
; -2.697 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[22]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.619      ;
; -2.697 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.179      ;
; -2.697 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.181      ;
; -2.697 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.179      ;
; -2.693 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.175      ;
; -2.692 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[23]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.614      ;
; -2.692 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.174      ;
; -2.692 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.176      ;
; -2.691 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[11] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.609      ;
; -2.685 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[5]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.338      ; 4.021      ;
; -2.683 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.337      ; 4.018      ;
; -2.682 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.597      ;
; -2.678 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.593      ;
; -2.677 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.592      ;
; -2.677 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.594      ;
; -2.672 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[5]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.338      ; 4.008      ;
; -2.672 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.590      ;
; -2.672 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.587      ;
; -2.670 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.337      ; 4.005      ;
; -2.670 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.586      ;
; -2.668 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.583      ;
; -2.667 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.583      ;
; -2.667 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.582      ;
; -2.667 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.584      ;
; -2.664 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.580      ;
; -2.663 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.579      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.485 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.752      ;
; 0.488 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.755      ;
; 0.610 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.877      ;
; 0.682 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.949      ;
; 0.682 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.383      ;
; 0.683 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.384      ;
; 0.699 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.966      ;
; 0.703 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.970      ;
; 0.703 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.970      ;
; 0.704 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.970      ;
; 0.705 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.972      ;
; 0.705 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.972      ;
; 0.707 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.974      ;
; 0.711 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.978      ;
; 0.719 ; uart_comm:uart_inst|sending                                ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.984      ;
; 0.725 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.992      ;
; 0.725 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.992      ;
; 0.735 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.002      ;
; 0.737 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[4]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.004      ;
; 0.740 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.440      ;
; 0.742 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.442      ;
; 0.744 ; uart_comm:uart_inst|SW_prev[16]                            ; uart_comm:uart_inst|SW_changed                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.011      ;
; 0.751 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|data_tx[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.018      ;
; 0.754 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.455      ;
; 0.755 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.456      ;
; 0.765 ; uart_comm:uart_inst|data_tx[0]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.031      ;
; 0.794 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.061      ;
; 0.804 ; uart_comm:uart_inst|data_tx[5]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.070      ;
; 0.805 ; uart_comm:uart_inst|data_tx[4]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.071      ;
; 0.814 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.080      ;
; 0.855 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 1.557      ;
; 0.856 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 1.558      ;
; 0.897 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.166      ;
; 0.927 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.628      ;
; 0.938 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.639      ;
; 0.955 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.225      ;
; 0.967 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.234      ;
; 0.974 ; uart_comm:uart_inst|data_tx[3]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.976 ; uart_comm:uart_inst|SW_prev[17]                            ; uart_comm:uart_inst|SW_changed                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.243      ;
; 0.991 ; uart_comm:uart_inst|data_tx[6]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.256      ;
; 0.997 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.265      ;
; 0.999 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.266      ;
; 1.001 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.269      ;
; 1.001 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.269      ;
; 1.007 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.274      ;
; 1.009 ; uart_comm:uart_inst|data_tx[1]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.274      ;
; 1.012 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.279      ;
; 1.021 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.288      ;
; 1.032 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.299      ;
; 1.037 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.304      ;
; 1.045 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.310      ;
; 1.052 ; uart_comm:uart_inst|data_tx[2]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.318      ;
; 1.055 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.321      ;
; 1.057 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 1.759      ;
; 1.059 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 1.761      ;
; 1.062 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.327      ;
; 1.066 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.332      ;
; 1.068 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.335      ;
; 1.074 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.340      ;
; 1.078 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.779      ;
; 1.081 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.782      ;
; 1.088 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.354      ;
; 1.091 ; uart_comm:uart_inst|ready_trigger                          ; uart_comm:uart_inst|sending                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.356      ;
; 1.096 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 1.798      ;
; 1.097 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 1.799      ;
; 1.098 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 1.800      ;
; 1.099 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 1.801      ;
; 1.107 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.373      ;
; 1.108 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.375      ;
; 1.120 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.387      ;
; 1.125 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.392      ;
; 1.133 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.399      ;
; 1.133 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.400      ;
; 1.138 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.405      ;
; 1.143 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.412      ;
; 1.146 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.412      ;
; 1.152 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.421      ;
; 1.152 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.421      ;
; 1.175 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.444      ;
; 1.176 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.445      ;
; 1.178 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.447      ;
; 1.181 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.448      ;
; 1.185 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.452      ;
; 1.187 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.456      ;
; 1.198 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.465      ;
; 1.202 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.469      ;
; 1.204 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.472      ;
; 1.206 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[4]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.473      ;
; 1.208 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.475      ;
; 1.211 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.480      ;
; 1.220 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.485      ;
; 1.223 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.490      ;
; 1.223 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.490      ;
; 1.223 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.489      ;
; 1.228 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.498      ;
; 1.229 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.926      ;
; 1.240 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.506      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 270.12 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.702 ; -125.588       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.355 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -107.085                     ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.702 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 3.230      ;
; -2.699 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 3.226      ;
; -2.696 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 3.223      ;
; -2.694 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 3.221      ;
; -2.672 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 3.200      ;
; -2.664 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.595      ;
; -2.653 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.583      ;
; -2.653 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.580      ;
; -2.615 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.542      ;
; -2.596 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.527      ;
; -2.585 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.515      ;
; -2.582 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.508      ;
; -2.573 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.499      ;
; -2.572 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.498      ;
; -2.550 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[5]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.482      ;
; -2.549 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.480      ;
; -2.540 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 3.068      ;
; -2.539 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[5]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.470      ;
; -2.538 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.468      ;
; -2.537 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 3.064      ;
; -2.534 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 3.061      ;
; -2.532 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 3.059      ;
; -2.510 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 3.038      ;
; -2.503 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.430      ;
; -2.478 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 3.005      ;
; -2.478 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[2]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.409      ;
; -2.474 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.397      ;
; -2.471 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.393      ;
; -2.468 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.390      ;
; -2.467 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[2]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.397      ;
; -2.467 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.390      ;
; -2.466 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.388      ;
; -2.465 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.392      ;
; -2.464 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.386      ;
; -2.461 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.383      ;
; -2.459 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.381      ;
; -2.458 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[7]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.390      ;
; -2.450 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.979      ;
; -2.449 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.376      ;
; -2.447 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.975      ;
; -2.447 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[7]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.378      ;
; -2.444 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.972      ;
; -2.444 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.367      ;
; -2.444 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.973      ;
; -2.442 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.970      ;
; -2.441 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.969      ;
; -2.438 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.966      ;
; -2.437 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.360      ;
; -2.436 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.964      ;
; -2.434 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 3.745      ;
; -2.432 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.358      ;
; -2.429 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.957      ;
; -2.426 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.953      ;
; -2.425 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.953      ;
; -2.423 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.950      ;
; -2.423 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.349      ;
; -2.422 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.348      ;
; -2.422 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.949      ;
; -2.421 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.948      ;
; -2.420 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.949      ;
; -2.419 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.946      ;
; -2.417 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.944      ;
; -2.414 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.943      ;
; -2.411 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.338      ;
; -2.401 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 3.712      ;
; -2.399 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.927      ;
; -2.399 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.325      ;
; -2.396 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.321      ;
; -2.395 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.923      ;
; -2.393 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.318      ;
; -2.392 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 3.703      ;
; -2.392 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.318      ;
; -2.391 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[11] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.318      ;
; -2.391 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.316      ;
; -2.389 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.314      ;
; -2.386 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.311      ;
; -2.384 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.309      ;
; -2.378 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.304      ;
; -2.369 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.295      ;
; -2.369 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.295      ;
; -2.368 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.294      ;
; -2.364 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.891      ;
; -2.362 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.288      ;
; -2.360 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.291      ;
; -2.358 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.285      ;
; -2.354 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 3.665      ;
; -2.353 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[11] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.280      ;
; -2.349 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.279      ;
; -2.342 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.268      ;
; -2.339 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.265      ;
; -2.337 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.263      ;
; -2.337 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.263      ;
; -2.333 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 3.644      ;
; -2.321 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[23]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.252      ;
; -2.320 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[11] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.246      ;
; -2.320 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.247      ;
; -2.317 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[2]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 3.628      ;
; -2.316 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.843      ;
; -2.315 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[22]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.246      ;
; -2.314 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[20] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.237      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                 ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.443 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.686      ;
; 0.446 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.689      ;
; 0.552 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.795      ;
; 0.623 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.866      ;
; 0.635 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.277      ;
; 0.636 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.278      ;
; 0.641 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.884      ;
; 0.644 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.887      ;
; 0.644 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.887      ;
; 0.644 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.887      ;
; 0.645 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.887      ;
; 0.647 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.890      ;
; 0.647 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.890      ;
; 0.649 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.892      ;
; 0.664 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.907      ;
; 0.667 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.910      ;
; 0.670 ; uart_comm:uart_inst|SW_prev[16]                            ; uart_comm:uart_inst|SW_changed                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.913      ;
; 0.671 ; uart_comm:uart_inst|sending                                ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.913      ;
; 0.671 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.914      ;
; 0.674 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[4]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.917      ;
; 0.679 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|data_tx[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.922      ;
; 0.679 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.320      ;
; 0.681 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.322      ;
; 0.696 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.338      ;
; 0.697 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.339      ;
; 0.712 ; uart_comm:uart_inst|data_tx[0]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.954      ;
; 0.736 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.979      ;
; 0.738 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.980      ;
; 0.750 ; uart_comm:uart_inst|data_tx[5]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.992      ;
; 0.751 ; uart_comm:uart_inst|data_tx[4]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.993      ;
; 0.787 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.430      ;
; 0.788 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.431      ;
; 0.835 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.080      ;
; 0.864 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.506      ;
; 0.874 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.516      ;
; 0.882 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.128      ;
; 0.889 ; uart_comm:uart_inst|SW_prev[17]                            ; uart_comm:uart_inst|SW_changed                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.894 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.137      ;
; 0.905 ; uart_comm:uart_inst|data_tx[3]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.147      ;
; 0.910 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.153      ;
; 0.910 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.153      ;
; 0.915 ; uart_comm:uart_inst|data_tx[6]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.156      ;
; 0.921 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.164      ;
; 0.925 ; uart_comm:uart_inst|data_tx[1]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.166      ;
; 0.928 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.172      ;
; 0.930 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.173      ;
; 0.931 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.175      ;
; 0.932 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.176      ;
; 0.932 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.175      ;
; 0.943 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.186      ;
; 0.964 ; uart_comm:uart_inst|data_tx[2]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.206      ;
; 0.967 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.208      ;
; 0.971 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.212      ;
; 0.971 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.213      ;
; 0.974 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.216      ;
; 0.976 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.218      ;
; 0.977 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.619      ;
; 0.980 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.622      ;
; 0.980 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.223      ;
; 0.984 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.627      ;
; 0.988 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.631      ;
; 0.999 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.642      ;
; 1.000 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.002 ; uart_comm:uart_inst|ready_trigger                          ; uart_comm:uart_inst|sending                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.244      ;
; 1.002 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.645      ;
; 1.009 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.252      ;
; 1.012 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.254      ;
; 1.016 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.258      ;
; 1.019 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.662      ;
; 1.020 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.663      ;
; 1.020 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.263      ;
; 1.020 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.263      ;
; 1.031 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.274      ;
; 1.038 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.280      ;
; 1.048 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.290      ;
; 1.066 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.311      ;
; 1.066 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.311      ;
; 1.067 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.312      ;
; 1.068 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.313      ;
; 1.076 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.319      ;
; 1.076 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.321      ;
; 1.077 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.322      ;
; 1.082 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.325      ;
; 1.086 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[4]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.329      ;
; 1.089 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.332      ;
; 1.090 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.333      ;
; 1.096 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.339      ;
; 1.097 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.341      ;
; 1.101 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.739      ;
; 1.106 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.351      ;
; 1.109 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.354      ;
; 1.112 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.353      ;
; 1.118 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.360      ;
; 1.129 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.375      ;
; 1.131 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.769      ;
; 1.134 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.377      ;
; 1.134 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.377      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.028 ; -38.935        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.182 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -107.672                     ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.028 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.977      ;
; -1.027 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.978      ;
; -0.985 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.934      ;
; -0.984 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.935      ;
; -0.968 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.704      ;
; -0.968 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.704      ;
; -0.963 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.699      ;
; -0.963 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[5]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.913      ;
; -0.962 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[5]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.914      ;
; -0.961 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.910      ;
; -0.960 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.911      ;
; -0.936 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 1.674      ;
; -0.920 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 1.658      ;
; -0.916 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[2]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.865      ;
; -0.915 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 2.060      ;
; -0.915 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[2]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.866      ;
; -0.909 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[7]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.859      ;
; -0.908 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[7]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.860      ;
; -0.906 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 2.051      ;
; -0.902 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 2.047      ;
; -0.897 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.841      ;
; -0.897 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.841      ;
; -0.892 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.836      ;
; -0.891 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.835      ;
; -0.891 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.835      ;
; -0.889 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 2.034      ;
; -0.886 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.830      ;
; -0.880 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 2.025      ;
; -0.879 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.615      ;
; -0.879 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.615      ;
; -0.874 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.610      ;
; -0.865 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.811      ;
; -0.859 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 2.004      ;
; -0.859 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.805      ;
; -0.850 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[5]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.159      ; 1.996      ;
; -0.849 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.793      ;
; -0.849 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.793      ;
; -0.849 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.795      ;
; -0.848 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 1.993      ;
; -0.847 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 1.585      ;
; -0.844 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.793      ;
; -0.844 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.788      ;
; -0.843 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.579      ;
; -0.843 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.794      ;
; -0.843 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.789      ;
; -0.837 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[5]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.159      ; 1.983      ;
; -0.836 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[2]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 1.981      ;
; -0.835 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 1.980      ;
; -0.831 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 1.569      ;
; -0.824 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[5]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.159      ; 1.970      ;
; -0.822 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[22]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.773      ;
; -0.822 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.761      ;
; -0.822 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.558      ;
; -0.822 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.761      ;
; -0.822 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.558      ;
; -0.822 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[3]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 1.967      ;
; -0.822 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.761      ;
; -0.822 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.761      ;
; -0.817 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.756      ;
; -0.817 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.553      ;
; -0.817 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.763      ;
; -0.817 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.248     ; 1.556      ;
; -0.817 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.248     ; 1.556      ;
; -0.817 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.756      ;
; -0.814 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[23]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.248     ; 1.553      ;
; -0.814 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.248     ; 1.553      ;
; -0.812 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.248     ; 1.551      ;
; -0.810 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[2]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 1.955      ;
; -0.809 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.248     ; 1.548      ;
; -0.805 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[23]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.756      ;
; -0.801 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.747      ;
; -0.797 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.533      ;
; -0.796 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[7]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.159      ; 1.942      ;
; -0.795 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[8]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.745      ;
; -0.794 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[8]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.746      ;
; -0.794 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.738      ;
; -0.794 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.738      ;
; -0.791 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.734      ;
; -0.791 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.734      ;
; -0.790 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.731      ;
; -0.790 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 1.528      ;
; -0.790 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[2]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 1.935      ;
; -0.790 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.733      ;
; -0.790 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.733      ;
; -0.790 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[17] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.731      ;
; -0.789 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.733      ;
; -0.786 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.729      ;
; -0.785 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.526      ;
; -0.785 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.728      ;
; -0.783 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[7]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.159      ; 1.929      ;
; -0.782 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.523      ;
; -0.780 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[6]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.729      ;
; -0.779 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[6]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.730      ;
; -0.779 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[0]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[22]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.730      ;
; -0.778 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[1]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 1.921      ;
; -0.776 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.512      ;
; -0.776 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 1.512      ;
; -0.774 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[18] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.715      ;
; -0.774 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 1.512      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                 ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.226 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.351      ;
; 0.233 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.358      ;
; 0.285 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.410      ;
; 0.301 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.633      ;
; 0.302 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.634      ;
; 0.316 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; uart_comm:uart_inst|sending                                ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.441      ;
; 0.324 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.449      ;
; 0.325 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.450      ;
; 0.328 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.453      ;
; 0.328 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.453      ;
; 0.329 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.454      ;
; 0.329 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.454      ;
; 0.330 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.455      ;
; 0.331 ; uart_comm:uart_inst|data_tx[0]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.455      ;
; 0.331 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.456      ;
; 0.335 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.666      ;
; 0.336 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.461      ;
; 0.336 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.667      ;
; 0.337 ; uart_comm:uart_inst|SW_prev[16]                            ; uart_comm:uart_inst|SW_changed                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.463      ;
; 0.337 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.669      ;
; 0.338 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.463      ;
; 0.338 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.670      ;
; 0.344 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[4]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.469      ;
; 0.344 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.469      ;
; 0.346 ; uart_comm:uart_inst|data_tx[5]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.470      ;
; 0.348 ; uart_comm:uart_inst|data_tx[4]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.472      ;
; 0.352 ; uart_comm:uart_inst|index[4]                               ; uart_comm:uart_inst|data_tx[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.477      ;
; 0.358 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.484      ;
; 0.374 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.499      ;
; 0.388 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.723      ;
; 0.389 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.724      ;
; 0.406 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.534      ;
; 0.421 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.755      ;
; 0.428 ; uart_comm:uart_inst|data_tx[3]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.552      ;
; 0.431 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.765      ;
; 0.432 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.562      ;
; 0.435 ; uart_comm:uart_inst|data_tx[6]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.558      ;
; 0.439 ; uart_comm:uart_inst|data_tx[1]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.562      ;
; 0.441 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.566      ;
; 0.448 ; uart_comm:uart_inst|SW_prev[17]                            ; uart_comm:uart_inst|SW_changed                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.576      ;
; 0.453 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.580      ;
; 0.453 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.580      ;
; 0.454 ; uart_comm:uart_inst|data_tx[2]                             ; uart_comm:uart_inst|uart_tx:uart_instance|data_tx_temp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.578      ;
; 0.465 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.590      ;
; 0.474 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.598      ;
; 0.474 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.599      ;
; 0.477 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.602      ;
; 0.477 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.602      ;
; 0.478 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.603      ;
; 0.484 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.609      ;
; 0.486 ; uart_comm:uart_inst|ready_trigger                          ; uart_comm:uart_inst|sending                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.610      ;
; 0.486 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.821      ;
; 0.486 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.611      ;
; 0.487 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.612      ;
; 0.489 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.824      ;
; 0.490 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.615      ;
; 0.493 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.827      ;
; 0.494 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.620      ;
; 0.495 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[1]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.620      ;
; 0.495 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.620      ;
; 0.496 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.830      ;
; 0.501 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.836      ;
; 0.502 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.626      ;
; 0.504 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.839      ;
; 0.507 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.842      ;
; 0.508 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.843      ;
; 0.511 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.517 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.520 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.645      ;
; 0.522 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.650      ;
; 0.528 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.656      ;
; 0.528 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.656      ;
; 0.528 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|data_tx[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.654      ;
; 0.530 ; uart_comm:uart_inst|index[3]                               ; uart_comm:uart_inst|data_tx[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.655      ;
; 0.530 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.658      ;
; 0.531 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.656      ;
; 0.532 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.660      ;
; 0.532 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.660      ;
; 0.534 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.659      ;
; 0.536 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[4]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.661      ;
; 0.540 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.665      ;
; 0.543 ; uart_comm:uart_inst|index[0]                               ; uart_comm:uart_inst|index[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.668      ;
; 0.544 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.668      ;
; 0.546 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.671      ;
; 0.548 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[2] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.676      ;
; 0.551 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.676      ;
; 0.551 ; uart_comm:uart_inst|index[2]                               ; uart_comm:uart_inst|index[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.676      ;
; 0.553 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.678      ;
; 0.553 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.680      ;
; 0.554 ; uart_comm:uart_inst|index[1]                               ; uart_comm:uart_inst|data_tx[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.679      ;
; 0.555 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[28]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.883      ;
; 0.556 ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.883      ;
; 0.557 ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[0] ; uart_comm:uart_inst|uart_tx:uart_instance|cycle_count[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.686      ;
; 0.559 ; uart_comm:uart_inst|uart_tx:uart_instance|bit_n[2]         ; uart_comm:uart_inst|uart_tx:uart_instance|current_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.684      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.095   ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.095   ; 0.182 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -144.025 ; 0.0   ; 0.0      ; 0.0     ; -107.672            ;
;  CLOCK_50        ; -144.025 ; 0.000 ; N/A      ; N/A     ; -107.672            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1294     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1294     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 41    ; 41   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Oct 10 13:25:37 2024
Info: Command: quartus_sta A2 -c A2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'A2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.095
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.095            -144.025 CLOCK_50 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -107.085 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.702            -125.588 CLOCK_50 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -107.085 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.028             -38.935 CLOCK_50 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -107.672 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4970 megabytes
    Info: Processing ended: Thu Oct 10 13:25:38 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


