# ğŸ§¬ è£œè¶³è³‡æ–™ / Appendixï¼šFinFET è£½é€ ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆå…¨48ã‚¹ãƒ†ãƒƒãƒ—ï¼‰  
**FinFET Full Process Flow â€“ 48-Step Breakdown for Advanced Nodes**

æœ¬è³‡æ–™ã§ã¯ã€FinFETï¼ˆFinå‹ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ï¼‰ã®è£½é€ ãƒ—ãƒ­ã‚»ã‚¹ã‚’48ã‚¹ãƒ†ãƒƒãƒ—ã«åˆ†è§£ã—ã€å„ã‚¹ãƒ†ãƒƒãƒ—ã®**ç›®çš„ãƒ»æ¡ä»¶ãƒ»æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ**ã‚’è©³ç´°ã«è§£èª¬ã—ã¾ã™ã€‚  
This document describes the full FinFET manufacturing flow, broken into **48 steps** with detailed **purpose, conditions, and key technical notes** for each.

---

## ğŸ“˜ åŸºæœ¬æƒ…å ± / Basic Information

| é …ç›® / Item | å†…å®¹ / Details |
|-------------|----------------|
| **å¯¾è±¡ãƒãƒ¼ãƒ‰ / Target Node** | 10â€“5nm ä¸–ä»£ / 10â€“5nm generation |
| **åŸºæ¿ä»•æ§˜ / Substrate** | 300mm P-type Si (100), ~10 Î©Â·cm |
| **ç›®çš„ / Objective** | ãƒ—ãƒ¬ãƒ¼ãƒŠMOSã‚’è¶…ãˆã‚‹çŸ­ãƒãƒ£ãƒãƒ«åˆ¶å¾¡ã¨ã‚²ãƒ¼ãƒˆåˆ¶å¾¡æ€§ã®å®Ÿç¾<br>Enhanced short-channel control beyond planar CMOS |

---

## ğŸ§© ãƒ—ãƒ­ã‚»ã‚¹ã‚»ã‚°ãƒ¡ãƒ³ãƒˆæ§‹æˆ / Process Segment Structure

| ã‚»ã‚°ãƒ¡ãƒ³ãƒˆ / Segment | ã‚¹ãƒ†ãƒƒãƒ—ç¯„å›² / Step Range | å†…å®¹ / Description |
|-----------------------|----------------------------|---------------------|
| â‘  **åˆæœŸå·¥ç¨‹ / Initial Process** | Step 1â€“3 | ã‚¦ã‚§ãƒ«ãƒ»STIå½¢æˆ / Well & STI |
| â‘¡ **ã‚²ãƒ¼ãƒˆå‰å½¢æˆ / Pre-Gate Formation** | Step 4â€“6 | ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œã€ãƒãƒªSiã€ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚° |
| â‘¢ **S/Dæ§‹é€  / Source/Drain Region** | Step 7â€“9 | æ³¨å…¥ã¨ã‚¹ãƒ‘ãƒ¼ã‚µå½¢æˆ / Implant & Spacer |
| â‘£ **ã‚·ãƒªã‚µã‚¤ãƒ‰ / Silicide** | Step 10 | Ni/Coç³»ä½æŠµæŠ—ã‚³ãƒ³ã‚¿ã‚¯ãƒˆ |
| â‘¤ **ILDãƒ»ã‚³ãƒ³ã‚¿ã‚¯ãƒˆ / Contact** | Step 11â€“15 | çµ¶ç¸è†œã€ãƒ“ã‚¢ã€Cué…ç·šå½¢æˆ |
| â‘¥ **M1å±¤ / Metal-1** | Step 16â€“21 | ç¬¬1å±¤é…ç·šãƒ—ãƒ­ã‚»ã‚¹ |
| â‘¦ **ä¸Šä½ãƒ¡ã‚¿ãƒ« / Upper Metals** | Step 22â€“26 | M2ã€œMxå¤šå±¤å½¢æˆ |
| â‘§ **ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³ / Passivation** | Step 27â€“30 | Capå±¤ãƒ»UBMå½¢æˆ |
| â‘¨ **3Då®Ÿè£…å¯¾å¿œ / 3D Integration** | Step 31â€“35 | TSVã€ãƒãƒ³ãƒ—ã€ä¸Šå±¤ILDç­‰ |
| â‘© **ãƒ†ã‚¹ãƒˆãƒ»å®Ÿè£… / Final Steps** | Step 36â€“48 | RCæŠ½å‡ºã€UBMå†å½¢æˆã€ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°ç­‰ |

---

## ğŸ¯ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã®ç›®çš„ / Document Objective

- **æ•™è‚²ç›®çš„**ã§FinFETã®ãƒ—ãƒ­ã‚»ã‚¹å…¨ä½“åƒã‚’æŠŠæ¡ã™ã‚‹  
  To provide **educational insight** into the full FinFET process.
- å„å·¥ç¨‹ã®**è£…ç½®ãƒ»ææ–™ãƒ»ãƒ—ãƒ­ã‚»ã‚¹è¨­è¨ˆä¸Šã®è«–ç‚¹**ã‚’æ•´ç†  
  Summarize **equipment, materials, and key process issues** at each step.
- GAAãƒ—ãƒ­ã‚»ã‚¹ã¨ã®æ¯”è¼ƒãƒ»æ•™æãƒªãƒ³ã‚¯ã«é€£æº  
  Link with GAA flow comparison and teaching materials.

---

## ğŸ“ é–¢é€£è³‡æ–™ / Related Files

- [`appendixf1_02_gaaflow.md`](./appendixf1_02_gaaflow.md)ï¼šGAAç‰ˆãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼  
- [`f1_2_finfet.md`](./f1_2_finfet.md)ï¼šFinFETæ§‹é€ ã¨å‹•ä½œè§£èª¬  
- [`appendixf1_03_finfet_vs_gaa.md`](./appendixf1_03_finfet_vs_gaa.md)ï¼šFinFETã¨GAAã®æ¯”è¼ƒ

---

## ğŸ–¼ï¸ å›³ç‰ˆäºˆå®š / Planned Figures

- `images/finfet_process_overview.png`ï¼šå…¨ä½“ãƒ•ãƒ­ãƒ¼å›³  
- `images/finfet_metallization_stack.png`ï¼šé…ç·šå±¤æ§‹æˆæ–­é¢å›³  
- `images/finfet_final_test_packaging.png`ï¼šå¾Œå·¥ç¨‹ã¨ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æ§‹é€ 

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / Author & License

| é …ç›® / Item | å†…å®¹ / Details |
|-------------|----------------|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | MIT License |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |

---

â¬‡ï¸ ä»¥ä¸‹ã€å„ã‚¹ãƒ†ãƒƒãƒ—ã®è©³ç´°è§£èª¬ã¸ç¶šãã¾ã™ã€‚  
â¬‡ï¸ Proceed to detailed descriptions of each step below.

---

## ğŸ”¹ Step 1ï¼šåŸºæ¿æº–å‚™ / Substrate Preparation

**ç›®çš„ / Purpose**ï¼š  
é«˜ç´”åº¦ã‚·ãƒªã‚³ãƒ³åŸºæ¿ã‚’æº–å‚™ã—ã€å¾®ç´°åŠ å·¥ã«å‚™ãˆãŸè¡¨é¢æ¸…æµ„åº¦ã‚’ç¢ºä¿  
Prepare high-purity Si wafers and ensure surface cleanliness for fine processing

**æ¡ä»¶ / Conditions**ï¼š  
- På‹ Si (100)ã€æŠµæŠ—ç‡ ~10 Î©Â·cm  
- RCAæ´—æµ„ â†’ 150Â°C è„±æ°´ãƒ™ãƒ¼ã‚¯  
- P-type Si (100), ~10 Î©Â·cm  
- RCA clean â†’ 150Â°C dehydration bake

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- å¾®ç´°Finå½¢æˆã«å‘ã‘ãŸ**è¡¨é¢å¹³å¦æ€§ã¨é‡‘å±æ®‹æ¸£é™¤å»**ãŒæ¥µã‚ã¦é‡è¦  
- Critical to ensure **surface smoothness** and **removal of metal contaminants** for Fin formation

---

## ğŸ”¹ Step 2ï¼šSTIï¼ˆæµ…æºçµ¶ç¸ï¼‰å½¢æˆ / Shallow Trench Isolation (STI)

**ç›®çš„ / Purpose**ï¼š  
éš£æ¥ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿é–“ã‚’é›»æ°—çš„ã«åˆ†é›¢ã™ã‚‹çµ¶ç¸æºã‚’å½¢æˆ  
Form isolation trenches to electrically separate adjacent devices

**æ¡ä»¶ / Conditions**ï¼š  
- ArFæµ¸æ½¤ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ â†’ ãƒ•ãƒƒç´ ç³»RIE â†’ TEOS CVD â†’ CMP  
- ArF immersion lithography â†’ Fluorine-based RIE â†’ TEOS CVD â†’ CMP

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ãƒˆãƒ¬ãƒ³ãƒæ·±ã• â‰’ 200 nm  
- STIã‚¹ãƒˆãƒ¬ã‚¹ã«ã‚ˆã‚‹**ã—ãã„å€¤ã‚·ãƒ•ãƒˆï¼ˆVth Shiftï¼‰**ã¸ã®å½±éŸ¿ã«æ³¨æ„  
- STI depth â‰ˆ 200 nm  
- Attention to **Vth shift due to STI-induced stress**

---

## ğŸ”¹ Step 3ï¼šã‚¦ã‚§ãƒ«ãƒ»ãƒãƒ£ãƒãƒ«å½¢æˆ / Well and Channel Implantation

**ç›®çš„ / Purpose**ï¼š  
n/pã‚¦ã‚§ãƒ«ã®å®šç¾©ã¨ã—ãã„å€¤èª¿æ•´ãƒãƒ£ãƒãƒ«ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ã®å°å…¥  
Define n/p wells and implant channel dopants for Vth adjustment

**æ¡ä»¶ / Conditions**ï¼š  
- B (p-well), As/P (n-well)ï¼š10Â¹Â²ã€œ10Â¹Â³ cmâ»Â²ã€30ã€œ80 keV  
- Rapid Thermal Annealing (RTA) ã«ã‚ˆã‚‹æ´»æ€§åŒ–  
- B (p-well), As/P (n-well): 10Â¹Â²â€“10Â¹Â³ cmâ»Â², 30â€“80 keV  
- Activation by RTA

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ã‚¦ã‚§ãƒ«åˆ†å¸ƒã®ã°ã‚‰ã¤ããŒ**Vthå‡ä¸€æ€§**ã«å½±éŸ¿  
- Variation in well doping affects **Vth uniformity**

---

## ğŸ”¹ Step 4ï¼šã‚²ãƒ¼ãƒˆé…¸åŒ–è†œå½¢æˆ / Gate Oxide Growth

**ç›®çš„ / Purpose**ï¼š  
ã‚²ãƒ¼ãƒˆçµ¶ç¸è†œã¨ã—ã¦é«˜å“è³ªãªé…¸åŒ–è†œã‚’å½¢æˆ  
Form high-quality oxide as gate insulator

**æ¡ä»¶ / Conditions**ï¼š  
- ä¹¾å¼é…¸åŒ–ï¼š800â€“900Â°Cã€åšã• 1.5â€“2.0 nm  
- Dry oxidation at 800â€“900Â°C, thickness 1.5â€“2.0 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ç•Œé¢æº–ä½å¯†åº¦ï¼ˆDitï¼‰**ã‚’æŠ‘ãˆã‚‹ã“ã¨ãŒãƒªãƒ¼ã‚¯ãƒ»ä¿¡é ¼æ€§ã«é‡è¦  
- Reducing **interface trap density (Dit)** is crucial for leakage and reliability

---

## ğŸ”¹ Step 5ï¼šãƒãƒªSiå †ç©ãƒ»ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚° / Poly-Si Deposition and Doping

**ç›®çš„ / Purpose**ï¼š  
ã‚²ãƒ¼ãƒˆé›»æ¥µã¨ãªã‚‹ãƒãƒªã‚·ãƒªã‚³ãƒ³ã‚’å½¢æˆã—ã€å°é›»æ€§ã‚’ç¢ºä¿  
Deposit doped polysilicon for gate electrode to ensure conductivity

**æ¡ä»¶ / Conditions**ï¼š  
- LPCVDï¼ˆ~100 nmï¼‰  
- In-situ P/Asãƒ‰ãƒ¼ãƒ— ã¾ãŸã¯ ã‚¤ã‚ªãƒ³æ³¨å…¥å¾Œã‚¢ãƒ‹ãƒ¼ãƒ«  
- LPCVD (~100 nm), In-situ P/As doping or post-implant annealing

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ãƒãƒªSiã®**ç²’ç•Œä¼å°**ã¨ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°å‡ä¸€æ€§ãŒã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°æ€§èƒ½ã«å½±éŸ¿  
- **Grain boundary conduction** and doping uniformity are key for switching behavior

---

## ğŸ”¹ Step 6ï¼šã‚²ãƒ¼ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚° / Gate Patterning

**ç›®çš„ / Purpose**ï¼š  
å¾®ç´°ã‚²ãƒ¼ãƒˆå¯¸æ³•ï¼ˆCDï¼‰ã‚’å®šç¾©  
Define critical gate dimensions (CD) via lithography and etch

**æ¡ä»¶ / Conditions**ï¼š  
- 193nm ArF immersionã€HBr/Clâ‚‚ãƒ™ãƒ¼ã‚¹ã®RIE  
- CD â‰’ 30 nmï¼ˆãƒãƒ¼ãƒ‰ã«ä¾å­˜ï¼‰  
- 193nm ArF immersion lithography, HBr/Clâ‚‚-based RIE, CD ~30 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- CDã®ã°ã‚‰ã¤ããŒ**Vthãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³é›»æµ**ã®ã°ã‚‰ã¤ãè¦å› ã¨ãªã‚‹  
- CD variation causes fluctuation in **Vth and drain current**

---

## ğŸ”¹ Step 7ï¼šS/Dæ‹¡å¼µæ³¨å…¥ / S/D Extension Implantation

**ç›®çš„ / Purpose**ï¼š  
çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœæŠ‘åˆ¶ã®ãŸã‚ã®ãƒãƒ£ãƒãƒ«ç«¯è»½åº¦ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°  
Light doping at channel edge to suppress short-channel effects

**æ¡ä»¶ / Conditions**ï¼š  
- Bã¾ãŸã¯Asã€10Â¹Â³â€“10Â¹â´ cmâ»Â²ã€5â€“20 keV  
- ã‚¹ãƒ‘ã‚¤ã‚¯RTAã§æ´»æ€§åŒ–  
- B or As: 10Â¹Â³â€“10Â¹â´ cmâ»Â², 5â€“20 keV, activated by spike RTA

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- æµ…ã„æ¥åˆã§**ãƒªãƒ¼ã‚¯é›»æµã¨æŠµæŠ—ã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•**ã‚’æœ€é©åŒ–  
- Optimize **leakage vs resistance** via shallow junction depth

---

## ğŸ”¹ Step 8ï¼šã‚¹ãƒšãƒ¼ã‚µå½¢æˆ / Spacer Formation

**ç›®çš„ / Purpose**ï¼š  
S/Dæœ¬æ³¨å…¥ç¯„å›²ã‚’å®šç¾©ã™ã‚‹ã‚¹ãƒšãƒ¼ã‚µï¼ˆã‚µã‚¤ãƒ‰ã‚¦ã‚©ãƒ¼ãƒ«ï¼‰ã®å½¢æˆ  
Form sidewall spacers to define main S/D implant region

**æ¡ä»¶ / Conditions**ï¼š  
- LPCVD Siâ‚ƒNâ‚„ã¾ãŸã¯SiOâ‚‚ï¼ˆ10â€“20 nmï¼‰  
- ç•°æ–¹æ€§RIEã«ã‚ˆã‚‹ã‚¨ãƒƒãƒãƒãƒƒã‚¯  
- LPCVD Siâ‚ƒNâ‚„ or SiOâ‚‚ (10â€“20 nm), anisotropic RIE etchback

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ã‚¹ãƒšãƒ¼ã‚µå¹…ã®ã°ã‚‰ã¤ããŒ**SDEé•·ã¨R_on**ã«å½±éŸ¿  
- Spacer width variation affects **SDE length and R_on**

---

## ğŸ”¹ Step 9ï¼šS/Dæœ¬æ³¨å…¥ / S/D Main Implant

**ç›®çš„ / Purpose**ï¼š  
ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³é ˜åŸŸã«é«˜æ¿ƒåº¦ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ã‚’æ–½ã—ã€ä½æŠµæŠ—åŒ–  
Heavily dope S/D regions to reduce series resistance

**æ¡ä»¶ / Conditions**ï¼š  
- Asã¾ãŸã¯Bï¼š~10Â¹âµ cmâ»Â²ã€30â€“80 keV  
- RTAã§æ´»æ€§åŒ–  
- As or B: ~10Â¹âµ cmâ»Â², 30â€“80 keV, activated by RTA

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- æ·±ã™ãã‚‹ã¨**çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœå¢—åŠ **ã€æµ…ã™ãã‚‹ã¨**æŠµæŠ—ä¸Šæ˜‡**  
- Too deep increases **SCE**, too shallow increases **series resistance**

---

## ğŸ”¹ Step 10ï¼šã‚·ãƒªã‚µã‚¤ãƒ‰å½¢æˆ / Silicide Formation

**ç›®çš„ / Purpose**ï¼š  
ã‚²ãƒ¼ãƒˆãƒ»S/Dé ˜åŸŸã«ä½æŠµæŠ—é‡‘å±ã‚·ãƒªã‚µã‚¤ãƒ‰ã‚’å½¢æˆ  
Form low-resistance silicide at gate and S/D

**æ¡ä»¶ / Conditions**ï¼š  
- PVD Niã¾ãŸã¯Co â†’ Rapid Annealï¼ˆ400â€“600Â°Cï¼‰â†’ æœªåå¿œé‡‘å±é™¤å»  
- PVD Ni or Co â†’ RTA (400â€“600Â°C) â†’ remove unreacted metal

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ã‚ªãƒ¼ãƒãƒ¼ã‚·ãƒªã‚µã‚¤ãƒ‰ï¼ˆãƒªãƒ¼ã‚»ãƒƒã‚·ãƒ§ãƒ³ï¼‰**ã‚„**çŸ­çµ¡**ã‚’é˜²æ­¢  
- Prevent **excess silicide recession** and **shorts**

---

## ğŸ”¹ Step 11ï¼šå±¤é–“çµ¶ç¸è†œï¼ˆILDï¼‰å½¢æˆ / Interlayer Dielectric (ILD) Deposition

**ç›®çš„ / Purpose**ï¼š  
é…ç·šå±¤ã¨ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã‚’çµ¶ç¸ã™ã‚‹å±¤é–“è†œã‚’å½¢æˆ  
Form interlayer dielectric to insulate interconnects from the transistor layer

**æ¡ä»¶ / Conditions**ï¼š  
- SiOâ‚‚ ã¾ãŸã¯ SiCOHï¼ˆk â‰ˆ 2.7â€“3.0ï¼‰ã€PECVDã¾ãŸã¯SACVD  
- è†œåšï¼š300â€“500 nm  
- SiOâ‚‚ or SiCOH (k â‰ˆ 2.7â€“3.0), deposited via PECVD or SACVD  
- Thickness: 300â€“500 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- å¹³å¦æ€§ãƒ»ä½å¿œåŠ›ãƒ»æ¬ é™¥ãƒ•ãƒªãƒ¼ãŒå¿…è¦  
- **Planarity**, **low mechanical stress**, and **zero defects** are critical

---

## ğŸ”¹ Step 12ï¼šã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒ›ãƒ¼ãƒ«ã‚¨ãƒƒãƒãƒ³ã‚° / Contact Hole Etch

**ç›®çš„ / Purpose**ï¼š  
S/Dã¾ãŸã¯ã‚²ãƒ¼ãƒˆé›»æ¥µã¸ã®æ¥ç¶šã®ãŸã‚ã«ã‚³ãƒ³ã‚¿ã‚¯ãƒˆå­”ã‚’å½¢æˆ  
Form contact holes to connect S/D or gate to upper metal layers

**æ¡ä»¶ / Conditions**ï¼š  
- 193nm ArFéœ²å…‰ã€CHâ‚„/Oâ‚‚ ã¾ãŸã¯ãƒ•ãƒ«ã‚ªãƒ­ã‚«ãƒ¼ãƒœãƒ³ç³»RIE  
- CDï¼ˆç·šå¹…ï¼‰ï¼š30â€“50 nm  
- 193nm ArF lithography, CHâ‚„/Oâ‚‚ or FC-based plasma RIE  
- CD: 30â€“50 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ã‚·ãƒªã‚µã‚¤ãƒ‰éœ²å‡ºã®å®Œå…¨æ€§**ãŒæ¥ç¶šæŠµæŠ—ã«ç›´çµ  
- Full **silicide exposure** is crucial for low contact resistance

---

## ğŸ”¹ Step 13ï¼šãƒãƒªã‚¢/ã‚·ãƒ¼ãƒ‰å±¤å †ç©ï¼ˆã‚³ãƒ³ã‚¿ã‚¯ãƒˆï¼‰ / Barrier & Seed Deposition (Contact)

**ç›®çš„ / Purpose**ï¼š  
Cué›»è§£ã‚ã£ãã«å‚™ãˆã¦ãƒãƒªã‚¢å±¤ã¨å°é›»ã‚·ãƒ¼ãƒ‰å±¤ã‚’å½¢æˆ  
Form barrier and conductive seed layers for Cu electroplating

**æ¡ä»¶ / Conditions**ï¼š  
- TaN ã¾ãŸã¯ TiNï¼ˆALDï¼‰ã€Cuã‚·ãƒ¼ãƒ‰ï¼ˆPVDï¼‰  
- ãƒãƒªã‚¢åšï¼š5â€“10 nmã€ã‚·ãƒ¼ãƒ‰åšï¼š~50 nm  
- TaN or TiN (ALD), Cu seed (PVD)  
- Barrier: 5â€“10 nm, Seed: ~50 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- è¢«è¦†ä¸è‰¯ã‚„ãƒœã‚¤ãƒ‰ã¯**ã‚ªãƒ¼ãƒ—ãƒ³ä¸è‰¯ã®ä¸»è¦å› **  
- Poor coverage or voids lead to **open failures**

---

## ğŸ”¹ Step 14ï¼šéŠ…é›»è§£ã‚ã£ãï¼ˆã‚³ãƒ³ã‚¿ã‚¯ãƒˆï¼‰ / Cu Electroplating for Contact

**ç›®çš„ / Purpose**ï¼š  
ã‚³ãƒ³ã‚¿ã‚¯ãƒˆå­”ã‚’éŠ…ã§å……å¡«ï¼ˆCu Fillï¼‰  
Fill contact vias with copper by electroplating

**æ¡ä»¶ / Conditions**ï¼š  
- é…¸æ€§CuSOâ‚„æµ´ã€é›»æµå¯†åº¦ï¼š10â€“30 mA/cmÂ²  
- å……å¡«åšï¼š200â€“400 nmï¼ˆã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ«ï¼‰  
- Acidic CuSOâ‚„ bath, 10â€“30 mA/cmÂ²  
- Thickness: 200â€“400 nm (overfill)

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **æ·»åŠ å‰¤åˆ¶å¾¡**ã«ã‚ˆã‚Šå‡ä¸€ãƒ»ãƒœã‚¤ãƒ‰ãƒ¬ã‚¹åŸ‹è¾¼ãŒå¯èƒ½  
- Use of additives enables **uniform, void-free fill**

---

## ğŸ”¹ Step 15ï¼šã‚³ãƒ³ã‚¿ã‚¯ãƒˆCMP / CMP of Contacts

**ç›®çš„ / Purpose**ï¼š  
éå‰°éŠ…ã‚’ç ”ç£¨é™¤å»ã—ã€å¹³å¦ãªæ¥ç¶šé¢ã‚’å½¢æˆ  
Remove excess Cu and planarize the surface for interconnect

**æ¡ä»¶ / Conditions**ï¼š  
- Alâ‚‚Oâ‚ƒ ã¾ãŸã¯ SiOâ‚‚ ã‚¹ãƒ©ãƒªãƒ¼  
- ãƒ¢ãƒ¼ã‚¿ãƒ¼é›»æµ or å…‰å­¦ãƒ¢ãƒ‹ã‚¿ã«ã‚ˆã‚‹ã‚¨ãƒ³ãƒ‰ãƒã‚¤ãƒ³ãƒˆåˆ¶å¾¡  
- Alumina or SiOâ‚‚ slurry, endpoint detected by motor current or optical methods

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ILDãƒ€ãƒ¡ãƒ¼ã‚¸ã®æœ€å°åŒ–**ã¨**æ®‹è†œåˆ¶å¾¡ï¼ˆ<5 nmï¼‰**ãŒé‡è¦  
- Minimize **ILD damage** and control **residual film <5 nm**

---

## ğŸ”¹ Step 16ï¼šç¬¬1å±¤é…ç·šå †ç©ãƒ»ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ï¼ˆM1ï¼‰ / First Metal (M1) Deposition & Patterning

**ç›®çš„ / Purpose**ï¼š  
M1é…ç·šã¨ãƒ“ã‚¢æ§‹é€ ã‚’å½¢æˆï¼ˆé…ç·šã‚¤ãƒ³ãƒ•ãƒ©ã®åŸºç¤ï¼‰  
Form first metal layer (M1) interconnects and vias

**æ¡ä»¶ / Conditions**ï¼š  
- ArF immersionã¾ãŸã¯EUVãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£  
- Dual Damasceneæ§‹é€ ã€CDï¼š20â€“30 nm  
- ArF immersion or EUV lithography  
- Dual Damascene, CD: 20â€“30 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **RCæœ€å°åŒ–è¨­è¨ˆ**ã¨å¯„ç”ŸæŠ‘åˆ¶ãŒå¿…é ˆ  
- Requires **RC minimization** and **parasitic suppression**

---

## ğŸ”¹ Step 17ï¼šM1â€“M2å±¤é–“çµ¶ç¸è†œå †ç© / ILD Deposition (M1â€“M2)

**ç›®çš„ / Purpose**ï¼š  
M1ã¨M2é–“ã®çµ¶ç¸å±¤ã‚’å½¢æˆ  
Form ILD between M1 and M2 layers

**æ¡ä»¶ / Conditions**ï¼š  
- Low-k SiCOHï¼ˆk â‰ˆ 2.5â€“3.0ï¼‰ã€PECVD  
- è†œåšï¼š300â€“500 nm  
- Low-k SiCOH (k â‰ˆ 2.5â€“3.0), PECVD, Thickness: 300â€“500 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ä½èª˜é›»ç‡**ã¨**æ©Ÿæ¢°çš„å¼·åº¦**ã®ãƒãƒ©ãƒ³ã‚¹ãŒé‡è¦  
- Balance between **low-k** and **mechanical robustness**

---

## ğŸ”¹ Step 18ï¼šM2é…ç·š/ãƒ“ã‚¢ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚° / Lithography & Etch for M2

**ç›®çš„ / Purpose**ï¼š  
M2ã®é…ç·šãƒ‘ã‚¿ãƒ¼ãƒ³ã¨ãƒ“ã‚¢ã‚’å½¢æˆ  
Define M2 wiring and via structures

**æ¡ä»¶ / Conditions**ï¼š  
- ArF immersionã¾ãŸã¯EUV  
- ãƒ•ãƒ«ã‚ªãƒ­ã‚«ãƒ¼ãƒœãƒ³ç³»RIEã€CD â‰ˆ 20â€“30 nm  
- ArF immersion or EUV, FC-based RIE, CD: 20â€“30 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ã‚ªãƒ¼ãƒãƒ¼ãƒ¬ã‚¤ç²¾åº¦**ã¨å¯¸æ³•å‡ä¸€æ€§ã®ç¢ºä¿ãŒé‡è¦  
- Ensure **overlay accuracy** and **CD uniformity**

---

## ğŸ”¹ Step 19ï¼šM2 ãƒãƒªã‚¢ãƒ»ã‚·ãƒ¼ãƒ‰å †ç© / Barrier & Seed Deposition for M2

**ç›®çš„ / Purpose**ï¼š  
é›»è§£ã‚ã£ãç”¨ã®ãƒãƒªã‚¢å±¤ï¼‹ã‚·ãƒ¼ãƒ‰å±¤å½¢æˆ  
Form barrier and seed layers for Cu ECP

**æ¡ä»¶ / Conditions**ï¼š  
- Ta/TaNï¼ˆALDï¼‰ã€Cuã‚·ãƒ¼ãƒ‰ï¼ˆPVDï¼‰  
- è†œåšï¼šåŒä¸Šï¼ˆãƒãƒªã‚¢ 5â€“10 nmã€ã‚·ãƒ¼ãƒ‰ ~50 nmï¼‰  
- Ta/TaN (ALD), Cu seed (PVD), same thickness as previous steps

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ãƒ“ã‚¢åº•éƒ¨ã¸ã®**ã‚³ãƒ³ãƒ•ã‚©ãƒ¼ãƒãƒ«å †ç©æ€§**ãŒéµ  
- Critical to achieve **conformal deposition** at via bottom

---

## ğŸ”¹ Step 20ï¼šM2éŠ…é›»è§£ã‚ã£ã / Cu Electroplating for M2

**ç›®çš„ / Purpose**ï¼š  
M2é…ç·šå±¤ã¸ã®éŠ…å……å¡«  
Fill M2 wiring and vias with copper

**æ¡ä»¶ / Conditions**ï¼š  
- CuSOâ‚„æµ´ã€æ·»åŠ å‰¤åˆ¶å¾¡  
- åšã•ï¼š200â€“400 nmï¼ˆã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ«ï¼‰  
- CuSOâ‚„ bath with additive control  
- Thickness: 200â€“400 nm (overfill)

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ãƒ‘ã‚¿ãƒ¼ãƒ³å¯†åº¦ã«ã‚ˆã‚‹**å±€æ‰€é›»æµåˆ¶å¾¡**ãŒé‡è¦  
- Requires **localized current control** based on pattern density

---

## ğŸ”¹ Step 21ï¼šM2 CMPï¼ˆå¹³å¦åŒ–ï¼‰ / CMP of M2 Cu Layer

**ç›®çš„ / Purpose**ï¼š  
M2ã®è¡¨é¢ã‚’å¹³å¦åŒ–ã—ã€æ¬¡å·¥ç¨‹ã®ãƒªã‚½ç²¾åº¦ã‚’ç¢ºä¿  
Planarize M2 top surface for next lithography

**æ¡ä»¶ / Conditions**ï¼š  
- åŒæ§˜ã®CMPæ¡ä»¶ï¼ˆã‚¹ãƒ©ãƒªãƒ¼ã€åœ§åŠ›ã€é€Ÿåº¦ï¼‰  
- è¡¨é¢ç²—ã• < 0.5 nm RMS  
- Similar CMP process, surface roughness < 0.5 nm RMS

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- æ¬¡å·¥ç¨‹ã¨ã®**æ•´åˆæ€§ï¼ˆoverlayï¼‰**ç¢ºä¿ã«ç›´çµ  
- Direct impact on **overlay precision** for next litho steps

---
