
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358889000                       # Number of ticks simulated
final_tick                               2259637426500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              200186032                       # Simulator instruction rate (inst/s)
host_op_rate                                200177329                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              677376515                       # Simulator tick rate (ticks/s)
host_mem_usage                                 730208                       # Number of bytes of host memory used
host_seconds                                     0.53                       # Real time elapsed on the host
sim_insts                                   106053953                       # Number of instructions simulated
sim_ops                                     106053953                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       241152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       853952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1095104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       555968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          555968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8687                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8687                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    671940349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2379432081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3051372430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    671940349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        671940349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1549136362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1549136362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1549136362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    671940349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2379432081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4600508792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358694000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358867500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          372.183721                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   370.467717                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.716004                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.723570                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.726921                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336374000     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358989500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257501000     71.73%     71.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18811                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990969                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240780                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18811                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.799957                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.193542                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.797428                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047253                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952729                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537895                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537895                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122310                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122310                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114067                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114067                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236377                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236377                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236377                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236377                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9320                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9320                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9321                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9321                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18641                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18641                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18641                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18641                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131630                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131630                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123388                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123388                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255018                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255018                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255018                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255018                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070805                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070805                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075542                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075542                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073097                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073097                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073097                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073097                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12127                       # number of writebacks
system.cpu1.dcache.writebacks::total            12127                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7398                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966662                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710840                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.085428                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.910286                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.056377                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048653                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951282                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442295                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442295                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       710046                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         710046                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       710046                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          710046                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       710046                       # number of overall hits
system.cpu1.icache.overall_hits::total         710046                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7401                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7401                       # number of overall misses
system.cpu1.icache.overall_misses::total         7401                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717447                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717447                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717447                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717447                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010316                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010316                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010316                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7398                       # number of writebacks
system.cpu1.icache.writebacks::total             7398                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17926                       # number of replacements
system.l2.tags.tagsinuse                  3993.651771                       # Cycle average of tags in use
system.l2.tags.total_refs                       22403                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.249749                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1796.905504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.155407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.234600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.497459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   891.840363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1228.206858                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.217734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.299855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975013                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    428012                       # Number of tag accesses
system.l2.tags.data_accesses                   428012                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12127                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12127                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5943                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5943                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1111                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3633                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4135                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3633                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5245                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8879                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3633                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5245                       # number of overall hits
system.l2.overall_hits::total                    8879                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8137                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3768                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5206                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3768                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13343                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17111                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3768                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13343                       # number of overall misses
system.l2.overall_misses::total                 17111                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25990                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25990                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.879866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879866                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.509120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509120                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557328                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.509120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717829                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658369                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.509120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717829                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658369                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8687                       # number of writebacks
system.l2.writebacks::total                      8687                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8974                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8687                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7819                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8160                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8974                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1651072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1651088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1651088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33707                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33707    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33707                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518864583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516428174.265338                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436408.734662                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132857                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43402                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125483                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20616                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258340                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64018                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717778                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716536                       # Number of instructions committed
system.switch_cpus1.committedOps               716536                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689824                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76399                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689824                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971376                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481410                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260625                       # number of memory refs
system.switch_cpus1.num_load_insts             134642                       # Number of load instructions
system.switch_cpus1.num_store_insts            125983                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717778                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95639                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14762      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418263     58.30%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138692     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126329     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717447                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52497                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2165                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1446                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16951                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6046                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              54                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             66                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9271                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9550                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       854016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1980424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2834704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17926                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70425                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086660                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296763                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64636     91.78%     91.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5475      7.77%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70425                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.070922                       # Number of seconds simulated
sim_ticks                                 70921562500                       # Number of ticks simulated
final_tick                               2330932284500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2921879                       # Simulator instruction rate (inst/s)
host_op_rate                                  2921878                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              833809431                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733408                       # Number of bytes of host memory used
host_seconds                                    85.06                       # Real time elapsed on the host
sim_insts                                   248526969                       # Number of instructions simulated
sim_ops                                     248526969                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1229632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     14439104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       101248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       233472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16003456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1229632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       101248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1330880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15431040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15431040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        19213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       225611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              250054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        241110                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             241110                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     17337915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    203592582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1427605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      3291975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             225650076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     17337915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1427605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18765520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       217578963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217578963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       217578963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     17337915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    203592582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1427605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      3291975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            443229039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     142                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     91248                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    5159     41.36%     41.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    267      2.14%     43.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     72      0.58%     44.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     44.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6975     55.92%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               12474                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     5158     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     267      2.51%     50.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      72      0.68%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    5157     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                10655                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             70153384000     98.92%     98.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               19885000      0.03%     98.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3528000      0.00%     98.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     98.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              744848000      1.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         70921757000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999806                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.739355                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.854177                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                       161     77.03%     77.03% # number of syscalls executed
system.cpu0.kern.syscall::4                         6      2.87%     79.90% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      0.96%     80.86% # number of syscalls executed
system.cpu0.kern.syscall::17                       27     12.92%     93.78% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      0.48%     94.26% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      0.48%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      0.48%     95.22% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.48%     95.69% # number of syscalls executed
system.cpu0.kern.syscall::71                        6      2.87%     98.56% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      0.48%     99.04% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      0.48%     99.52% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      0.48%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   209                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  187      0.37%      0.38% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.01%      0.39% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10422     20.83%     21.22% # number of callpals executed
system.cpu0.kern.callpal::rdps                    354      0.71%     21.93% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     21.93% # number of callpals executed
system.cpu0.kern.callpal::rti                    1712      3.42%     25.35% # number of callpals executed
system.cpu0.kern.callpal::callsys                 225      0.45%     25.80% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%     25.81% # number of callpals executed
system.cpu0.kern.callpal::rdunique              37118     74.19%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 50029                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1899                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1441                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1441                      
system.cpu0.kern.mode_good::user                 1441                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.758820                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.862874                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        3676053500      5.18%      5.18% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         67245703500     94.82%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     187                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           385330                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.729425                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45319842                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           385330                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           117.613064                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.729425                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999472                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999472                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         92273939                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        92273939                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     30239567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30239567                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15134292                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15134292                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        91437                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        91437                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        93164                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        93164                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     45373859                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        45373859                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     45373859                       # number of overall hits
system.cpu0.dcache.overall_hits::total       45373859                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       127339                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       127339                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       256317                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       256317                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         2037                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2037                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           49                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       383656                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        383656                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       383656                       # number of overall misses
system.cpu0.dcache.overall_misses::total       383656                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     30366906                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30366906                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15390609                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15390609                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        93474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        93474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        93213                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        93213                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     45757515                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     45757515                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     45757515                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     45757515                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004193                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004193                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.016654                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.016654                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.021792                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.021792                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000526                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000526                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008385                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008385                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008385                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008385                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       320660                       # number of writebacks
system.cpu0.dcache.writebacks::total           320660                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            77567                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          140190096                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            77567                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1807.341988                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000306                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999694                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        282873825                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       282873825                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    141320562                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      141320562                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    141320562                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       141320562                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    141320562                       # number of overall hits
system.cpu0.icache.overall_hits::total      141320562                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        77567                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77567                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        77567                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77567                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        77567                       # number of overall misses
system.cpu0.icache.overall_misses::total        77567                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    141398129                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    141398129                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    141398129                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    141398129                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    141398129                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    141398129                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000549                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000549                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000549                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000549                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000549                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000549                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        77567                       # number of writebacks
system.cpu0.icache.writebacks::total            77567                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      74                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1969                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     512     32.53%     32.53% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     72      4.57%     37.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.13%     37.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    988     62.77%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1574                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      512     46.72%     46.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      72      6.57%     53.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.18%     53.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     510     46.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1096                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             70225507000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3528000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 285500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               46817000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         70276137500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.516194                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.696315                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   11      0.66%      0.72% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.12%      0.84% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1408     84.41%     85.25% # number of callpals executed
system.cpu1.kern.callpal::rdps                    144      8.63%     93.88% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.06%     93.94% # number of callpals executed
system.cpu1.kern.callpal::rti                      92      5.52%     99.46% # number of callpals executed
system.cpu1.kern.callpal::callsys                   8      0.48%     99.94% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1668                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 18                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 75                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 19                      
system.cpu1.kern.mode_good::user                   18                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.678571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.013333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.314050                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          45471500     12.89%     12.89% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            65977500     18.70%     31.59% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           241376500     68.41%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      11                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4846                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          475.075089                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              91888                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4846                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.961618                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   475.075089                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.927881                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927881                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           261754                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          261754                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        71816                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          71816                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        50007                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         50007                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          491                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          491                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          552                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          552                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       121823                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          121823                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       121823                       # number of overall hits
system.cpu1.dcache.overall_hits::total         121823                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3088                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3088                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2172                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           97                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           36                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5260                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5260                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5260                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5260                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        74904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        74904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        52179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        52179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          588                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          588                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       127083                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       127083                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       127083                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       127083                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.041226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.041226                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.041626                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041626                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.164966                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.164966                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.061224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.061224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.041390                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.041390                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.041390                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.041390                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2719                       # number of writebacks
system.cpu1.dcache.writebacks::total             2719                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2821                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999952                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             246820                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2821                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            87.493797                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999952                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           693834                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          693834                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       342684                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         342684                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       342684                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          342684                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       342684                       # number of overall hits
system.cpu1.icache.overall_hits::total         342684                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2822                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2822                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2822                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2822                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2822                       # number of overall misses
system.cpu1.icache.overall_misses::total         2822                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       345506                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       345506                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       345506                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       345506                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       345506                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       345506                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008168                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008168                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008168                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008168                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008168                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008168                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2821                       # number of writebacks
system.cpu1.icache.writebacks::total             2821                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 322                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2666496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        329                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1873                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1873                       # Transaction distribution
system.iobus.trans_dist::WriteReq               43442                       # Transaction distribution
system.iobus.trans_dist::WriteResp              43442                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   90630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         2497                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1159                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2676224                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                41759                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41759                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375831                       # Number of tag accesses
system.iocache.tags.data_accesses              375831                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        41664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        41664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           41664                       # number of writebacks
system.iocache.writebacks::total                41664                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    257748                       # number of replacements
system.l2.tags.tagsinuse                  3925.761652                       # Cycle average of tags in use
system.l2.tags.total_refs                      361366                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    257748                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.402013                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2315.375962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.903522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.002653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.621294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   649.847379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   852.727412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    41.255453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    64.027978                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.565277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.158654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.208185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.010072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.015632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.958438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4064                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          847                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7854373                       # Number of tag accesses
system.l2.tags.data_accesses                  7854373                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       323379                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           323379                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        64777                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            64777                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           66                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  105                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 11                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        67763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 67941                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        58354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1240                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              59594                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        91884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             93106                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        58354                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       159647                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1240                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1400                       # number of demand (read+write) hits
system.l2.demand_hits::total                   220641                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        58354                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       159647                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1240                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1400                       # number of overall hits
system.l2.overall_hits::total                  220641                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 69                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       188392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1844                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              190236                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        19213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            20795                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        37252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           39056                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        19213                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       225644                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1582                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3648                       # number of demand (read+write) misses
system.l2.demand_misses::total                 250087                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        19213                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       225644                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1582                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3648                       # number of overall misses
system.l2.overall_misses::total                250087                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       323379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       323379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        64777                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        64777                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              174                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       256155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2022                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            258177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        77567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       129136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         3026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        132162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        77567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       385291                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2822                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5048                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               470728                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        77567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       385291                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2822                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5048                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              470728                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.541176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.258427                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.396552                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.411765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.735461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.911968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.736843                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.247696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.560595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.258680                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.288471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.596167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.295516                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.247696                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.585646                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.560595                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.722662                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.531277                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.247696                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.585646                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.560595                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.722662                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.531277                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               199446                       # number of writebacks
system.l2.writebacks::total                    199446                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1778                       # Transaction distribution
system.membus.trans_dist::ReadResp              61724                       # Transaction distribution
system.membus.trans_dist::WriteReq               1778                       # Transaction distribution
system.membus.trans_dist::WriteResp              1778                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       241110                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45269                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              201                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             74                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             107                       # Transaction distribution
system.membus.trans_dist::ReadExReq            190242                       # Transaction distribution
system.membus.trans_dist::ReadExResp           190209                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         59946                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         41664                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        41664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       125182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       745250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       752362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 877544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2672576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2672576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28768384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28777352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31449928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            582157                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  582157    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              582157                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            30415924                       # DTB read hits
system.switch_cpus0.dtb.read_misses             14665                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        29516369                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           15486600                       # DTB write hits
system.switch_cpus0.dtb.write_misses            25560                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       14025972                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            45902524                       # DTB hits
system.switch_cpus0.dtb.data_misses             40225                       # DTB misses
system.switch_cpus0.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        43542341                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          134680760                       # ITB hits
system.switch_cpus0.itb.fetch_misses              633                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      134681393                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               141843267                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          141357883                       # Number of instructions committed
system.switch_cpus0.committedOps            141357883                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    128643819                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       1398920                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            4537928                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     17780147                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           128643819                       # number of integer instructions
system.switch_cpus0.num_fp_insts              1398920                       # number of float instructions
system.switch_cpus0.num_int_register_reads    183011122                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     92582482                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads      1002859                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       942705                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             45989641                       # number of memory refs
system.switch_cpus0.num_load_insts           30476835                       # Number of load instructions
system.switch_cpus0.num_store_insts          15512806                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      444490.572975                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      141398776.427025                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.996866                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.003134                       # Percentage of idle cycles
system.switch_cpus0.Branches                 23924192                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     10618799      7.51%      7.51% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         83683733     59.18%     66.69% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          156511      0.11%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         220385      0.16%     66.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             36      0.00%     66.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            128      0.00%     66.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult           109      0.00%     66.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         109561      0.08%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     67.04% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        30583563     21.63%     88.67% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       15514775     10.97%     99.64% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        510529      0.36%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         141398129                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               75391                       # DTB read hits
system.switch_cpus1.dtb.read_misses               104                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           29809                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              52826                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          17354                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              128217                       # DTB hits
system.switch_cpus1.dtb.data_misses               118                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           47163                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             152095                       # ITB hits
system.switch_cpus1.itb.fetch_misses               99                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         152194                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               140552349                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             345378                       # Number of instructions committed
system.switch_cpus1.committedOps               345378                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       332917                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           354                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              10422                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        32252                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              332917                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  354                       # number of float instructions
system.switch_cpus1.num_int_register_reads       456468                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       244179                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          190                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               128554                       # number of memory refs
system.switch_cpus1.num_load_insts              75596                       # Number of load instructions
system.switch_cpus1.num_store_insts             52958                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      140209962.340783                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      342386.659217                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.002436                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.997564                       # Percentage of idle cycles
system.switch_cpus1.Branches                    46827                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5177      1.50%      1.50% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           200929     58.15%     59.65% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             553      0.16%     59.81% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.81% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             45      0.01%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           76592     22.17%     82.00% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          53237     15.41%     97.40% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          8970      2.60%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            345506                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       942088                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       470998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        24625                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          13891                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        11582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2309                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1778                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            214728                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1778                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       323379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        64777                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58175                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             279                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            85                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           258210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          258210                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80389                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       132561                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1155560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1396491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8977280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     45204848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       313344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       509720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               55005192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          341266                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1286910                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227886                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1223705     95.09%     95.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  60884      4.73%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2321      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1286910                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.504277                       # Number of seconds simulated
sim_ticks                                504276583500                       # Number of ticks simulated
final_tick                               2835208868000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2036668                       # Simulator instruction rate (inst/s)
host_op_rate                                  2036668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              453383747                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734432                       # Number of bytes of host memory used
host_seconds                                  1112.25                       # Real time elapsed on the host
sim_insts                                  2265286504                       # Number of instructions simulated
sim_ops                                    2265286504                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       227520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     39041344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       138112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     35455872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           74862848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       227520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       138112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        365632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     36849344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36849344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       610021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       553998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1169732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        575771                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             575771                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       451181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     77420498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       273881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     70310368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             148455928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       451181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       273881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           725062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        73073677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73073677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        73073677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       451181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     77420498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       273881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     70310368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            221529604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    285938                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2896     26.35%     26.35% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    517      4.70%     31.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      5      0.05%     31.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   7573     68.90%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               10991                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2896     45.88%     45.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     517      8.19%     54.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       5      0.08%     54.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2894     45.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6312                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            503741071500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               25333000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 803500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              509180000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        504276388000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.382147                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.574288                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     20.00%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        2     40.00%     60.00% # number of syscalls executed
system.cpu0.kern.syscall::74                        2     40.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     5                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   12      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                    7      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 9591      3.65%      3.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1046      0.40%      4.05% # number of callpals executed
system.cpu0.kern.callpal::rti                     878      0.33%      4.39% # number of callpals executed
system.cpu0.kern.callpal::callsys                  22      0.01%      4.39% # number of callpals executed
system.cpu0.kern.callpal::rdunique             251527     95.61%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                263088                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              885                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                876                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                876                      
system.cpu0.kern.mode_good::user                  876                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.989831                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.994889                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         985247500      0.20%      0.20% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        503291140500     99.80%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       7                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          1226489                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          502.865865                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          258381935                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1226489                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           210.667960                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   502.865865                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.982160                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982160                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          326                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        520084394                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       520084394                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    220608509                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      220608509                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     36500612                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      36500612                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       502400                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       502400                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       503673                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       503673                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    257109121                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       257109121                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    257109121                       # number of overall hits
system.cpu0.dcache.overall_hits::total      257109121                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1088482                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1088482                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       190323                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       190323                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         6956                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6956                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         5619                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5619                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      1278805                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1278805                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1278805                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1278805                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    221696991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    221696991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     36690935                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36690935                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       509356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       509356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       509292                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       509292                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    258387926                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    258387926                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    258387926                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    258387926                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004910                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004910                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005187                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005187                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.013656                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013656                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.011033                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.011033                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004949                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004949                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004949                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004949                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       456105                       # number of writebacks
system.cpu0.dcache.writebacks::total           456105                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            22365                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          909122969                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            22365                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         40649.361458                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       2017128629                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      2017128629                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1008530767                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1008530767                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1008530767                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1008530767                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1008530767                       # number of overall hits
system.cpu0.icache.overall_hits::total     1008530767                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        22365                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        22365                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        22365                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         22365                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        22365                       # number of overall misses
system.cpu0.icache.overall_misses::total        22365                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1008553132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1008553132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1008553132                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1008553132                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1008553132                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1008553132                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000022                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000022                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        22365                       # number of writebacks
system.cpu0.icache.writebacks::total            22365                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    243554                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2856     28.94%     28.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    517      5.24%     34.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     12      0.12%     34.30% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   6484     65.70%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                9869                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2856     45.80%     45.80% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     517      8.29%     54.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      12      0.19%     54.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2851     45.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 6236                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            504748051000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               25333000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1620000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              354992000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        505129996000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.439698                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.631878                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    5      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   12      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.00%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 8453      3.83%      3.83% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1042      0.47%      4.31% # number of callpals executed
system.cpu1.kern.callpal::rti                     887      0.40%      4.71% # number of callpals executed
system.cpu1.kern.callpal::callsys                  24      0.01%      4.72% # number of callpals executed
system.cpu1.kern.callpal::rdunique             210546     95.28%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                220972                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              888                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                881                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 11                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                887                      
system.cpu1.kern.mode_good::user                  881                      
system.cpu1.kern.mode_good::idle                    5                      
system.cpu1.kern.mode_switch_good::kernel     0.998874                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.454545                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.996067                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         821092000      0.14%      0.14% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        503299388500     87.52%     87.66% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         70941558000     12.34%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          1211315                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          507.757460                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          257468313                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1211315                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           212.552732                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   507.757460                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.991714                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991714                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          367                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        518637515                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       518637515                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    220439252                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      220439252                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     36131847                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      36131847                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       418253                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       418253                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       413947                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       413947                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    256571099                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       256571099                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    256571099                       # number of overall hits
system.cpu1.dcache.overall_hits::total      256571099                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1073594                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1073594                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       194267                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       194267                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         7243                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7243                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        11509                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        11509                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1267861                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1267861                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1267861                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1267861                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    221512846                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    221512846                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     36326114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     36326114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       425496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       425496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       425456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       425456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    257838960                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    257838960                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    257838960                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    257838960                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.004847                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004847                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005348                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005348                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.017022                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.017022                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.027051                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.027051                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004917                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004917                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004917                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004917                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       443086                       # number of writebacks
system.cpu1.dcache.writebacks::total           443086                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            13082                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          901122971                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13082                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         68882.660985                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2016514540                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2016514540                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   1008237647                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1008237647                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   1008237647                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1008237647                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   1008237647                       # number of overall hits
system.cpu1.icache.overall_hits::total     1008237647                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        13082                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13082                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        13082                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13082                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        13082                       # number of overall misses
system.cpu1.icache.overall_misses::total        13082                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   1008250729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1008250729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   1008250729                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1008250729                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   1008250729                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1008250729                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        13082                       # number of writebacks
system.cpu1.icache.writebacks::total            13082                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                1068                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1068                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8544                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1176370                       # number of replacements
system.l2.tags.tagsinuse                  4071.352880                       # Cycle average of tags in use
system.l2.tags.total_refs                     3206543                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1176370                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.725795                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      287.057967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.003889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    17.616852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1955.955330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     8.916098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1801.802744                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.070083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.477528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.439893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993983                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4049                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988525                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38966748                       # Number of tag accesses
system.l2.tags.data_accesses                 38966748                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       899191                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           899191                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15837                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15837                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          289                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          241                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  530                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          194                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                279                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        15827                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        15504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31331                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        18810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        10924                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29734                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       599716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       641797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1241513                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        18810                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       615543                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        10924                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       657301                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1302578                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        18810                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       615543                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        10924                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       657301                       # number of overall hits
system.l2.overall_hits::total                 1302578                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         1519                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          370                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1889                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          160                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              224                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       133707                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       145290                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              278997                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         3555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5713                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       476315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       408708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          885023                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         3555                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       610022                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2158                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       553998                       # number of demand (read+write) misses
system.l2.demand_misses::total                1169733                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3555                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       610022                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2158                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       553998                       # number of overall misses
system.l2.overall_misses::total               1169733                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       899191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       899191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15837                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15837                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1808                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          611                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2419                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          354                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            503                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       149534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       160794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            310328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        22365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        13082                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          35447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      1076031                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1050505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2126536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        22365                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1225565                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        13082                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1211299                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2472311                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        22365                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1225565                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        13082                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1211299                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2472311                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.840155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.605565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.780901                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.429530                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.451977                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.445328                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.894158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.903578                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.899039                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.158954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.164959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161170                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.442659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.389059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.416181                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.158954                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.497748                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.164959                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.457359                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.473133                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.158954                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.497748                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.164959                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.457359                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.473133                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               575771                       # number of writebacks
system.l2.writebacks::total                    575771                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             890736                       # Transaction distribution
system.membus.trans_dist::WriteReq               1068                       # Transaction distribution
system.membus.trans_dist::WriteResp              1068                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       575771                       # Transaction distribution
system.membus.trans_dist::CleanEvict           591567                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            31399                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          16849                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2114                       # Transaction distribution
system.membus.trans_dist::ReadExReq            321330                       # Transaction distribution
system.membus.trans_dist::ReadExResp           278996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        890736                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3599498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3601634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3601634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    111712192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    111720736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               111720736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2428726                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2428726    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2428726                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           221951757                       # DTB read hits
system.switch_cpus0.dtb.read_misses             17761                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       221633697                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           37201086                       # DTB write hits
system.switch_cpus0.dtb.write_misses             4532                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       36670421                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           259152843                       # DTB hits
system.switch_cpus0.dtb.data_misses             22293                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       258304118                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1006725692                       # ITB hits
system.switch_cpus0.itb.fetch_misses               35                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1006725727                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1008553167                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1008530839                       # Number of instructions committed
system.switch_cpus0.committedOps           1008530839                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    727637276                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     338700748                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            5315919                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     90241553                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           727637276                       # number of integer instructions
system.switch_cpus0.num_fp_insts            338700748                       # number of float instructions
system.switch_cpus0.num_int_register_reads   1286243388                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    488336562                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    404345680                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    311428189                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            259430281                       # number of memory refs
system.switch_cpus0.num_load_insts          222224108                       # Number of load instructions
system.switch_cpus0.num_store_insts          37206173                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles        1008553167                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                 98868063                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     71390487      7.08%      7.08% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        469732542     46.57%     53.65% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1039308      0.10%     53.76% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     53.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      121167526     12.01%     65.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       17707125      1.76%     67.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     67.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      62092425      6.16%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        4010810      0.40%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        936425      0.09%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     74.17% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       222740212     22.09%     96.26% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       37207575      3.69%     99.95% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        528697      0.05%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1008553132                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           221724768                       # DTB read hits
system.switch_cpus1.dtb.read_misses             17560                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       221484071                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           36752426                       # DTB write hits
system.switch_cpus1.dtb.write_misses             4473                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       36262133                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           258477194                       # DTB hits
system.switch_cpus1.dtb.data_misses             22033                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       257746204                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         1006732218                       # ITB hits
system.switch_cpus1.itb.fetch_misses               20                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     1006732238                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1010260199                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         1008228696                       # Number of instructions committed
system.switch_cpus1.committedOps           1008228696                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    727705601                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     337962446                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            5015394                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     90762053                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           727705601                       # number of integer instructions
system.switch_cpus1.num_fp_insts            337962446                       # number of float instructions
system.switch_cpus1.num_int_register_reads   1285915124                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    488587403                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    403329611                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    310785799                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            258713371                       # number of memory refs
system.switch_cpus1.num_load_insts          221955902                       # Number of load instructions
system.switch_cpus1.num_store_insts          36757469                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      302935.869341                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1009957263.130659                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.999700                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.000300                       # Percentage of idle cycles
system.switch_cpus1.Branches                 98866583                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     71772360      7.12%      7.12% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        470384276     46.65%     53.77% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1038920      0.10%     53.88% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     53.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      120934137     11.99%     65.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       17680700      1.75%     67.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     67.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      61917370      6.14%     73.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        3973720      0.39%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        926950      0.09%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       222383784     22.06%     96.31% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       36757814      3.65%     99.95% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        480698      0.05%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1008250729                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5086691                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2564987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       315739                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          16562                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        12833                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3729                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2211722                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1068                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       899191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15837                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1292086                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           31928                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         17128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          49056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           352662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          352662                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         35447                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2176275                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        56711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3679589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        30020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3669810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7436130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2198144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    110554736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1084032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    108854000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              222690912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1176370                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6264129                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.110861                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.315851                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5573409     88.97%     88.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 686991     10.97%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3729      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6264129                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.051827                       # Number of seconds simulated
sim_ticks                                 51826752000                       # Number of ticks simulated
final_tick                               2887035620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               38307035                       # Simulator instruction rate (inst/s)
host_op_rate                                 38307021                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              838034613                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734432                       # Number of bytes of host memory used
host_seconds                                    61.84                       # Real time elapsed on the host
sim_insts                                  2369028367                       # Number of instructions simulated
sim_ops                                    2369028367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       533760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      7751232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       146560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       684032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9115584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       533760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       146560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        680320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5488512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5488512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         8340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       121113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        10688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              142431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         85758                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              85758                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     10298928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    149560443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2827883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     13198435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             175885689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     10298928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2827883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13126811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       105901138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105901138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       105901138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     10298928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    149560443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2827883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     13198435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            281786827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     13007                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4402     45.07%     45.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    161      1.65%     46.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     53      0.54%     47.27% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     47.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5149     52.72%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                9766                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     4402     48.81%     48.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     161      1.79%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      53      0.59%     51.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     51.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    4401     48.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 9018                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             50988024000     98.78%     98.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               12057500      0.02%     98.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2597000      0.01%     98.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.00%     98.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              616153000      1.19%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         51619005000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.854729                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.923408                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      0.56%      0.56% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      0.56%      1.12% # number of syscalls executed
system.cpu0.kern.syscall::4                         6      3.37%      4.49% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      0.56%      5.06% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      0.56%      5.62% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      0.56%      6.18% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      0.56%      6.74% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      0.56%      7.30% # number of syscalls executed
system.cpu0.kern.syscall::73                        5      2.81%     10.11% # number of syscalls executed
system.cpu0.kern.syscall::121                     160     89.89%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   178                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   39      0.36%      0.37% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.03%      0.39% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 9127     83.40%     83.79% # number of callpals executed
system.cpu0.kern.callpal::rdps                    784      7.16%     90.95% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     90.96% # number of callpals executed
system.cpu0.kern.callpal::rti                     424      3.87%     94.84% # number of callpals executed
system.cpu0.kern.callpal::callsys                 187      1.71%     96.55% # number of callpals executed
system.cpu0.kern.callpal::imb                       6      0.05%     96.60% # number of callpals executed
system.cpu0.kern.callpal::rdunique                372      3.40%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 10944                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              464                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                260                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                261                      
system.cpu0.kern.mode_good::user                  260                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.719613                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        2125402000      4.12%      4.12% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         49428206500     95.88%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      39                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           184554                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.535322                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           35074838                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           184915                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           189.680870                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.535322                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         70693726                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        70693726                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     21277235                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21277235                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     13614206                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13614206                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        88584                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        88584                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        89647                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        89647                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     34891441                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34891441                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     34891441                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34891441                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       142202                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       142202                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        41221                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        41221                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1420                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1420                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           43                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183423                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183423                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183423                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183423                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     21419437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21419437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     13655427                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13655427                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        90004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        90004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        89690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        89690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     35074864                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     35074864                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     35074864                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     35074864                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006639                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006639                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.003019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003019                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.015777                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.015777                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000479                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000479                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005229                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005229                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005229                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005229                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       121253                       # number of writebacks
system.cpu0.dcache.writebacks::total           121253                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            60006                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999387                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          203726595                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            60518                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3366.380168                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999387                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        206216987                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       206216987                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    103018477                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      103018477                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    103018477                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       103018477                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    103018477                       # number of overall hits
system.cpu0.icache.overall_hits::total      103018477                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        60011                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        60011                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        60011                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         60011                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        60011                       # number of overall misses
system.cpu0.icache.overall_misses::total        60011                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    103078488                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    103078488                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    103078488                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    103078488                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    103078488                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    103078488                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000582                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000582                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000582                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000582                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000582                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000582                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        60006                       # number of writebacks
system.cpu0.icache.writebacks::total            60006                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      54                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2897                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     554     36.84%     36.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     53      3.52%     40.36% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.07%     40.43% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    896     59.57%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1504                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      552     47.75%     47.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      53      4.58%     52.34% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.09%     52.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     550     47.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1156                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             51779788000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2597000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 112000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               44159500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         51826656500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.996390                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.613839                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.768617                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    15                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  108      6.35%      6.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.29%      6.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1230     72.31%     79.01% # number of callpals executed
system.cpu1.kern.callpal::rdps                    108      6.35%     85.36% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.06%     85.42% # number of callpals executed
system.cpu1.kern.callpal::rti                     220     12.93%     98.35% # number of callpals executed
system.cpu1.kern.callpal::callsys                  24      1.41%     99.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1701                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              272                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                164                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 55                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                164                      
system.cpu1.kern.mode_good::user                  164                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.602941                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.018182                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.670061                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         211589000      0.41%      0.41% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            83688000      0.16%      0.57% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         51533780000     99.43%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     108                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            14795                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          486.716577                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             227777                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15307                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.880578                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   486.716577                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.950618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.950618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          397                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           488494                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          488494                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       115199                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         115199                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       102790                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        102790                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1745                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1745                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1874                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1874                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       217989                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          217989                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       217989                       # number of overall hits
system.cpu1.dcache.overall_hits::total         217989                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7324                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7324                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7626                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7626                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           12                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14950                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14950                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14950                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14950                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       122523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       122523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       110416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       110416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1886                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1886                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       232939                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       232939                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       232939                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       232939                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.059777                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.059777                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.069066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.069066                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.077696                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.077696                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.006363                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006363                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.064180                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.064180                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.064180                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.064180                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9312                       # number of writebacks
system.cpu1.dcache.writebacks::total             9312                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5938                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999064                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          107913962                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6449                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16733.441154                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999064                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1337509                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1337509                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       659846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         659846                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       659846                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          659846                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       659846                       # number of overall hits
system.cpu1.icache.overall_hits::total         659846                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5939                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5939                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5939                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5939                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5939                       # number of overall misses
system.cpu1.icache.overall_misses::total         5939                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       665785                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       665785                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       665785                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       665785                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       665785                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       665785                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008920                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008920                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008920                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008920                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008920                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008920                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         5938                       # number of writebacks
system.cpu1.icache.writebacks::total             5938                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    90112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         13                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  997                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 997                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2251                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2251                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1716                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4963                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    95131                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1415                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1431                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12735                       # Number of tag accesses
system.iocache.tags.data_accesses               12735                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1408                       # number of writebacks
system.iocache.writebacks::total                 1408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    144825                       # number of replacements
system.l2.tags.tagsinuse                  3978.463909                       # Cycle average of tags in use
system.l2.tags.total_refs                      325594                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    148817                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.187882                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1271.273268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   416.468005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2235.218107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    24.193417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    31.311110                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.310369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.101677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.545708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.007644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971305                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3992                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2788                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4321960                       # Number of tag accesses
system.l2.tags.data_accesses                  4321960                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       130565                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           130565                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        57817                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            57817                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  125                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        16590                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          894                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17484                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        51671                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              55319                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        46226                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         3384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49610                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        51671                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        62816                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3648                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4278                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122413                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        51671                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        62816                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3648                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4278                       # number of overall hits
system.l2.overall_hits::total                  122413                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 39                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        24391                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         6681                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31072                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         8340                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2290                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10630                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        96731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         4009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          100740                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         8340                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       121122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2290                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10690                       # number of demand (read+write) misses
system.l2.demand_misses::total                 142442                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         8340                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       121122                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2290                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10690                       # number of overall misses
system.l2.overall_misses::total                142442                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       130565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       130565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        57817                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        57817                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          143                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              164                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        40981                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         7575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             48556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        60011                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         5938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          65949                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       142957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         7393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        150350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        60011                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       183938                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         5938                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        14968                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               264855                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        60011                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       183938                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         5938                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        14968                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              264855                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.181818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.619048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.237805                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.384615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.357143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.595178                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.881980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.639921                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.138975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.385652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161185                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.676644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.542270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.670037                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.138975                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.658494                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.385652                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.714190                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.537811                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.138975                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.658494                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.385652                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.714190                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.537811                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                84350                       # number of writebacks
system.l2.writebacks::total                     84350                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 990                       # Transaction distribution
system.membus.trans_dist::ReadResp             112367                       # Transaction distribution
system.membus.trans_dist::WriteReq                843                       # Transaction distribution
system.membus.trans_dist::WriteResp               843                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        85758                       # Transaction distribution
system.membus.trans_dist::CleanEvict            54991                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              152                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             46                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              51                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31086                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31065                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        111377                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       424481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       428147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 432385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4963                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14514240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     14519203                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14609763                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            286658                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  286658    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              286658                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            21509285                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1478                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        20898898                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           13746157                       # DTB write hits
system.switch_cpus0.dtb.write_misses               55                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       13224917                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            35255442                       # DTB hits
system.switch_cpus0.dtb.data_misses              1533                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        34123815                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           98967976                       # ITB hits
system.switch_cpus0.itb.fetch_misses              303                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       98968279                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               103237581                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          103076943                       # Number of instructions committed
system.switch_cpus0.committedOps            103076943                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     91724258                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          1678                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            7134608                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      9630472                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            91724258                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 1678                       # number of float instructions
system.switch_cpus0.num_int_register_reads    122422821                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     64878226                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          706                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          655                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             35258305                       # number of memory refs
system.switch_cpus0.num_load_insts           21511909                       # Number of load instructions
system.switch_cpus0.num_store_insts          13746396                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      572423.170659                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      102665157.829341                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.994455                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.005545                       # Percentage of idle cycles
system.switch_cpus0.Branches                 17823339                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     10178521      9.87%      9.87% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         57466330     55.75%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            9243      0.01%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            509      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              1      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              2      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             15      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        21615560     20.97%     86.60% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       13747170     13.34%     99.94% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         61136      0.06%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         103078488                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              123418                       # DTB read hits
system.switch_cpus1.dtb.read_misses               695                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           35870                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             112198                       # DTB write hits
system.switch_cpus1.dtb.write_misses              144                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16391                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              235616                       # DTB hits
system.switch_cpus1.dtb.data_misses               839                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           52261                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             195532                       # ITB hits
system.switch_cpus1.itb.fetch_misses              277                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         195809                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               103653558                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             664920                       # Number of instructions committed
system.switch_cpus1.committedOps               664920                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       639325                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3780                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14467                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        67769                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              639325                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3780                       # number of float instructions
system.switch_cpus1.num_int_register_reads       900781                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       453435                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2454                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2439                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               237857                       # number of memory refs
system.switch_cpus1.num_load_insts             125122                       # Number of load instructions
system.switch_cpus1.num_store_insts            112735                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      102987549.651045                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      666008.348955                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.006425                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.993575                       # Percentage of idle cycles
system.switch_cpus1.Branches                    87746                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        13025      1.96%      1.96% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           389925     58.57%     60.52% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             886      0.13%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1192      0.18%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          128718     19.33%     80.20% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         112805     16.94%     97.15% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         19004      2.85%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            665785                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       531238                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       265436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        14606                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5928                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          618                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                990                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            218033                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               843                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              843                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       130565                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        57817                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           62631                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             270                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            55                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            325                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            48577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           48577                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         65950                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       151093                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       173159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       552199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        44653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                786569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7241472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     19579755                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       679616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1560248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29061091                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          147655                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           680726                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052269                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226677                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 645773     94.87%     94.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  34325      5.04%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    628      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             680726                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
