<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4207pt" height="684pt"
 viewBox="0.00 0.00 4207.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 4203,-680 4203,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 4179,-8 4179,-8 4185,-8 4191,-14 4191,-20 4191,-20 4191,-656 4191,-656 4191,-662 4185,-668 4179,-668 4179,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2099.5" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2099.5" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 4171,-16 4171,-16 4177,-16 4183,-22 4183,-28 4183,-28 4183,-610 4183,-610 4183,-616 4177,-622 4171,-622 4171,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2099.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2099.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3158,-24C3158,-24 4068,-24 4068,-24 4074,-24 4080,-30 4080,-36 4080,-36 4080,-380 4080,-380 4080,-386 4074,-392 4068,-392 4068,-392 3158,-392 3158,-392 3152,-392 3146,-386 3146,-380 3146,-380 3146,-36 3146,-36 3146,-30 3152,-24 3158,-24"/>
<text text-anchor="middle" x="3613" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="3613" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3706,-147C3706,-147 4060,-147 4060,-147 4066,-147 4072,-153 4072,-159 4072,-159 4072,-334 4072,-334 4072,-340 4066,-346 4060,-346 4060,-346 3706,-346 3706,-346 3700,-346 3694,-340 3694,-334 3694,-334 3694,-159 3694,-159 3694,-153 3700,-147 3706,-147"/>
<text text-anchor="middle" x="3883" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3883" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3714,-155C3714,-155 3867,-155 3867,-155 3873,-155 3879,-161 3879,-167 3879,-167 3879,-288 3879,-288 3879,-294 3873,-300 3867,-300 3867,-300 3714,-300 3714,-300 3708,-300 3702,-294 3702,-288 3702,-288 3702,-167 3702,-167 3702,-161 3708,-155 3714,-155"/>
<text text-anchor="middle" x="3790.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3790.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3722,-163C3722,-163 3859,-163 3859,-163 3865,-163 3871,-169 3871,-175 3871,-175 3871,-242 3871,-242 3871,-248 3865,-254 3859,-254 3859,-254 3722,-254 3722,-254 3716,-254 3710,-248 3710,-242 3710,-242 3710,-175 3710,-175 3710,-169 3716,-163 3722,-163"/>
<text text-anchor="middle" x="3790.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3790.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3899,-155C3899,-155 4052,-155 4052,-155 4058,-155 4064,-161 4064,-167 4064,-167 4064,-288 4064,-288 4064,-294 4058,-300 4052,-300 4052,-300 3899,-300 3899,-300 3893,-300 3887,-294 3887,-288 3887,-288 3887,-167 3887,-167 3887,-161 3893,-155 3899,-155"/>
<text text-anchor="middle" x="3975.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3975.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3907,-163C3907,-163 4044,-163 4044,-163 4050,-163 4056,-169 4056,-175 4056,-175 4056,-242 4056,-242 4056,-248 4050,-254 4044,-254 4044,-254 3907,-254 3907,-254 3901,-254 3895,-248 3895,-242 3895,-242 3895,-175 3895,-175 3895,-169 3901,-163 3907,-163"/>
<text text-anchor="middle" x="3975.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3975.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3368,-32C3368,-32 3538,-32 3538,-32 3544,-32 3550,-38 3550,-44 3550,-44 3550,-111 3550,-111 3550,-117 3544,-123 3538,-123 3538,-123 3368,-123 3368,-123 3362,-123 3356,-117 3356,-111 3356,-111 3356,-44 3356,-44 3356,-38 3362,-32 3368,-32"/>
<text text-anchor="middle" x="3453" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3453" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3166,-32C3166,-32 3336,-32 3336,-32 3342,-32 3348,-38 3348,-44 3348,-44 3348,-111 3348,-111 3348,-117 3342,-123 3336,-123 3336,-123 3166,-123 3166,-123 3160,-123 3154,-117 3154,-111 3154,-111 3154,-44 3154,-44 3154,-38 3160,-32 3166,-32"/>
<text text-anchor="middle" x="3251" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3251" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3581,-32C3581,-32 3751,-32 3751,-32 3757,-32 3763,-38 3763,-44 3763,-44 3763,-111 3763,-111 3763,-117 3757,-123 3751,-123 3751,-123 3581,-123 3581,-123 3575,-123 3569,-117 3569,-111 3569,-111 3569,-44 3569,-44 3569,-38 3575,-32 3581,-32"/>
<text text-anchor="middle" x="3666" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3666" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3788,-32C3788,-32 3958,-32 3958,-32 3964,-32 3970,-38 3970,-44 3970,-44 3970,-111 3970,-111 3970,-117 3964,-123 3958,-123 3958,-123 3788,-123 3788,-123 3782,-123 3776,-117 3776,-111 3776,-111 3776,-44 3776,-44 3776,-38 3782,-32 3788,-32"/>
<text text-anchor="middle" x="3873" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3873" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3384,-163C3384,-163 3674,-163 3674,-163 3680,-163 3686,-169 3686,-175 3686,-175 3686,-242 3686,-242 3686,-248 3680,-254 3674,-254 3674,-254 3384,-254 3384,-254 3378,-254 3372,-248 3372,-242 3372,-242 3372,-175 3372,-175 3372,-169 3378,-163 3384,-163"/>
<text text-anchor="middle" x="3529" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3529" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 946,-24 946,-24 952,-24 958,-30 958,-36 958,-36 958,-380 958,-380 958,-386 952,-392 946,-392 946,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="491" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="491" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M584,-147C584,-147 938,-147 938,-147 944,-147 950,-153 950,-159 950,-159 950,-334 950,-334 950,-340 944,-346 938,-346 938,-346 584,-346 584,-346 578,-346 572,-340 572,-334 572,-334 572,-159 572,-159 572,-153 578,-147 584,-147"/>
<text text-anchor="middle" x="761" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="761" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M592,-155C592,-155 745,-155 745,-155 751,-155 757,-161 757,-167 757,-167 757,-288 757,-288 757,-294 751,-300 745,-300 745,-300 592,-300 592,-300 586,-300 580,-294 580,-288 580,-288 580,-167 580,-167 580,-161 586,-155 592,-155"/>
<text text-anchor="middle" x="668.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="668.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M600,-163C600,-163 737,-163 737,-163 743,-163 749,-169 749,-175 749,-175 749,-242 749,-242 749,-248 743,-254 737,-254 737,-254 600,-254 600,-254 594,-254 588,-248 588,-242 588,-242 588,-175 588,-175 588,-169 594,-163 600,-163"/>
<text text-anchor="middle" x="668.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="668.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M777,-155C777,-155 930,-155 930,-155 936,-155 942,-161 942,-167 942,-167 942,-288 942,-288 942,-294 936,-300 930,-300 930,-300 777,-300 777,-300 771,-300 765,-294 765,-288 765,-288 765,-167 765,-167 765,-161 771,-155 777,-155"/>
<text text-anchor="middle" x="853.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="853.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M785,-163C785,-163 922,-163 922,-163 928,-163 934,-169 934,-175 934,-175 934,-242 934,-242 934,-248 928,-254 922,-254 922,-254 785,-254 785,-254 779,-254 773,-248 773,-242 773,-242 773,-175 773,-175 773,-169 779,-163 785,-163"/>
<text text-anchor="middle" x="853.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="853.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M307,-32C307,-32 477,-32 477,-32 483,-32 489,-38 489,-44 489,-44 489,-111 489,-111 489,-117 483,-123 477,-123 477,-123 307,-123 307,-123 301,-123 295,-117 295,-111 295,-111 295,-44 295,-44 295,-38 301,-32 307,-32"/>
<text text-anchor="middle" x="392" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="392" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M76,-32C76,-32 246,-32 246,-32 252,-32 258,-38 258,-44 258,-44 258,-111 258,-111 258,-117 252,-123 246,-123 246,-123 76,-123 76,-123 70,-123 64,-117 64,-111 64,-111 64,-44 64,-44 64,-38 70,-32 76,-32"/>
<text text-anchor="middle" x="161" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="161" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M566,-32C566,-32 736,-32 736,-32 742,-32 748,-38 748,-44 748,-44 748,-111 748,-111 748,-117 742,-123 736,-123 736,-123 566,-123 566,-123 560,-123 554,-117 554,-111 554,-111 554,-44 554,-44 554,-38 560,-32 566,-32"/>
<text text-anchor="middle" x="651" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="651" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M768,-32C768,-32 938,-32 938,-32 944,-32 950,-38 950,-44 950,-44 950,-111 950,-111 950,-117 944,-123 938,-123 938,-123 768,-123 768,-123 762,-123 756,-117 756,-111 756,-111 756,-44 756,-44 756,-38 762,-32 768,-32"/>
<text text-anchor="middle" x="853" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="853" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M262,-163C262,-163 552,-163 552,-163 558,-163 564,-169 564,-175 564,-175 564,-242 564,-242 564,-248 558,-254 552,-254 552,-254 262,-254 262,-254 256,-254 250,-248 250,-242 250,-242 250,-175 250,-175 250,-169 256,-163 262,-163"/>
<text text-anchor="middle" x="407" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="407" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2216,-24C2216,-24 3126,-24 3126,-24 3132,-24 3138,-30 3138,-36 3138,-36 3138,-380 3138,-380 3138,-386 3132,-392 3126,-392 3126,-392 2216,-392 2216,-392 2210,-392 2204,-386 2204,-380 2204,-380 2204,-36 2204,-36 2204,-30 2210,-24 2216,-24"/>
<text text-anchor="middle" x="2671" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2671" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2764,-147C2764,-147 3118,-147 3118,-147 3124,-147 3130,-153 3130,-159 3130,-159 3130,-334 3130,-334 3130,-340 3124,-346 3118,-346 3118,-346 2764,-346 2764,-346 2758,-346 2752,-340 2752,-334 2752,-334 2752,-159 2752,-159 2752,-153 2758,-147 2764,-147"/>
<text text-anchor="middle" x="2941" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2941" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2772,-155C2772,-155 2925,-155 2925,-155 2931,-155 2937,-161 2937,-167 2937,-167 2937,-288 2937,-288 2937,-294 2931,-300 2925,-300 2925,-300 2772,-300 2772,-300 2766,-300 2760,-294 2760,-288 2760,-288 2760,-167 2760,-167 2760,-161 2766,-155 2772,-155"/>
<text text-anchor="middle" x="2848.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2848.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2780,-163C2780,-163 2917,-163 2917,-163 2923,-163 2929,-169 2929,-175 2929,-175 2929,-242 2929,-242 2929,-248 2923,-254 2917,-254 2917,-254 2780,-254 2780,-254 2774,-254 2768,-248 2768,-242 2768,-242 2768,-175 2768,-175 2768,-169 2774,-163 2780,-163"/>
<text text-anchor="middle" x="2848.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2848.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2957,-155C2957,-155 3110,-155 3110,-155 3116,-155 3122,-161 3122,-167 3122,-167 3122,-288 3122,-288 3122,-294 3116,-300 3110,-300 3110,-300 2957,-300 2957,-300 2951,-300 2945,-294 2945,-288 2945,-288 2945,-167 2945,-167 2945,-161 2951,-155 2957,-155"/>
<text text-anchor="middle" x="3033.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3033.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2965,-163C2965,-163 3102,-163 3102,-163 3108,-163 3114,-169 3114,-175 3114,-175 3114,-242 3114,-242 3114,-248 3108,-254 3102,-254 3102,-254 2965,-254 2965,-254 2959,-254 2953,-248 2953,-242 2953,-242 2953,-175 2953,-175 2953,-169 2959,-163 2965,-163"/>
<text text-anchor="middle" x="3033.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3033.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2426,-32C2426,-32 2596,-32 2596,-32 2602,-32 2608,-38 2608,-44 2608,-44 2608,-111 2608,-111 2608,-117 2602,-123 2596,-123 2596,-123 2426,-123 2426,-123 2420,-123 2414,-117 2414,-111 2414,-111 2414,-44 2414,-44 2414,-38 2420,-32 2426,-32"/>
<text text-anchor="middle" x="2511" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2511" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2224,-32C2224,-32 2394,-32 2394,-32 2400,-32 2406,-38 2406,-44 2406,-44 2406,-111 2406,-111 2406,-117 2400,-123 2394,-123 2394,-123 2224,-123 2224,-123 2218,-123 2212,-117 2212,-111 2212,-111 2212,-44 2212,-44 2212,-38 2218,-32 2224,-32"/>
<text text-anchor="middle" x="2309" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2309" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2639,-32C2639,-32 2809,-32 2809,-32 2815,-32 2821,-38 2821,-44 2821,-44 2821,-111 2821,-111 2821,-117 2815,-123 2809,-123 2809,-123 2639,-123 2639,-123 2633,-123 2627,-117 2627,-111 2627,-111 2627,-44 2627,-44 2627,-38 2633,-32 2639,-32"/>
<text text-anchor="middle" x="2724" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2724" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2846,-32C2846,-32 3016,-32 3016,-32 3022,-32 3028,-38 3028,-44 3028,-44 3028,-111 3028,-111 3028,-117 3022,-123 3016,-123 3016,-123 2846,-123 2846,-123 2840,-123 2834,-117 2834,-111 2834,-111 2834,-44 2834,-44 2834,-38 2840,-32 2846,-32"/>
<text text-anchor="middle" x="2931" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2931" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2442,-163C2442,-163 2732,-163 2732,-163 2738,-163 2744,-169 2744,-175 2744,-175 2744,-242 2744,-242 2744,-248 2738,-254 2732,-254 2732,-254 2442,-254 2442,-254 2436,-254 2430,-248 2430,-242 2430,-242 2430,-175 2430,-175 2430,-169 2436,-163 2442,-163"/>
<text text-anchor="middle" x="2587" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2587" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M978,-24C978,-24 1888,-24 1888,-24 1894,-24 1900,-30 1900,-36 1900,-36 1900,-380 1900,-380 1900,-386 1894,-392 1888,-392 1888,-392 978,-392 978,-392 972,-392 966,-386 966,-380 966,-380 966,-36 966,-36 966,-30 972,-24 978,-24"/>
<text text-anchor="middle" x="1433" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="1433" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1526,-147C1526,-147 1880,-147 1880,-147 1886,-147 1892,-153 1892,-159 1892,-159 1892,-334 1892,-334 1892,-340 1886,-346 1880,-346 1880,-346 1526,-346 1526,-346 1520,-346 1514,-340 1514,-334 1514,-334 1514,-159 1514,-159 1514,-153 1520,-147 1526,-147"/>
<text text-anchor="middle" x="1703" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1703" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1534,-155C1534,-155 1687,-155 1687,-155 1693,-155 1699,-161 1699,-167 1699,-167 1699,-288 1699,-288 1699,-294 1693,-300 1687,-300 1687,-300 1534,-300 1534,-300 1528,-300 1522,-294 1522,-288 1522,-288 1522,-167 1522,-167 1522,-161 1528,-155 1534,-155"/>
<text text-anchor="middle" x="1610.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1610.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1542,-163C1542,-163 1679,-163 1679,-163 1685,-163 1691,-169 1691,-175 1691,-175 1691,-242 1691,-242 1691,-248 1685,-254 1679,-254 1679,-254 1542,-254 1542,-254 1536,-254 1530,-248 1530,-242 1530,-242 1530,-175 1530,-175 1530,-169 1536,-163 1542,-163"/>
<text text-anchor="middle" x="1610.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1610.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1719,-155C1719,-155 1872,-155 1872,-155 1878,-155 1884,-161 1884,-167 1884,-167 1884,-288 1884,-288 1884,-294 1878,-300 1872,-300 1872,-300 1719,-300 1719,-300 1713,-300 1707,-294 1707,-288 1707,-288 1707,-167 1707,-167 1707,-161 1713,-155 1719,-155"/>
<text text-anchor="middle" x="1795.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1795.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1727,-163C1727,-163 1864,-163 1864,-163 1870,-163 1876,-169 1876,-175 1876,-175 1876,-242 1876,-242 1876,-248 1870,-254 1864,-254 1864,-254 1727,-254 1727,-254 1721,-254 1715,-248 1715,-242 1715,-242 1715,-175 1715,-175 1715,-169 1721,-163 1727,-163"/>
<text text-anchor="middle" x="1795.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1795.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1249,-32C1249,-32 1419,-32 1419,-32 1425,-32 1431,-38 1431,-44 1431,-44 1431,-111 1431,-111 1431,-117 1425,-123 1419,-123 1419,-123 1249,-123 1249,-123 1243,-123 1237,-117 1237,-111 1237,-111 1237,-44 1237,-44 1237,-38 1243,-32 1249,-32"/>
<text text-anchor="middle" x="1334" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1334" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1018,-32C1018,-32 1188,-32 1188,-32 1194,-32 1200,-38 1200,-44 1200,-44 1200,-111 1200,-111 1200,-117 1194,-123 1188,-123 1188,-123 1018,-123 1018,-123 1012,-123 1006,-117 1006,-111 1006,-111 1006,-44 1006,-44 1006,-38 1012,-32 1018,-32"/>
<text text-anchor="middle" x="1103" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1103" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1508,-32C1508,-32 1678,-32 1678,-32 1684,-32 1690,-38 1690,-44 1690,-44 1690,-111 1690,-111 1690,-117 1684,-123 1678,-123 1678,-123 1508,-123 1508,-123 1502,-123 1496,-117 1496,-111 1496,-111 1496,-44 1496,-44 1496,-38 1502,-32 1508,-32"/>
<text text-anchor="middle" x="1593" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1593" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1710,-32C1710,-32 1880,-32 1880,-32 1886,-32 1892,-38 1892,-44 1892,-44 1892,-111 1892,-111 1892,-117 1886,-123 1880,-123 1880,-123 1710,-123 1710,-123 1704,-123 1698,-117 1698,-111 1698,-111 1698,-44 1698,-44 1698,-38 1704,-32 1710,-32"/>
<text text-anchor="middle" x="1795" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1795" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1204,-163C1204,-163 1494,-163 1494,-163 1500,-163 1506,-169 1506,-175 1506,-175 1506,-242 1506,-242 1506,-248 1500,-254 1494,-254 1494,-254 1204,-254 1204,-254 1198,-254 1192,-248 1192,-242 1192,-242 1192,-175 1192,-175 1192,-169 1198,-163 1204,-163"/>
<text text-anchor="middle" x="1349" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1349" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust401" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust401"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M2058,-400C2058,-400 2310,-400 2310,-400 2316,-400 2322,-406 2322,-412 2322,-412 2322,-479 2322,-479 2322,-485 2316,-491 2310,-491 2310,-491 2058,-491 2058,-491 2052,-491 2046,-485 2046,-479 2046,-479 2046,-412 2046,-412 2046,-406 2052,-400 2058,-400"/>
<text text-anchor="middle" x="2184" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="2184" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust404" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust404"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1954,-32C1954,-32 2124,-32 2124,-32 2130,-32 2136,-38 2136,-44 2136,-44 2136,-111 2136,-111 2136,-117 2130,-123 2124,-123 2124,-123 1954,-123 1954,-123 1948,-123 1942,-117 1942,-111 1942,-111 1942,-44 1942,-44 1942,-38 1948,-32 1954,-32"/>
<text text-anchor="middle" x="2039" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="2039" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust410" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust410"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1932,-163C1932,-163 2184,-163 2184,-163 2190,-163 2196,-169 2196,-175 2196,-175 2196,-242 2196,-242 2196,-248 2190,-254 2184,-254 2184,-254 1932,-254 1932,-254 1926,-254 1920,-248 1920,-242 1920,-242 1920,-175 1920,-175 1920,-169 1926,-163 1932,-163"/>
<text text-anchor="middle" x="2058" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="2058" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust413" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust413"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4100,-163C4100,-163 4163,-163 4163,-163 4169,-163 4175,-169 4175,-175 4175,-175 4175,-242 4175,-242 4175,-248 4169,-254 4163,-254 4163,-254 4100,-254 4100,-254 4094,-254 4088,-248 4088,-242 4088,-242 4088,-175 4088,-175 4088,-169 4094,-163 4100,-163"/>
<text text-anchor="middle" x="4131.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="4131.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M2220,-539.5C2220,-539.5 2292,-539.5 2292,-539.5 2298,-539.5 2304,-545.5 2304,-551.5 2304,-551.5 2304,-563.5 2304,-563.5 2304,-569.5 2298,-575.5 2292,-575.5 2292,-575.5 2220,-575.5 2220,-575.5 2214,-575.5 2208,-569.5 2208,-563.5 2208,-563.5 2208,-551.5 2208,-551.5 2208,-545.5 2214,-539.5 2220,-539.5"/>
<text text-anchor="middle" x="2256" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node62" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2210,-408.5C2210,-408.5 2302,-408.5 2302,-408.5 2308,-408.5 2314,-414.5 2314,-420.5 2314,-420.5 2314,-432.5 2314,-432.5 2314,-438.5 2308,-444.5 2302,-444.5 2302,-444.5 2210,-444.5 2210,-444.5 2204,-444.5 2198,-438.5 2198,-432.5 2198,-432.5 2198,-420.5 2198,-420.5 2198,-414.5 2204,-408.5 2210,-408.5"/>
<text text-anchor="middle" x="2256" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M2256,-539.285C2256,-517.3856 2256,-480.3861 2256,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="2259.5001,-454.5603 2256,-444.5603 2252.5001,-454.5603 2259.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3282,-171.5C3282,-171.5 3350,-171.5 3350,-171.5 3356,-171.5 3362,-177.5 3362,-183.5 3362,-183.5 3362,-195.5 3362,-195.5 3362,-201.5 3356,-207.5 3350,-207.5 3350,-207.5 3282,-207.5 3282,-207.5 3276,-207.5 3270,-201.5 3270,-195.5 3270,-195.5 3270,-183.5 3270,-183.5 3270,-177.5 3276,-171.5 3282,-171.5"/>
<text text-anchor="middle" x="3316" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3478,-40.5C3478,-40.5 3530,-40.5 3530,-40.5 3536,-40.5 3542,-46.5 3542,-52.5 3542,-52.5 3542,-64.5 3542,-64.5 3542,-70.5 3536,-76.5 3530,-76.5 3530,-76.5 3478,-76.5 3478,-76.5 3472,-76.5 3466,-70.5 3466,-64.5 3466,-64.5 3466,-52.5 3466,-52.5 3466,-46.5 3472,-40.5 3478,-40.5"/>
<text text-anchor="middle" x="3504" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3334.3708,-171.2426C3343.7563,-162.8042 3355.7606,-153.2836 3368,-147 3404.4461,-128.289 3423.2391,-146.2082 3457,-123 3470.8228,-113.4978 3482.0828,-98.5584 3490.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="3493.1647,-87.1631 3495.1475,-76.7554 3487.1072,-83.6549 3493.1647,-87.1631"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3166,-171.5C3166,-171.5 3240,-171.5 3240,-171.5 3246,-171.5 3252,-177.5 3252,-183.5 3252,-183.5 3252,-195.5 3252,-195.5 3252,-201.5 3246,-207.5 3240,-207.5 3240,-207.5 3166,-207.5 3166,-207.5 3160,-207.5 3154,-201.5 3154,-195.5 3154,-195.5 3154,-183.5 3154,-183.5 3154,-177.5 3160,-171.5 3166,-171.5"/>
<text text-anchor="middle" x="3203" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3276,-40.5C3276,-40.5 3328,-40.5 3328,-40.5 3334,-40.5 3340,-46.5 3340,-52.5 3340,-52.5 3340,-64.5 3340,-64.5 3340,-70.5 3334,-76.5 3328,-76.5 3328,-76.5 3276,-76.5 3276,-76.5 3270,-76.5 3264,-70.5 3264,-64.5 3264,-64.5 3264,-52.5 3264,-52.5 3264,-46.5 3270,-40.5 3276,-40.5"/>
<text text-anchor="middle" x="3302" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3217.5148,-171.2823C3228.0386,-157.9906 3242.5488,-139.4922 3255,-123 3264.4051,-110.5426 3274.6343,-96.5585 3283.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="3285.9809,-86.8496 3288.9943,-76.6923 3280.3044,-82.7534 3285.9809,-86.8496"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3730,-171.5C3730,-171.5 3760,-171.5 3760,-171.5 3766,-171.5 3772,-177.5 3772,-183.5 3772,-183.5 3772,-195.5 3772,-195.5 3772,-201.5 3766,-207.5 3760,-207.5 3760,-207.5 3730,-207.5 3730,-207.5 3724,-207.5 3718,-201.5 3718,-195.5 3718,-195.5 3718,-183.5 3718,-183.5 3718,-177.5 3724,-171.5 3730,-171.5"/>
<text text-anchor="middle" x="3745" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3691,-40.5C3691,-40.5 3743,-40.5 3743,-40.5 3749,-40.5 3755,-46.5 3755,-52.5 3755,-52.5 3755,-64.5 3755,-64.5 3755,-70.5 3749,-76.5 3743,-76.5 3743,-76.5 3691,-76.5 3691,-76.5 3685,-76.5 3679,-70.5 3679,-64.5 3679,-64.5 3679,-52.5 3679,-52.5 3679,-46.5 3685,-40.5 3691,-40.5"/>
<text text-anchor="middle" x="3717" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3741.1067,-171.285C3736.405,-149.2878 3728.447,-112.0554 3722.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3726.3732,-85.6078 3720.8602,-76.5603 3719.5278,-87.071 3726.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3915,-171.5C3915,-171.5 3945,-171.5 3945,-171.5 3951,-171.5 3957,-177.5 3957,-183.5 3957,-183.5 3957,-195.5 3957,-195.5 3957,-201.5 3951,-207.5 3945,-207.5 3945,-207.5 3915,-207.5 3915,-207.5 3909,-207.5 3903,-201.5 3903,-195.5 3903,-195.5 3903,-183.5 3903,-183.5 3903,-177.5 3909,-171.5 3915,-171.5"/>
<text text-anchor="middle" x="3930" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3898,-40.5C3898,-40.5 3950,-40.5 3950,-40.5 3956,-40.5 3962,-46.5 3962,-52.5 3962,-52.5 3962,-64.5 3962,-64.5 3962,-70.5 3956,-76.5 3950,-76.5 3950,-76.5 3898,-76.5 3898,-76.5 3892,-76.5 3886,-70.5 3886,-64.5 3886,-64.5 3886,-52.5 3886,-52.5 3886,-46.5 3892,-40.5 3898,-40.5"/>
<text text-anchor="middle" x="3924" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3929.1657,-171.285C3928.1627,-149.3856 3926.4681,-112.3861 3925.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3928.7812,-86.3896 3924.8272,-76.5603 3921.7885,-86.71 3928.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3376,-40.5C3376,-40.5 3436,-40.5 3436,-40.5 3442,-40.5 3448,-46.5 3448,-52.5 3448,-52.5 3448,-64.5 3448,-64.5 3448,-70.5 3442,-76.5 3436,-76.5 3436,-76.5 3376,-76.5 3376,-76.5 3370,-76.5 3364,-70.5 3364,-64.5 3364,-64.5 3364,-52.5 3364,-52.5 3364,-46.5 3370,-40.5 3376,-40.5"/>
<text text-anchor="middle" x="3406" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3174,-40.5C3174,-40.5 3234,-40.5 3234,-40.5 3240,-40.5 3246,-46.5 3246,-52.5 3246,-52.5 3246,-64.5 3246,-64.5 3246,-70.5 3240,-76.5 3234,-76.5 3234,-76.5 3174,-76.5 3174,-76.5 3168,-76.5 3162,-70.5 3162,-64.5 3162,-64.5 3162,-52.5 3162,-52.5 3162,-46.5 3168,-40.5 3174,-40.5"/>
<text text-anchor="middle" x="3204" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3589,-40.5C3589,-40.5 3649,-40.5 3649,-40.5 3655,-40.5 3661,-46.5 3661,-52.5 3661,-52.5 3661,-64.5 3661,-64.5 3661,-70.5 3655,-76.5 3649,-76.5 3649,-76.5 3589,-76.5 3589,-76.5 3583,-76.5 3577,-70.5 3577,-64.5 3577,-64.5 3577,-52.5 3577,-52.5 3577,-46.5 3583,-40.5 3589,-40.5"/>
<text text-anchor="middle" x="3619" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3796,-40.5C3796,-40.5 3856,-40.5 3856,-40.5 3862,-40.5 3868,-46.5 3868,-52.5 3868,-52.5 3868,-64.5 3868,-64.5 3868,-70.5 3862,-76.5 3856,-76.5 3856,-76.5 3796,-76.5 3796,-76.5 3790,-76.5 3784,-70.5 3784,-64.5 3784,-64.5 3784,-52.5 3784,-52.5 3784,-46.5 3790,-40.5 3796,-40.5"/>
<text text-anchor="middle" x="3826" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3588.5,-171.5C3588.5,-171.5 3665.5,-171.5 3665.5,-171.5 3671.5,-171.5 3677.5,-177.5 3677.5,-183.5 3677.5,-183.5 3677.5,-195.5 3677.5,-195.5 3677.5,-201.5 3671.5,-207.5 3665.5,-207.5 3665.5,-207.5 3588.5,-207.5 3588.5,-207.5 3582.5,-207.5 3576.5,-201.5 3576.5,-195.5 3576.5,-195.5 3576.5,-183.5 3576.5,-183.5 3576.5,-177.5 3582.5,-171.5 3588.5,-171.5"/>
<text text-anchor="middle" x="3627" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3464,-171.5C3464,-171.5 3546,-171.5 3546,-171.5 3552,-171.5 3558,-177.5 3558,-183.5 3558,-183.5 3558,-195.5 3558,-195.5 3558,-201.5 3552,-207.5 3546,-207.5 3546,-207.5 3464,-207.5 3464,-207.5 3458,-207.5 3452,-201.5 3452,-195.5 3452,-195.5 3452,-183.5 3452,-183.5 3452,-177.5 3458,-171.5 3464,-171.5"/>
<text text-anchor="middle" x="3505" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3392,-171.5C3392,-171.5 3422,-171.5 3422,-171.5 3428,-171.5 3434,-177.5 3434,-183.5 3434,-183.5 3434,-195.5 3434,-195.5 3434,-201.5 3428,-207.5 3422,-207.5 3422,-207.5 3392,-207.5 3392,-207.5 3386,-207.5 3380,-201.5 3380,-195.5 3380,-195.5 3380,-183.5 3380,-183.5 3380,-177.5 3386,-171.5 3392,-171.5"/>
<text text-anchor="middle" x="3407" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M160,-171.5C160,-171.5 228,-171.5 228,-171.5 234,-171.5 240,-177.5 240,-183.5 240,-183.5 240,-195.5 240,-195.5 240,-201.5 234,-207.5 228,-207.5 228,-207.5 160,-207.5 160,-207.5 154,-207.5 148,-201.5 148,-195.5 148,-195.5 148,-183.5 148,-183.5 148,-177.5 154,-171.5 160,-171.5"/>
<text text-anchor="middle" x="194" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M315,-40.5C315,-40.5 367,-40.5 367,-40.5 373,-40.5 379,-46.5 379,-52.5 379,-52.5 379,-64.5 379,-64.5 379,-70.5 373,-76.5 367,-76.5 367,-76.5 315,-76.5 315,-76.5 309,-76.5 303,-70.5 303,-64.5 303,-64.5 303,-52.5 303,-52.5 303,-46.5 309,-40.5 315,-40.5"/>
<text text-anchor="middle" x="341" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M214.4397,-171.285C240.111,-148.4079 284.2732,-109.0525 313.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="315.5968,-85.8264 320.7339,-76.5603 310.9396,-80.6004 315.5968,-85.8264"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-171.5C44,-171.5 118,-171.5 118,-171.5 124,-171.5 130,-177.5 130,-183.5 130,-183.5 130,-195.5 130,-195.5 130,-201.5 124,-207.5 118,-207.5 118,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="81" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M84,-40.5C84,-40.5 136,-40.5 136,-40.5 142,-40.5 148,-46.5 148,-52.5 148,-52.5 148,-64.5 148,-64.5 148,-70.5 142,-76.5 136,-76.5 136,-76.5 84,-76.5 84,-76.5 78,-76.5 72,-70.5 72,-64.5 72,-64.5 72,-52.5 72,-52.5 72,-46.5 78,-40.5 84,-40.5"/>
<text text-anchor="middle" x="110" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M85.0323,-171.285C89.9019,-149.2878 98.1442,-112.0554 103.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="107.2577,-87.0804 106.0019,-76.5603 100.4232,-85.5674 107.2577,-87.0804"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M608,-171.5C608,-171.5 638,-171.5 638,-171.5 644,-171.5 650,-177.5 650,-183.5 650,-183.5 650,-195.5 650,-195.5 650,-201.5 644,-207.5 638,-207.5 638,-207.5 608,-207.5 608,-207.5 602,-207.5 596,-201.5 596,-195.5 596,-195.5 596,-183.5 596,-183.5 596,-177.5 602,-171.5 608,-171.5"/>
<text text-anchor="middle" x="623" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M574,-40.5C574,-40.5 626,-40.5 626,-40.5 632,-40.5 638,-46.5 638,-52.5 638,-52.5 638,-64.5 638,-64.5 638,-70.5 632,-76.5 626,-76.5 626,-76.5 574,-76.5 574,-76.5 568,-76.5 562,-70.5 562,-64.5 562,-64.5 562,-52.5 562,-52.5 562,-46.5 568,-40.5 574,-40.5"/>
<text text-anchor="middle" x="600" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M619.8019,-171.285C615.9398,-149.2878 609.4029,-112.0554 604.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="608.3475,-85.8044 603.1709,-76.5603 601.453,-87.0149 608.3475,-85.8044"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M793,-171.5C793,-171.5 823,-171.5 823,-171.5 829,-171.5 835,-177.5 835,-183.5 835,-183.5 835,-195.5 835,-195.5 835,-201.5 829,-207.5 823,-207.5 823,-207.5 793,-207.5 793,-207.5 787,-207.5 781,-201.5 781,-195.5 781,-195.5 781,-183.5 781,-183.5 781,-177.5 787,-171.5 793,-171.5"/>
<text text-anchor="middle" x="808" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M776,-40.5C776,-40.5 828,-40.5 828,-40.5 834,-40.5 840,-46.5 840,-52.5 840,-52.5 840,-64.5 840,-64.5 840,-70.5 834,-76.5 828,-76.5 828,-76.5 776,-76.5 776,-76.5 770,-76.5 764,-70.5 764,-64.5 764,-64.5 764,-52.5 764,-52.5 764,-46.5 770,-40.5 776,-40.5"/>
<text text-anchor="middle" x="802" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M807.1657,-171.285C806.1627,-149.3856 804.4681,-112.3861 803.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="806.7812,-86.3896 802.8272,-76.5603 799.7885,-86.71 806.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M409,-40.5C409,-40.5 469,-40.5 469,-40.5 475,-40.5 481,-46.5 481,-52.5 481,-52.5 481,-64.5 481,-64.5 481,-70.5 475,-76.5 469,-76.5 469,-76.5 409,-76.5 409,-76.5 403,-76.5 397,-70.5 397,-64.5 397,-64.5 397,-52.5 397,-52.5 397,-46.5 403,-40.5 409,-40.5"/>
<text text-anchor="middle" x="439" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M178,-40.5C178,-40.5 238,-40.5 238,-40.5 244,-40.5 250,-46.5 250,-52.5 250,-52.5 250,-64.5 250,-64.5 250,-70.5 244,-76.5 238,-76.5 238,-76.5 178,-76.5 178,-76.5 172,-76.5 166,-70.5 166,-64.5 166,-64.5 166,-52.5 166,-52.5 166,-46.5 172,-40.5 178,-40.5"/>
<text text-anchor="middle" x="208" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M668,-40.5C668,-40.5 728,-40.5 728,-40.5 734,-40.5 740,-46.5 740,-52.5 740,-52.5 740,-64.5 740,-64.5 740,-70.5 734,-76.5 728,-76.5 728,-76.5 668,-76.5 668,-76.5 662,-76.5 656,-70.5 656,-64.5 656,-64.5 656,-52.5 656,-52.5 656,-46.5 662,-40.5 668,-40.5"/>
<text text-anchor="middle" x="698" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M870,-40.5C870,-40.5 930,-40.5 930,-40.5 936,-40.5 942,-46.5 942,-52.5 942,-52.5 942,-64.5 942,-64.5 942,-70.5 936,-76.5 930,-76.5 930,-76.5 870,-76.5 870,-76.5 864,-76.5 858,-70.5 858,-64.5 858,-64.5 858,-52.5 858,-52.5 858,-46.5 864,-40.5 870,-40.5"/>
<text text-anchor="middle" x="900" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M466.5,-171.5C466.5,-171.5 543.5,-171.5 543.5,-171.5 549.5,-171.5 555.5,-177.5 555.5,-183.5 555.5,-183.5 555.5,-195.5 555.5,-195.5 555.5,-201.5 549.5,-207.5 543.5,-207.5 543.5,-207.5 466.5,-207.5 466.5,-207.5 460.5,-207.5 454.5,-201.5 454.5,-195.5 454.5,-195.5 454.5,-183.5 454.5,-183.5 454.5,-177.5 460.5,-171.5 466.5,-171.5"/>
<text text-anchor="middle" x="505" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M342,-171.5C342,-171.5 424,-171.5 424,-171.5 430,-171.5 436,-177.5 436,-183.5 436,-183.5 436,-195.5 436,-195.5 436,-201.5 430,-207.5 424,-207.5 424,-207.5 342,-207.5 342,-207.5 336,-207.5 330,-201.5 330,-195.5 330,-195.5 330,-183.5 330,-183.5 330,-177.5 336,-171.5 342,-171.5"/>
<text text-anchor="middle" x="383" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M270,-171.5C270,-171.5 300,-171.5 300,-171.5 306,-171.5 312,-177.5 312,-183.5 312,-183.5 312,-195.5 312,-195.5 312,-201.5 306,-207.5 300,-207.5 300,-207.5 270,-207.5 270,-207.5 264,-207.5 258,-201.5 258,-195.5 258,-195.5 258,-183.5 258,-183.5 258,-177.5 264,-171.5 270,-171.5"/>
<text text-anchor="middle" x="285" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2340,-171.5C2340,-171.5 2408,-171.5 2408,-171.5 2414,-171.5 2420,-177.5 2420,-183.5 2420,-183.5 2420,-195.5 2420,-195.5 2420,-201.5 2414,-207.5 2408,-207.5 2408,-207.5 2340,-207.5 2340,-207.5 2334,-207.5 2328,-201.5 2328,-195.5 2328,-195.5 2328,-183.5 2328,-183.5 2328,-177.5 2334,-171.5 2340,-171.5"/>
<text text-anchor="middle" x="2374" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2536,-40.5C2536,-40.5 2588,-40.5 2588,-40.5 2594,-40.5 2600,-46.5 2600,-52.5 2600,-52.5 2600,-64.5 2600,-64.5 2600,-70.5 2594,-76.5 2588,-76.5 2588,-76.5 2536,-76.5 2536,-76.5 2530,-76.5 2524,-70.5 2524,-64.5 2524,-64.5 2524,-52.5 2524,-52.5 2524,-46.5 2530,-40.5 2536,-40.5"/>
<text text-anchor="middle" x="2562" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2392.3708,-171.2426C2401.7563,-162.8042 2413.7606,-153.2836 2426,-147 2462.4461,-128.289 2481.2391,-146.2082 2515,-123 2528.8228,-113.4978 2540.0828,-98.5584 2548.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="2551.1647,-87.1631 2553.1475,-76.7554 2545.1072,-83.6549 2551.1647,-87.1631"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2224,-171.5C2224,-171.5 2298,-171.5 2298,-171.5 2304,-171.5 2310,-177.5 2310,-183.5 2310,-183.5 2310,-195.5 2310,-195.5 2310,-201.5 2304,-207.5 2298,-207.5 2298,-207.5 2224,-207.5 2224,-207.5 2218,-207.5 2212,-201.5 2212,-195.5 2212,-195.5 2212,-183.5 2212,-183.5 2212,-177.5 2218,-171.5 2224,-171.5"/>
<text text-anchor="middle" x="2261" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2334,-40.5C2334,-40.5 2386,-40.5 2386,-40.5 2392,-40.5 2398,-46.5 2398,-52.5 2398,-52.5 2398,-64.5 2398,-64.5 2398,-70.5 2392,-76.5 2386,-76.5 2386,-76.5 2334,-76.5 2334,-76.5 2328,-76.5 2322,-70.5 2322,-64.5 2322,-64.5 2322,-52.5 2322,-52.5 2322,-46.5 2328,-40.5 2334,-40.5"/>
<text text-anchor="middle" x="2360" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2275.5148,-171.2823C2286.0386,-157.9906 2300.5488,-139.4922 2313,-123 2322.4051,-110.5426 2332.6343,-96.5585 2341.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="2343.9809,-86.8496 2346.9943,-76.6923 2338.3044,-82.7534 2343.9809,-86.8496"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2788,-171.5C2788,-171.5 2818,-171.5 2818,-171.5 2824,-171.5 2830,-177.5 2830,-183.5 2830,-183.5 2830,-195.5 2830,-195.5 2830,-201.5 2824,-207.5 2818,-207.5 2818,-207.5 2788,-207.5 2788,-207.5 2782,-207.5 2776,-201.5 2776,-195.5 2776,-195.5 2776,-183.5 2776,-183.5 2776,-177.5 2782,-171.5 2788,-171.5"/>
<text text-anchor="middle" x="2803" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2749,-40.5C2749,-40.5 2801,-40.5 2801,-40.5 2807,-40.5 2813,-46.5 2813,-52.5 2813,-52.5 2813,-64.5 2813,-64.5 2813,-70.5 2807,-76.5 2801,-76.5 2801,-76.5 2749,-76.5 2749,-76.5 2743,-76.5 2737,-70.5 2737,-64.5 2737,-64.5 2737,-52.5 2737,-52.5 2737,-46.5 2743,-40.5 2749,-40.5"/>
<text text-anchor="middle" x="2775" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2799.1067,-171.285C2794.405,-149.2878 2786.447,-112.0554 2780.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2784.3732,-85.6078 2778.8602,-76.5603 2777.5278,-87.071 2784.3732,-85.6078"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2973,-171.5C2973,-171.5 3003,-171.5 3003,-171.5 3009,-171.5 3015,-177.5 3015,-183.5 3015,-183.5 3015,-195.5 3015,-195.5 3015,-201.5 3009,-207.5 3003,-207.5 3003,-207.5 2973,-207.5 2973,-207.5 2967,-207.5 2961,-201.5 2961,-195.5 2961,-195.5 2961,-183.5 2961,-183.5 2961,-177.5 2967,-171.5 2973,-171.5"/>
<text text-anchor="middle" x="2988" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2956,-40.5C2956,-40.5 3008,-40.5 3008,-40.5 3014,-40.5 3020,-46.5 3020,-52.5 3020,-52.5 3020,-64.5 3020,-64.5 3020,-70.5 3014,-76.5 3008,-76.5 3008,-76.5 2956,-76.5 2956,-76.5 2950,-76.5 2944,-70.5 2944,-64.5 2944,-64.5 2944,-52.5 2944,-52.5 2944,-46.5 2950,-40.5 2956,-40.5"/>
<text text-anchor="middle" x="2982" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2987.1657,-171.285C2986.1627,-149.3856 2984.4681,-112.3861 2983.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2986.7812,-86.3896 2982.8272,-76.5603 2979.7885,-86.71 2986.7812,-86.3896"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2434,-40.5C2434,-40.5 2494,-40.5 2494,-40.5 2500,-40.5 2506,-46.5 2506,-52.5 2506,-52.5 2506,-64.5 2506,-64.5 2506,-70.5 2500,-76.5 2494,-76.5 2494,-76.5 2434,-76.5 2434,-76.5 2428,-76.5 2422,-70.5 2422,-64.5 2422,-64.5 2422,-52.5 2422,-52.5 2422,-46.5 2428,-40.5 2434,-40.5"/>
<text text-anchor="middle" x="2464" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2232,-40.5C2232,-40.5 2292,-40.5 2292,-40.5 2298,-40.5 2304,-46.5 2304,-52.5 2304,-52.5 2304,-64.5 2304,-64.5 2304,-70.5 2298,-76.5 2292,-76.5 2292,-76.5 2232,-76.5 2232,-76.5 2226,-76.5 2220,-70.5 2220,-64.5 2220,-64.5 2220,-52.5 2220,-52.5 2220,-46.5 2226,-40.5 2232,-40.5"/>
<text text-anchor="middle" x="2262" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2647,-40.5C2647,-40.5 2707,-40.5 2707,-40.5 2713,-40.5 2719,-46.5 2719,-52.5 2719,-52.5 2719,-64.5 2719,-64.5 2719,-70.5 2713,-76.5 2707,-76.5 2707,-76.5 2647,-76.5 2647,-76.5 2641,-76.5 2635,-70.5 2635,-64.5 2635,-64.5 2635,-52.5 2635,-52.5 2635,-46.5 2641,-40.5 2647,-40.5"/>
<text text-anchor="middle" x="2677" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2854,-40.5C2854,-40.5 2914,-40.5 2914,-40.5 2920,-40.5 2926,-46.5 2926,-52.5 2926,-52.5 2926,-64.5 2926,-64.5 2926,-70.5 2920,-76.5 2914,-76.5 2914,-76.5 2854,-76.5 2854,-76.5 2848,-76.5 2842,-70.5 2842,-64.5 2842,-64.5 2842,-52.5 2842,-52.5 2842,-46.5 2848,-40.5 2854,-40.5"/>
<text text-anchor="middle" x="2884" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2646.5,-171.5C2646.5,-171.5 2723.5,-171.5 2723.5,-171.5 2729.5,-171.5 2735.5,-177.5 2735.5,-183.5 2735.5,-183.5 2735.5,-195.5 2735.5,-195.5 2735.5,-201.5 2729.5,-207.5 2723.5,-207.5 2723.5,-207.5 2646.5,-207.5 2646.5,-207.5 2640.5,-207.5 2634.5,-201.5 2634.5,-195.5 2634.5,-195.5 2634.5,-183.5 2634.5,-183.5 2634.5,-177.5 2640.5,-171.5 2646.5,-171.5"/>
<text text-anchor="middle" x="2685" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2522,-171.5C2522,-171.5 2604,-171.5 2604,-171.5 2610,-171.5 2616,-177.5 2616,-183.5 2616,-183.5 2616,-195.5 2616,-195.5 2616,-201.5 2610,-207.5 2604,-207.5 2604,-207.5 2522,-207.5 2522,-207.5 2516,-207.5 2510,-201.5 2510,-195.5 2510,-195.5 2510,-183.5 2510,-183.5 2510,-177.5 2516,-171.5 2522,-171.5"/>
<text text-anchor="middle" x="2563" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2450,-171.5C2450,-171.5 2480,-171.5 2480,-171.5 2486,-171.5 2492,-177.5 2492,-183.5 2492,-183.5 2492,-195.5 2492,-195.5 2492,-201.5 2486,-207.5 2480,-207.5 2480,-207.5 2450,-207.5 2450,-207.5 2444,-207.5 2438,-201.5 2438,-195.5 2438,-195.5 2438,-183.5 2438,-183.5 2438,-177.5 2444,-171.5 2450,-171.5"/>
<text text-anchor="middle" x="2465" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1102,-171.5C1102,-171.5 1170,-171.5 1170,-171.5 1176,-171.5 1182,-177.5 1182,-183.5 1182,-183.5 1182,-195.5 1182,-195.5 1182,-201.5 1176,-207.5 1170,-207.5 1170,-207.5 1102,-207.5 1102,-207.5 1096,-207.5 1090,-201.5 1090,-195.5 1090,-195.5 1090,-183.5 1090,-183.5 1090,-177.5 1096,-171.5 1102,-171.5"/>
<text text-anchor="middle" x="1136" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1257,-40.5C1257,-40.5 1309,-40.5 1309,-40.5 1315,-40.5 1321,-46.5 1321,-52.5 1321,-52.5 1321,-64.5 1321,-64.5 1321,-70.5 1315,-76.5 1309,-76.5 1309,-76.5 1257,-76.5 1257,-76.5 1251,-76.5 1245,-70.5 1245,-64.5 1245,-64.5 1245,-52.5 1245,-52.5 1245,-46.5 1251,-40.5 1257,-40.5"/>
<text text-anchor="middle" x="1283" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1156.4397,-171.285C1182.111,-148.4079 1226.2732,-109.0525 1255.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="1257.5968,-85.8264 1262.7339,-76.5603 1252.9396,-80.6004 1257.5968,-85.8264"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M986,-171.5C986,-171.5 1060,-171.5 1060,-171.5 1066,-171.5 1072,-177.5 1072,-183.5 1072,-183.5 1072,-195.5 1072,-195.5 1072,-201.5 1066,-207.5 1060,-207.5 1060,-207.5 986,-207.5 986,-207.5 980,-207.5 974,-201.5 974,-195.5 974,-195.5 974,-183.5 974,-183.5 974,-177.5 980,-171.5 986,-171.5"/>
<text text-anchor="middle" x="1023" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1026,-40.5C1026,-40.5 1078,-40.5 1078,-40.5 1084,-40.5 1090,-46.5 1090,-52.5 1090,-52.5 1090,-64.5 1090,-64.5 1090,-70.5 1084,-76.5 1078,-76.5 1078,-76.5 1026,-76.5 1026,-76.5 1020,-76.5 1014,-70.5 1014,-64.5 1014,-64.5 1014,-52.5 1014,-52.5 1014,-46.5 1020,-40.5 1026,-40.5"/>
<text text-anchor="middle" x="1052" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1027.0323,-171.285C1031.9019,-149.2878 1040.1442,-112.0554 1045.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1049.2577,-87.0804 1048.0019,-76.5603 1042.4232,-85.5674 1049.2577,-87.0804"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1550,-171.5C1550,-171.5 1580,-171.5 1580,-171.5 1586,-171.5 1592,-177.5 1592,-183.5 1592,-183.5 1592,-195.5 1592,-195.5 1592,-201.5 1586,-207.5 1580,-207.5 1580,-207.5 1550,-207.5 1550,-207.5 1544,-207.5 1538,-201.5 1538,-195.5 1538,-195.5 1538,-183.5 1538,-183.5 1538,-177.5 1544,-171.5 1550,-171.5"/>
<text text-anchor="middle" x="1565" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1516,-40.5C1516,-40.5 1568,-40.5 1568,-40.5 1574,-40.5 1580,-46.5 1580,-52.5 1580,-52.5 1580,-64.5 1580,-64.5 1580,-70.5 1574,-76.5 1568,-76.5 1568,-76.5 1516,-76.5 1516,-76.5 1510,-76.5 1504,-70.5 1504,-64.5 1504,-64.5 1504,-52.5 1504,-52.5 1504,-46.5 1510,-40.5 1516,-40.5"/>
<text text-anchor="middle" x="1542" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1561.8019,-171.285C1557.9398,-149.2878 1551.4029,-112.0554 1546.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1550.3475,-85.8044 1545.1709,-76.5603 1543.453,-87.0149 1550.3475,-85.8044"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1735,-171.5C1735,-171.5 1765,-171.5 1765,-171.5 1771,-171.5 1777,-177.5 1777,-183.5 1777,-183.5 1777,-195.5 1777,-195.5 1777,-201.5 1771,-207.5 1765,-207.5 1765,-207.5 1735,-207.5 1735,-207.5 1729,-207.5 1723,-201.5 1723,-195.5 1723,-195.5 1723,-183.5 1723,-183.5 1723,-177.5 1729,-171.5 1735,-171.5"/>
<text text-anchor="middle" x="1750" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1718,-40.5C1718,-40.5 1770,-40.5 1770,-40.5 1776,-40.5 1782,-46.5 1782,-52.5 1782,-52.5 1782,-64.5 1782,-64.5 1782,-70.5 1776,-76.5 1770,-76.5 1770,-76.5 1718,-76.5 1718,-76.5 1712,-76.5 1706,-70.5 1706,-64.5 1706,-64.5 1706,-52.5 1706,-52.5 1706,-46.5 1712,-40.5 1718,-40.5"/>
<text text-anchor="middle" x="1744" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1749.1657,-171.285C1748.1627,-149.3856 1746.4681,-112.3861 1745.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1748.7812,-86.3896 1744.8272,-76.5603 1741.7885,-86.71 1748.7812,-86.3896"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1351,-40.5C1351,-40.5 1411,-40.5 1411,-40.5 1417,-40.5 1423,-46.5 1423,-52.5 1423,-52.5 1423,-64.5 1423,-64.5 1423,-70.5 1417,-76.5 1411,-76.5 1411,-76.5 1351,-76.5 1351,-76.5 1345,-76.5 1339,-70.5 1339,-64.5 1339,-64.5 1339,-52.5 1339,-52.5 1339,-46.5 1345,-40.5 1351,-40.5"/>
<text text-anchor="middle" x="1381" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1120,-40.5C1120,-40.5 1180,-40.5 1180,-40.5 1186,-40.5 1192,-46.5 1192,-52.5 1192,-52.5 1192,-64.5 1192,-64.5 1192,-70.5 1186,-76.5 1180,-76.5 1180,-76.5 1120,-76.5 1120,-76.5 1114,-76.5 1108,-70.5 1108,-64.5 1108,-64.5 1108,-52.5 1108,-52.5 1108,-46.5 1114,-40.5 1120,-40.5"/>
<text text-anchor="middle" x="1150" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1610,-40.5C1610,-40.5 1670,-40.5 1670,-40.5 1676,-40.5 1682,-46.5 1682,-52.5 1682,-52.5 1682,-64.5 1682,-64.5 1682,-70.5 1676,-76.5 1670,-76.5 1670,-76.5 1610,-76.5 1610,-76.5 1604,-76.5 1598,-70.5 1598,-64.5 1598,-64.5 1598,-52.5 1598,-52.5 1598,-46.5 1604,-40.5 1610,-40.5"/>
<text text-anchor="middle" x="1640" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1812,-40.5C1812,-40.5 1872,-40.5 1872,-40.5 1878,-40.5 1884,-46.5 1884,-52.5 1884,-52.5 1884,-64.5 1884,-64.5 1884,-70.5 1878,-76.5 1872,-76.5 1872,-76.5 1812,-76.5 1812,-76.5 1806,-76.5 1800,-70.5 1800,-64.5 1800,-64.5 1800,-52.5 1800,-52.5 1800,-46.5 1806,-40.5 1812,-40.5"/>
<text text-anchor="middle" x="1842" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1408.5,-171.5C1408.5,-171.5 1485.5,-171.5 1485.5,-171.5 1491.5,-171.5 1497.5,-177.5 1497.5,-183.5 1497.5,-183.5 1497.5,-195.5 1497.5,-195.5 1497.5,-201.5 1491.5,-207.5 1485.5,-207.5 1485.5,-207.5 1408.5,-207.5 1408.5,-207.5 1402.5,-207.5 1396.5,-201.5 1396.5,-195.5 1396.5,-195.5 1396.5,-183.5 1396.5,-183.5 1396.5,-177.5 1402.5,-171.5 1408.5,-171.5"/>
<text text-anchor="middle" x="1447" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1284,-171.5C1284,-171.5 1366,-171.5 1366,-171.5 1372,-171.5 1378,-177.5 1378,-183.5 1378,-183.5 1378,-195.5 1378,-195.5 1378,-201.5 1372,-207.5 1366,-207.5 1366,-207.5 1284,-207.5 1284,-207.5 1278,-207.5 1272,-201.5 1272,-195.5 1272,-195.5 1272,-183.5 1272,-183.5 1272,-177.5 1278,-171.5 1284,-171.5"/>
<text text-anchor="middle" x="1325" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1212,-171.5C1212,-171.5 1242,-171.5 1242,-171.5 1248,-171.5 1254,-177.5 1254,-183.5 1254,-183.5 1254,-195.5 1254,-195.5 1254,-201.5 1248,-207.5 1242,-207.5 1242,-207.5 1212,-207.5 1212,-207.5 1206,-207.5 1200,-201.5 1200,-195.5 1200,-195.5 1200,-183.5 1200,-183.5 1200,-177.5 1206,-171.5 1212,-171.5"/>
<text text-anchor="middle" x="1227" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge19" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M2324.3458,-425.7831C2590.2227,-422.8591 3542.1428,-411.0747 3567,-392 3625.324,-347.2439 3629.0934,-248.3791 3627.9864,-207.6155"/>
<polygon fill="#000000" stroke="#000000" points="2324.0219,-422.2864 2314.0608,-425.8956 2324.0985,-429.286 2324.0219,-422.2864"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M2207.7945,-405.0066C2201.5726,-402.9568 2195.2061,-401.1988 2189,-400 2167.1126,-395.7722 602.3743,-404.6221 584,-392 521.4793,-349.0518 508.4345,-248.7105 505.7151,-207.5774"/>
<polygon fill="#000000" stroke="#000000" points="2206.814,-408.3727 2217.4087,-408.4294 2209.1618,-401.7781 2206.814,-408.3727"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge21" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M2324.2057,-424.2099C2424.4804,-420.2353 2602.3238,-410.6387 2625,-392 2681.6526,-345.4344 2686.4066,-248.0313 2685.7756,-207.6458"/>
<polygon fill="#000000" stroke="#000000" points="2324.0151,-420.7146 2314.1583,-424.5997 2324.2865,-427.7093 2324.0151,-420.7146"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge22" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M2207.7862,-405.049C2201.5658,-402.9921 2195.2018,-401.2208 2189,-400 2170.9288,-396.4429 1541.1441,-402.4823 1526,-392 1463.6317,-348.8307 1450.5,-248.6155 1447.7362,-207.5468"/>
<polygon fill="#000000" stroke="#000000" points="2206.8044,-408.4148 2217.3991,-408.4785 2209.1566,-401.8218 2206.8044,-408.4148"/>
</g>
<!-- system_l2_mem_side -->
<g id="node65" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1962,-40.5C1962,-40.5 2022,-40.5 2022,-40.5 2028,-40.5 2034,-46.5 2034,-52.5 2034,-52.5 2034,-64.5 2034,-64.5 2034,-70.5 2028,-76.5 2022,-76.5 2022,-76.5 1962,-76.5 1962,-76.5 1956,-76.5 1950,-70.5 1950,-64.5 1950,-64.5 1950,-52.5 1950,-52.5 1950,-46.5 1956,-40.5 1962,-40.5"/>
<text text-anchor="middle" x="1992" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge18" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M2207.5231,-405.0715C2201.3834,-403.031 2195.1107,-401.2576 2189,-400 2174.1383,-396.9414 1926.5708,-402.8851 1916,-392 1878.07,-352.9422 1897.087,-198.0538 1916,-147 1926.553,-118.5131 1950.8318,-93.0252 1969.1283,-76.8021"/>
<polygon fill="#000000" stroke="#000000" points="2206.4247,-408.3957 2217.0194,-408.4622 2208.7786,-401.8033 2206.4247,-408.3957"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node63" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2066.5,-408.5C2066.5,-408.5 2167.5,-408.5 2167.5,-408.5 2173.5,-408.5 2179.5,-414.5 2179.5,-420.5 2179.5,-420.5 2179.5,-432.5 2179.5,-432.5 2179.5,-438.5 2173.5,-444.5 2167.5,-444.5 2167.5,-444.5 2066.5,-444.5 2066.5,-444.5 2060.5,-444.5 2054.5,-438.5 2054.5,-432.5 2054.5,-432.5 2054.5,-420.5 2054.5,-420.5 2054.5,-414.5 2060.5,-408.5 2066.5,-408.5"/>
<text text-anchor="middle" x="2117" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge24" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M2158.5758,-408.4362C2168.374,-404.9585 2178.9086,-401.8314 2189,-400 2206.1371,-396.89 3429.0302,-402.4018 3443,-392 3497.7392,-351.2415 3505.6938,-263.1279 3505.9303,-217.7593"/>
<polygon fill="#000000" stroke="#000000" points="3509.43,-217.6931 3505.8585,-207.7184 3502.4302,-217.7432 3509.43,-217.6931"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge23" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M2158.5763,-408.4389C2168.3745,-404.961 2178.9089,-401.8332 2189,-400 2205.221,-397.0532 3363.5276,-402.7816 3376,-392 3425.8189,-348.9348 3419.7897,-262.2342 3412.6375,-217.5462"/>
<polygon fill="#000000" stroke="#000000" points="3416.0792,-216.9086 3410.9239,-207.6527 3409.1819,-218.1033 3416.0792,-216.9086"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge26" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M2054.3879,-426.2022C1754.5713,-424.6534 478.736,-416.6241 446,-392 391.3843,-350.9179 382.8483,-262.9499 382.2829,-217.6859"/>
<polygon fill="#000000" stroke="#000000" points="385.783,-217.6684 382.2809,-207.6691 378.783,-217.6699 385.783,-217.6684"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge25" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M2054.3745,-426.3786C1740.7626,-425.638 354.6396,-420.741 321,-392 270.7335,-349.0533 274.347,-262.2997 280.1965,-217.5734"/>
<polygon fill="#000000" stroke="#000000" points="283.6614,-218.0673 281.6198,-207.671 276.7326,-217.0713 283.6614,-218.0673"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge28" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M2158.9844,-408.443C2168.6727,-405.0122 2179.0575,-401.9034 2189,-400 2206.0298,-396.7398 2487.1931,-402.4887 2501,-392 2555.3442,-350.7164 2563.4767,-262.8392 2563.8408,-217.6402"/>
<polygon fill="#000000" stroke="#000000" points="2567.3408,-217.6235 2563.7983,-207.6385 2560.3409,-217.6532 2567.3408,-217.6235"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge27" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M2158.9944,-408.4946C2168.6822,-405.0612 2179.0643,-401.9382 2189,-400 2202.3664,-397.3926 2423.8136,-401.0386 2434,-392 2483.1531,-348.3855 2477.5028,-262.2435 2470.5525,-217.6809"/>
<polygon fill="#000000" stroke="#000000" points="2473.958,-216.8281 2468.8367,-207.5532 2467.0563,-217.9973 2473.958,-216.8281"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge30" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M2054.3375,-425.4749C1882.3854,-422.4057 1414.1544,-412.2246 1388,-392 1334.0506,-350.2821 1325.1892,-262.9215 1324.4129,-217.8073"/>
<polygon fill="#000000" stroke="#000000" points="1327.9118,-217.5424 1324.365,-207.5589 1320.9119,-217.5752 1327.9118,-217.5424"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge29" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M2054.3174,-426.0979C1862.1921,-424.5877 1292.7115,-417.934 1263,-392 1213.2959,-348.6153 1216.586,-262.3714 1222.2655,-217.7343"/>
<polygon fill="#000000" stroke="#000000" points="1225.7655,-217.9786 1223.6907,-207.5889 1218.8335,-217.0047 1225.7655,-217.9786"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node68" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M4108,-171.5C4108,-171.5 4138,-171.5 4138,-171.5 4144,-171.5 4150,-177.5 4150,-183.5 4150,-183.5 4150,-195.5 4150,-195.5 4150,-201.5 4144,-207.5 4138,-207.5 4138,-207.5 4108,-207.5 4108,-207.5 4102,-207.5 4096,-201.5 4096,-195.5 4096,-195.5 4096,-183.5 4096,-183.5 4096,-177.5 4102,-171.5 4108,-171.5"/>
<text text-anchor="middle" x="4123" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge31" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="#000000" d="M2158.573,-408.4206C2168.3713,-404.9436 2178.9067,-401.8207 2189,-400 2201.7868,-397.6934 4049.5529,-399.7253 4060,-392 4114.9501,-351.3662 4123.3355,-263.1965 4123.7929,-217.7876"/>
<polygon fill="#000000" stroke="#000000" points="4127.2929,-217.7294 4123.77,-207.7374 4120.2929,-217.7454 4127.2929,-217.7294"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node64" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2064,-40.5C2064,-40.5 2116,-40.5 2116,-40.5 2122,-40.5 2128,-46.5 2128,-52.5 2128,-52.5 2128,-64.5 2128,-64.5 2128,-70.5 2122,-76.5 2116,-76.5 2116,-76.5 2064,-76.5 2064,-76.5 2058,-76.5 2052,-70.5 2052,-64.5 2052,-64.5 2052,-52.5 2052,-52.5 2052,-46.5 2058,-40.5 2064,-40.5"/>
<text text-anchor="middle" x="2090" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node66" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1940,-171.5C1940,-171.5 2032,-171.5 2032,-171.5 2038,-171.5 2044,-177.5 2044,-183.5 2044,-183.5 2044,-195.5 2044,-195.5 2044,-201.5 2038,-207.5 2032,-207.5 2032,-207.5 1940,-207.5 1940,-207.5 1934,-207.5 1928,-201.5 1928,-195.5 1928,-195.5 1928,-183.5 1928,-183.5 1928,-177.5 1934,-171.5 1940,-171.5"/>
<text text-anchor="middle" x="1986" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge32" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M2016.573,-165.4947C2027.722,-158.1127 2040.8363,-150.9073 2054,-147 2123.1418,-126.4768 3286.9358,-154.1197 3352,-123 3372.1575,-113.3588 3387.5089,-92.2029 3396.5989,-76.7397"/>
<polygon fill="#000000" stroke="#000000" points="2014.3021,-162.8107 2008.0897,-171.3931 2018.2982,-168.558 2014.3021,-162.8107"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge33" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M2016.5865,-165.5398C2027.7366,-158.1616 2040.8482,-150.9471 2054,-147 2158.1117,-115.754 2925.2908,-143.7052 3032,-123 3080.214,-113.6448 3132.6634,-92.204 3166.805,-76.6035"/>
<polygon fill="#000000" stroke="#000000" points="2014.3184,-162.8536 2008.1015,-171.4327 2018.3115,-168.603 2014.3184,-162.8536"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge34" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2016.5675,-165.4761C2027.716,-158.0925 2040.8315,-150.891 2054,-147 2133.928,-123.3834 3477.1952,-155.3611 3554,-123 3576.5616,-113.4938 3595.5008,-92.0837 3607.0113,-76.5316"/>
<polygon fill="#000000" stroke="#000000" points="2014.2954,-162.793 2008.0849,-171.3768 2018.2927,-168.5395 2014.2954,-162.793"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge35" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2016.5631,-165.4612C2027.7113,-158.0764 2040.8276,-150.8779 2054,-147 2145.3018,-120.1214 3680.1719,-161.979 3767,-123 3788.3213,-113.4284 3805.3412,-92.0316 3815.5191,-76.5004"/>
<polygon fill="#000000" stroke="#000000" points="2014.29,-162.7789 2008.081,-171.3637 2018.2884,-168.5247 2014.29,-162.7789"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge36" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M1940.9181,-167.2193C1922.4952,-159.2391 1900.6854,-151.1863 1880,-147 1735.135,-117.6825 692.3593,-162.7392 550,-123 516.9403,-113.7715 483.4871,-92.3049 462.0775,-76.6638"/>
<polygon fill="#000000" stroke="#000000" points="1939.6607,-170.4907 1950.2194,-171.3649 1942.5104,-164.097 1939.6607,-170.4907"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge37" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M1940.9243,-167.1881C1922.5024,-159.2036 1900.6915,-151.1559 1880,-147 1793.4408,-129.6147 374.2965,-152.265 291,-123 264.4851,-113.6844 239.8351,-92.2355 224.4014,-76.6223"/>
<polygon fill="#000000" stroke="#000000" points="1939.6666,-170.4595 1950.225,-171.3369 1942.5182,-164.0666 1939.6666,-170.4595"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge38" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M1940.9111,-167.2535C1922.4873,-159.2781 1900.6786,-151.2197 1880,-147 1818.5848,-134.4676 808.5081,-150.1242 752,-123 731.856,-113.3308 716.5019,-92.1803 707.4076,-76.7261"/>
<polygon fill="#000000" stroke="#000000" points="1939.6541,-170.525 1950.2131,-171.3957 1942.5017,-164.1304 1939.6541,-170.525"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge39" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M1940.8979,-167.3176C1922.4722,-159.3513 1900.6657,-151.2823 1880,-147 1688.8761,-107.3962 1188.7185,-179.8596 1002,-123 971.1336,-113.6006 940.4919,-92.1687 920.9743,-76.5824"/>
<polygon fill="#000000" stroke="#000000" points="1939.6417,-170.5893 1950.2013,-171.4535 1942.4853,-164.1929 1939.6417,-170.5893"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge40" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M2016.9537,-165.6812C2028.0535,-158.39 2041.0401,-151.1937 2054,-147 2129.4393,-122.5885 2339.3265,-158.9481 2410,-123 2429.9161,-112.8696 2445.3147,-91.8093 2454.4817,-76.5022"/>
<polygon fill="#000000" stroke="#000000" points="2014.7538,-162.9462 2008.493,-171.4933 2018.7174,-168.7159 2014.7538,-162.9462"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge41" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M2019.744,-165.7537C2030.3589,-159.0214 2042.3568,-152.135 2054,-147 2090.3083,-130.9868 2103.1369,-137.6911 2140,-123 2172.7165,-109.9614 2208.0869,-90.6294 2232.2758,-76.5308"/>
<polygon fill="#000000" stroke="#000000" points="2017.6557,-162.937 2011.1909,-171.3308 2021.4792,-168.8006 2017.6557,-162.937"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge42" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2016.8964,-165.5003C2027.9917,-158.1949 2040.9901,-151.0357 2054,-147 2172.5422,-110.2277 2498.284,-172.7305 2612,-123 2634.2857,-113.254 2653.1505,-92.1186 2664.7233,-76.6888"/>
<polygon fill="#000000" stroke="#000000" points="2014.6854,-162.7735 2008.4424,-171.3337 2018.661,-168.5351 2014.6854,-162.7735"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge43" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2016.6013,-165.5888C2027.7526,-158.2148 2040.8613,-150.9904 2054,-147 2136.0093,-122.0928 2747.1125,-158.769 2825,-123 2846.1007,-113.3097 2863.0539,-92.1634 2873.2801,-76.7159"/>
<polygon fill="#000000" stroke="#000000" points="2014.3363,-162.9002 2008.1145,-171.4758 2018.3261,-168.6519 2014.3363,-162.9002"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge44" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M1939.9317,-167.3013C1921.6854,-159.5072 1900.2595,-151.5634 1880,-147 1711.4488,-109.0346 1657.3565,-173.081 1492,-123 1459.3633,-113.1154 1426.0892,-92.0071 1404.5972,-76.6215"/>
<polygon fill="#000000" stroke="#000000" points="1938.5965,-170.5374 1949.1606,-171.3447 1941.4057,-164.1258 1938.5965,-170.5374"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge45" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M1940.4334,-167.2298C1922.0988,-159.3398 1900.4795,-151.3479 1880,-147 1739.2602,-117.1203 1368.2104,-172.1798 1233,-123 1206.7605,-113.456 1182.2384,-92.2811 1166.7534,-76.7869"/>
<polygon fill="#000000" stroke="#000000" points="1939.1371,-170.4834 1949.6983,-171.3266 1941.968,-164.0814 1939.1371,-170.4834"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge46" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M1937.9235,-167.2328C1920.0675,-159.7659 1899.4264,-152.0603 1880,-147 1799.3396,-125.9893 1767.1063,-163.0378 1694,-123 1674.5302,-112.3371 1659.1437,-91.5976 1649.8554,-76.5066"/>
<polygon fill="#000000" stroke="#000000" points="1936.9606,-170.6275 1947.5316,-171.3383 1939.7111,-164.1905 1936.9606,-170.6275"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge47" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M1958.4318,-164.4206C1930.1718,-138.7119 1886.9179,-99.3628 1861.8525,-76.5603"/>
<polygon fill="#000000" stroke="#000000" points="1956.2251,-167.1447 1965.9774,-171.285 1960.9356,-161.9667 1956.2251,-167.1447"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node67" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2074.5,-171.5C2074.5,-171.5 2175.5,-171.5 2175.5,-171.5 2181.5,-171.5 2187.5,-177.5 2187.5,-183.5 2187.5,-183.5 2187.5,-195.5 2187.5,-195.5 2187.5,-201.5 2181.5,-207.5 2175.5,-207.5 2175.5,-207.5 2074.5,-207.5 2074.5,-207.5 2068.5,-207.5 2062.5,-201.5 2062.5,-195.5 2062.5,-195.5 2062.5,-183.5 2062.5,-183.5 2062.5,-177.5 2068.5,-171.5 2074.5,-171.5"/>
<text text-anchor="middle" x="2125" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge48" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M2120.1334,-171.285C2114.2563,-149.2878 2104.3087,-112.0554 2097.4606,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2100.788,-85.318 2094.8253,-76.5603 2094.0252,-87.1249 2100.788,-85.318"/>
</g>
</g>
</svg>
