
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /home/xilinx/software/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/xilinx/software/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'francesco.santambrogio' on host 'nags27.local.necst.it' (Linux_x86_64 version 5.15.0-102-generic) on Fri May 31 12:47:08 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie'
Sourcing Tcl script 'setup_marginal_aie.tcl'
INFO: [HLS 200-1510] Running: open_project setup_marginal_aie 
INFO: [HLS 200-10] Creating and opening project '/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie/setup_marginal_aie'.
INFO: [HLS 200-1510] Running: set_top setup_marginal_aie 
INFO: [HLS 200-1510] Running: add_files /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp -cflags  -g 
INFO: [HLS 200-10] Adding design file '/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie/setup_marginal_aie/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvc1902-vsvd1760-2MP-e-S 
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsvd1760-2MP-e-S'
INFO: [HLS 200-1510] Running: create_clock -period 299.996999MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname setup_marginal_aie 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 874.457 MB.
INFO: [HLS 200-10] Analyzing design file '/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.57 seconds. CPU system time: 1.05 seconds. Elapsed time: 6.64 seconds; current allocated memory: 876.379 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.38 seconds. CPU system time: 0.89 seconds. Elapsed time: 5.28 seconds; current allocated memory: 877.156 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 877.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 877.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 877.676 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43) in function 'setup_marginal_aie' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 898.910 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 898.910 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'setup_marginal_aie' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
WARNING: [HLS 200-880] The II Violation in module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('s_write_ln45', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:45) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:45) and axis write operation ('s_write_ln44', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('s_write_ln46', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:46) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:46) and axis write operation ('s_write_ln44', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('s_write_ln47', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:47) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:47) and axis write operation ('s_write_ln44', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('s_write_ln48', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:48) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:48) and axis write operation ('s_write_ln44', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis write operation ('s_write_ln51', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:51) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:51) and axis write operation ('s_write_ln44', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 10, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.44 seconds; current allocated memory: 899.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 899.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setup_marginal_aie' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 900.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 900.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 901.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setup_marginal_aie' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'setup_marginal_aie/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'setup_marginal_aie/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'setup_marginal_aie/histogram_rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'setup_marginal_aie/s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'setup_marginal_aie' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'image_size', 'histogram_rows' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'setup_marginal_aie'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 903.918 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 907.645 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 912.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for setup_marginal_aie.
INFO: [VLOG 209-307] Generating Verilog RTL for setup_marginal_aie.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.4 seconds. CPU system time: 2.16 seconds. Elapsed time: 16.47 seconds; current allocated memory: 37.965 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.523 ; gain = 86.992 ; free physical = 29123 ; free virtual = 257544
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
Running package_xo -xo_path /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie/setup_marginal_aie/solution/impl/export.xo -kernel_name setup_marginal_aie -kernel_xml /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie/setup_marginal_aie/solution/impl/ip/../kernel/kernel.xml -kernel_files /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp -ip_directory /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie/setup_marginal_aie/solution/impl/ip/ip_unzip_dir -design_xml /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie/setup_marginal_aie/solution/.autopilot/db/setup_marginal_aie.design.xml -debug_directory /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie/setup_marginal_aie/solution/.debug -hls_directory /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie/setup_marginal_aie/solution/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Fri May 31 12:47:49 2024...
INFO: [HLS 200-802] Generated output file setup_marginal_aie/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19 seconds. CPU system time: 1.54 seconds. Elapsed time: 29.36 seconds; current allocated memory: 6.805 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 36.95 seconds. Total CPU system time: 4.78 seconds. Total elapsed time: 51.63 seconds; peak allocated memory: 919.227 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri May 31 12:47:59 2024...
