CPU_Datapath
============

All files here were written by Gabe Harms

This program was written in verilog in order to simluate the various components in a CPU datapath. The cpu.v
is the main program and calls on all other verilog files. The program is simluated using software called modelsim.
