
ECSE444_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3d8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000af8  0800c598  0800c598  0000d598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d090  0800d090  0000f0a8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d090  0800d090  0000e090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d098  0800d098  0000f0a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d098  0800d098  0000e098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d09c  0800d09c  0000e09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a8  20000000  0800d0a0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ee4  200000a8  0800d148  0000f0a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f8c  0800d148  0000ff8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f0a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024e0a  00000000  00000000  0000f0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047df  00000000  00000000  00033ee2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c58  00000000  00000000  000386c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015f0  00000000  00000000  0003a320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f93d  00000000  00000000  0003b910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002329a  00000000  00000000  0006b24d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011bd3d  00000000  00000000  0008e4e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001aa224  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000818c  00000000  00000000  001aa2dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001b2468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  001b24d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001b25d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200000a8 	.word	0x200000a8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800c580 	.word	0x0800c580

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200000ac 	.word	0x200000ac
 80001fc:	0800c580 	.word	0x0800c580

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr

08000214 <strlen>:
 8000214:	4603      	mov	r3, r0
 8000216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021a:	2a00      	cmp	r2, #0
 800021c:	d1fb      	bne.n	8000216 <strlen+0x2>
 800021e:	1a18      	subs	r0, r3, r0
 8000220:	3801      	subs	r0, #1
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <transmit_char>:
/**
 * Transmission and reception macros
 */

#ifndef USE_ITM
	static void transmit_char(char ch){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Transmit(&UART_HANDLE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000606:	1df9      	adds	r1, r7, #7
 8000608:	f04f 33ff 	mov.w	r3, #4294967295
 800060c:	2201      	movs	r2, #1
 800060e:	4803      	ldr	r0, [pc, #12]	@ (800061c <transmit_char+0x20>)
 8000610:	f009 fe8c 	bl	800a32c <HAL_UART_Transmit>
	}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000324 	.word	0x20000324

08000620 <receive_char>:
	static char receive_char(){
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
		char ch;
		HAL_UART_Receive(&UART_HANDLE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000626:	1df9      	adds	r1, r7, #7
 8000628:	f04f 33ff 	mov.w	r3, #4294967295
 800062c:	2201      	movs	r2, #1
 800062e:	4804      	ldr	r0, [pc, #16]	@ (8000640 <receive_char+0x20>)
 8000630:	f009 ff0a 	bl	800a448 <HAL_UART_Receive>
		return ch;
 8000634:	79fb      	ldrb	r3, [r7, #7]
	}
 8000636:	4618      	mov	r0, r3
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000324 	.word	0x20000324

08000644 <__io_putchar>:
/**
 * @brief PUTCHAR_PROTOTYPE function, called from printf
 * @param ch 	: Char to be written to console
 * @return
 */
PUTCHAR_PROTOTYPE{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]

	transmit_char((char) ch);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff ffd3 	bl	80005fc <transmit_char>

	return 0;
 8000656:	2300      	movs	r3, #0
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <__io_getchar>:
/**
 * @brief GETCHAR_PROTOTYPE function, called from scanf
 * @return read out character
 */
GETCHAR_PROTOTYPE{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
	char ch;

	ch = receive_char();
 8000666:	f7ff ffdb 	bl	8000620 <receive_char>
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
	transmit_char(ch);
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ffc3 	bl	80005fc <transmit_char>

	return (int)ch;
 8000676:	79fb      	ldrb	r3, [r7, #7]
}
 8000678:	4618      	mov	r0, r3
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <getDistance>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint16_t getDistance(uint32_t time) {
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	float speed_of_sound = 0.0343f; // in centimeters per microsecond
 8000688:	4b0f      	ldr	r3, [pc, #60]	@ (80006c8 <getDistance+0x48>)
 800068a:	60fb      	str	r3, [r7, #12]
	uint16_t distance = ((float)time * speed_of_sound) / 2.0f + 0.5f; // divide by 2 due to round trip, +0.5f to round to nearest int
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	ee07 3a90 	vmov	s15, r3
 8000692:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000696:	edd7 7a03 	vldr	s15, [r7, #12]
 800069a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800069e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80006a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006a6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80006aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006b2:	ee17 3a90 	vmov	r3, s15
 80006b6:	817b      	strh	r3, [r7, #10]
	return distance;
 80006b8:	897b      	ldrh	r3, [r7, #10]
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	3714      	adds	r7, #20
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	3d0c7e28 	.word	0x3d0c7e28

080006cc <WIFI_Init_main>:

static void WIFI_Init_main(){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0

	hwifi.handle = &hspi3;
 80006d0:	4b13      	ldr	r3, [pc, #76]	@ (8000720 <WIFI_Init_main+0x54>)
 80006d2:	4a14      	ldr	r2, [pc, #80]	@ (8000724 <WIFI_Init_main+0x58>)
 80006d4:	601a      	str	r2, [r3, #0]
	hwifi.ssid = ssid;
 80006d6:	4b12      	ldr	r3, [pc, #72]	@ (8000720 <WIFI_Init_main+0x54>)
 80006d8:	4a13      	ldr	r2, [pc, #76]	@ (8000728 <WIFI_Init_main+0x5c>)
 80006da:	605a      	str	r2, [r3, #4]
	hwifi.passphrase = passphrase;
 80006dc:	4b10      	ldr	r3, [pc, #64]	@ (8000720 <WIFI_Init_main+0x54>)
 80006de:	4a13      	ldr	r2, [pc, #76]	@ (800072c <WIFI_Init_main+0x60>)
 80006e0:	609a      	str	r2, [r3, #8]
	hwifi.securityType = WPA_MIXED;
 80006e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <WIFI_Init_main+0x54>)
 80006e4:	2203      	movs	r2, #3
 80006e6:	731a      	strb	r2, [r3, #12]
	hwifi.DHCP = SET;
 80006e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <WIFI_Init_main+0x54>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	735a      	strb	r2, [r3, #13]
	hwifi.ipStatus = IP_V4;
 80006ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <WIFI_Init_main+0x54>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	739a      	strb	r2, [r3, #14]
	hwifi.transportProtocol = WIFI_TCP_PROTOCOL;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000720 <WIFI_Init_main+0x54>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	73da      	strb	r2, [r3, #15]
	hwifi.port = 8080;
 80006fa:	4b09      	ldr	r3, [pc, #36]	@ (8000720 <WIFI_Init_main+0x54>)
 80006fc:	f641 7290 	movw	r2, #8080	@ 0x1f90
 8000700:	821a      	strh	r2, [r3, #16]
	snprintf(hwifi.remoteIpAddress, sizeof(hwifi.remoteIpAddress), "%s", remoteIpAddress);
 8000702:	4b0b      	ldr	r3, [pc, #44]	@ (8000730 <WIFI_Init_main+0x64>)
 8000704:	4a0b      	ldr	r2, [pc, #44]	@ (8000734 <WIFI_Init_main+0x68>)
 8000706:	2120      	movs	r1, #32
 8000708:	480b      	ldr	r0, [pc, #44]	@ (8000738 <WIFI_Init_main+0x6c>)
 800070a:	f00a fe9f 	bl	800b44c <sniprintf>
	hwifi.remotePort = 8080;
 800070e:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <WIFI_Init_main+0x54>)
 8000710:	f641 7290 	movw	r2, #8080	@ 0x1f90
 8000714:	825a      	strh	r2, [r3, #18]

	WIFI_Init(&hwifi);
 8000716:	4802      	ldr	r0, [pc, #8]	@ (8000720 <WIFI_Init_main+0x54>)
 8000718:	f002 f900 	bl	800291c <WIFI_Init>
}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	2000043c 	.word	0x2000043c
 8000724:	200001dc 	.word	0x200001dc
 8000728:	20000008 	.word	0x20000008
 800072c:	20000010 	.word	0x20000010
 8000730:	20000020 	.word	0x20000020
 8000734:	0800c598 	.word	0x0800c598
 8000738:	20000461 	.word	0x20000461

0800073c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b096      	sub	sp, #88	@ 0x58
 8000740:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000742:	f002 fd0b 	bl	800315c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000746:	f000 fa1b 	bl	8000b80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800074a:	f000 fd2b 	bl	80011a4 <MX_GPIO_Init>
  MX_DMA_Init();
 800074e:	f000 fcff 	bl	8001150 <MX_DMA_Init>
  MX_TIM3_Init();
 8000752:	f000 fbeb 	bl	8000f2c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000756:	f000 fcaf 	bl	80010b8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800075a:	f000 fb4d 	bl	8000df8 <MX_TIM2_Init>
  MX_I2C2_Init();
 800075e:	f000 fa95 	bl	8000c8c <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 8000762:	f000 fad3 	bl	8000d0c <MX_OCTOSPI1_Init>
  MX_SPI3_Init();
 8000766:	f000 fb09 	bl	8000d7c <MX_SPI3_Init>
  MX_DAC1_Init();
 800076a:	f000 fa5b 	bl	8000c24 <MX_DAC1_Init>
  MX_TIM4_Init();
 800076e:	f000 fc55 	bl	800101c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000772:	2100      	movs	r1, #0
 8000774:	48ac      	ldr	r0, [pc, #688]	@ (8000a28 <main+0x2ec>)
 8000776:	f008 f8bd 	bl	80088f4 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 800077a:	2104      	movs	r1, #4
 800077c:	48aa      	ldr	r0, [pc, #680]	@ (8000a28 <main+0x2ec>)
 800077e:	f008 f9b5 	bl	8008aec <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000782:	2108      	movs	r1, #8
 8000784:	48a9      	ldr	r0, [pc, #676]	@ (8000a2c <main+0x2f0>)
 8000786:	f007 ff4d 	bl	8008624 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim4);
 800078a:	48a9      	ldr	r0, [pc, #676]	@ (8000a30 <main+0x2f4>)
 800078c:	f007 fe80 	bl	8008490 <HAL_TIM_Base_Start>

  BSP_TSENSOR_Init();
 8000790:	f001 fc34 	bl	8001ffc <BSP_TSENSOR_Init>
  BSP_QSPI_Init();
 8000794:	f000 ffe8 	bl	8001768 <BSP_QSPI_Init>

  sprintf(output, "Initializing\r\n");
 8000798:	49a6      	ldr	r1, [pc, #664]	@ (8000a34 <main+0x2f8>)
 800079a:	48a7      	ldr	r0, [pc, #668]	@ (8000a38 <main+0x2fc>)
 800079c:	f00a fe8c 	bl	800b4b8 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007a0:	48a5      	ldr	r0, [pc, #660]	@ (8000a38 <main+0x2fc>)
 80007a2:	f7ff fd37 	bl	8000214 <strlen>
 80007a6:	4603      	mov	r3, r0
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007ae:	49a2      	ldr	r1, [pc, #648]	@ (8000a38 <main+0x2fc>)
 80007b0:	48a2      	ldr	r0, [pc, #648]	@ (8000a3c <main+0x300>)
 80007b2:	f009 fdbb 	bl	800a32c <HAL_UART_Transmit>



  // WiFi
  WIFI_Init_main();
 80007b6:	f7ff ff89 	bl	80006cc <WIFI_Init_main>
  WIFI_StatusTypeDef status = WIFI_JoinNetwork(&hwifi);
 80007ba:	48a1      	ldr	r0, [pc, #644]	@ (8000a40 <main+0x304>)
 80007bc:	f002 f986 	bl	8002acc <WIFI_JoinNetwork>
 80007c0:	4603      	mov	r3, r0
 80007c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status != WIFI_OK) {
 80007c6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d010      	beq.n	80007f0 <main+0xb4>
  	  sprintf(output, "Wi-Fi connection FAILED!\r\n");
 80007ce:	499d      	ldr	r1, [pc, #628]	@ (8000a44 <main+0x308>)
 80007d0:	4899      	ldr	r0, [pc, #612]	@ (8000a38 <main+0x2fc>)
 80007d2:	f00a fe71 	bl	800b4b8 <siprintf>
  	  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007d6:	4898      	ldr	r0, [pc, #608]	@ (8000a38 <main+0x2fc>)
 80007d8:	f7ff fd1c 	bl	8000214 <strlen>
 80007dc:	4603      	mov	r3, r0
 80007de:	b29a      	uxth	r2, r3
 80007e0:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007e4:	4994      	ldr	r1, [pc, #592]	@ (8000a38 <main+0x2fc>)
 80007e6:	4895      	ldr	r0, [pc, #596]	@ (8000a3c <main+0x300>)
 80007e8:	f009 fda0 	bl	800a32c <HAL_UART_Transmit>
      while (1);
 80007ec:	bf00      	nop
 80007ee:	e7fd      	b.n	80007ec <main+0xb0>
  }
  sprintf(output, "Wi-Fi connected successfully!\r\n");
 80007f0:	4995      	ldr	r1, [pc, #596]	@ (8000a48 <main+0x30c>)
 80007f2:	4891      	ldr	r0, [pc, #580]	@ (8000a38 <main+0x2fc>)
 80007f4:	f00a fe60 	bl	800b4b8 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007f8:	488f      	ldr	r0, [pc, #572]	@ (8000a38 <main+0x2fc>)
 80007fa:	f7ff fd0b 	bl	8000214 <strlen>
 80007fe:	4603      	mov	r3, r0
 8000800:	b29a      	uxth	r2, r3
 8000802:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000806:	498c      	ldr	r1, [pc, #560]	@ (8000a38 <main+0x2fc>)
 8000808:	488c      	ldr	r0, [pc, #560]	@ (8000a3c <main+0x300>)
 800080a:	f009 fd8f 	bl	800a32c <HAL_UART_Transmit>

  sprintf(output, "IP: %s\r\n", hwifi.ipAddress);
 800080e:	4a8f      	ldr	r2, [pc, #572]	@ (8000a4c <main+0x310>)
 8000810:	498f      	ldr	r1, [pc, #572]	@ (8000a50 <main+0x314>)
 8000812:	4889      	ldr	r0, [pc, #548]	@ (8000a38 <main+0x2fc>)
 8000814:	f00a fe50 	bl	800b4b8 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)output, strlen(output), 1000);
 8000818:	4887      	ldr	r0, [pc, #540]	@ (8000a38 <main+0x2fc>)
 800081a:	f7ff fcfb 	bl	8000214 <strlen>
 800081e:	4603      	mov	r3, r0
 8000820:	b29a      	uxth	r2, r3
 8000822:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000826:	4984      	ldr	r1, [pc, #528]	@ (8000a38 <main+0x2fc>)
 8000828:	4884      	ldr	r0, [pc, #528]	@ (8000a3c <main+0x300>)
 800082a:	f009 fd7f 	bl	800a32c <HAL_UART_Transmit>

  WIFI_SetupSocket(&hwifi);
 800082e:	4884      	ldr	r0, [pc, #528]	@ (8000a40 <main+0x304>)
 8000830:	f002 fa88 	bl	8002d44 <WIFI_SetupSocket>
  }*/




  BSP_QSPI_Erase_Block(writeAddress); // Collecting baseline data for comparison
 8000834:	4b87      	ldr	r3, [pc, #540]	@ (8000a54 <main+0x318>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4618      	mov	r0, r3
 800083a:	f001 f8eb 	bl	8001a14 <BSP_QSPI_Erase_Block>

  //speaker sound array initializtion
  for (int i = 0; i < 19; i ++) { //note C4
 800083e:	2300      	movs	r3, #0
 8000840:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000842:	e02f      	b.n	80008a4 <main+0x168>
  				  c[i] = (uint16_t) ( (arm_sin_f32( (float)sin_Value / 76.0f * 2.0f * PI ) + 1.0f) * 2000.0f );
 8000844:	4b84      	ldr	r3, [pc, #528]	@ (8000a58 <main+0x31c>)
 8000846:	881b      	ldrh	r3, [r3, #0]
 8000848:	ee07 3a90 	vmov	s15, r3
 800084c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000850:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8000a5c <main+0x320>
 8000854:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000858:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800085c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8000a60 <main+0x324>
 8000860:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000864:	eeb0 0a67 	vmov.f32	s0, s15
 8000868:	f00a fcd6 	bl	800b218 <arm_sin_f32>
 800086c:	eef0 7a40 	vmov.f32	s15, s0
 8000870:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000874:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000878:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8000a64 <main+0x328>
 800087c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000880:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000884:	ee17 3a90 	vmov	r3, s15
 8000888:	b299      	uxth	r1, r3
 800088a:	4a77      	ldr	r2, [pc, #476]	@ (8000a68 <main+0x32c>)
 800088c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800088e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  				  sin_Value += 4;
 8000892:	4b71      	ldr	r3, [pc, #452]	@ (8000a58 <main+0x31c>)
 8000894:	881b      	ldrh	r3, [r3, #0]
 8000896:	3304      	adds	r3, #4
 8000898:	b29a      	uxth	r2, r3
 800089a:	4b6f      	ldr	r3, [pc, #444]	@ (8000a58 <main+0x31c>)
 800089c:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < 19; i ++) { //note C4
 800089e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008a0:	3301      	adds	r3, #1
 80008a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80008a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008a6:	2b12      	cmp	r3, #18
 80008a8:	ddcc      	ble.n	8000844 <main+0x108>
  		}


  ScanPoint baselineData;
  for (int i = 0; i < sweepDegree; i += 2) {
 80008aa:	2300      	movs	r3, #0
 80008ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80008ae:	e02a      	b.n	8000906 <main+0x1ca>

	  if(state == DISPLAY) {
 80008b0:	4b6e      	ldr	r3, [pc, #440]	@ (8000a6c <main+0x330>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d109      	bne.n	80008ce <main+0x192>
		  uint16_t x_cm = getDistance(micro_sec);
 80008ba:	4b6d      	ldr	r3, [pc, #436]	@ (8000a70 <main+0x334>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff fede 	bl	8000680 <getDistance>
 80008c4:	4603      	mov	r3, r0
 80008c6:	83fb      	strh	r3, [r7, #30]
		  baselineData.distance = x_cm;
 80008c8:	8bfb      	ldrh	r3, [r7, #30]
 80008ca:	837b      	strh	r3, [r7, #26]
 80008cc:	e002      	b.n	80008d4 <main+0x198>
	  } else {
		  baselineData.distance = (uint16_t) 60000; // Not getting the correct distance
 80008ce:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80008d2:	837b      	strh	r3, [r7, #26]
	  }
	  baselineData.angle = (uint16_t) i;
 80008d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	833b      	strh	r3, [r7, #24]

	  stepDeg(2);
 80008da:	2002      	movs	r0, #2
 80008dc:	f000 fdc6 	bl	800146c <stepDeg>
	  HAL_Delay(10);
 80008e0:	200a      	movs	r0, #10
 80008e2:	f002 fcaf 	bl	8003244 <HAL_Delay>

	  BSP_QSPI_Write((uint8_t*)&baselineData, writeAddress, sizeof(baselineData)); // Write to FLASH
 80008e6:	4b5b      	ldr	r3, [pc, #364]	@ (8000a54 <main+0x318>)
 80008e8:	6819      	ldr	r1, [r3, #0]
 80008ea:	f107 0318 	add.w	r3, r7, #24
 80008ee:	2204      	movs	r2, #4
 80008f0:	4618      	mov	r0, r3
 80008f2:	f001 f809 	bl	8001908 <BSP_QSPI_Write>
	  writeAddress += sizeof(baselineData);
 80008f6:	4b57      	ldr	r3, [pc, #348]	@ (8000a54 <main+0x318>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	3304      	adds	r3, #4
 80008fc:	4a55      	ldr	r2, [pc, #340]	@ (8000a54 <main+0x318>)
 80008fe:	6013      	str	r3, [r2, #0]
  for (int i = 0; i < sweepDegree; i += 2) {
 8000900:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000902:	3302      	adds	r3, #2
 8000904:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000906:	4b5b      	ldr	r3, [pc, #364]	@ (8000a74 <main+0x338>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800090c:	429a      	cmp	r2, r3
 800090e:	dbcf      	blt.n	80008b0 <main+0x174>
  }

  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 8000910:	2300      	movs	r3, #0
 8000912:	647b      	str	r3, [r7, #68]	@ 0x44
 8000914:	e009      	b.n	800092a <main+0x1ee>
	  stepDeg(-2);
 8000916:	f06f 0001 	mvn.w	r0, #1
 800091a:	f000 fda7 	bl	800146c <stepDeg>
	  HAL_Delay(10);
 800091e:	200a      	movs	r0, #10
 8000920:	f002 fc90 	bl	8003244 <HAL_Delay>
  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 8000924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000926:	3302      	adds	r3, #2
 8000928:	647b      	str	r3, [r7, #68]	@ 0x44
 800092a:	4b52      	ldr	r3, [pc, #328]	@ (8000a74 <main+0x338>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000930:	429a      	cmp	r2, r3
 8000932:	dbf0      	blt.n	8000916 <main+0x1da>
  }

  ScanPoint readData; // Read the baseline data from flash
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 8000934:	2300      	movs	r3, #0
 8000936:	643b      	str	r3, [r7, #64]	@ 0x40
 8000938:	e009      	b.n	800094e <main+0x212>
	  BSP_QSPI_Read((uint8_t*)&readData, readAddress, sizeof(readData));
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	2204      	movs	r2, #4
 8000940:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8000942:	4618      	mov	r0, r3
 8000944:	f000 ff8e 	bl	8001864 <BSP_QSPI_Read>
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 8000948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800094a:	3304      	adds	r3, #4
 800094c:	643b      	str	r3, [r7, #64]	@ 0x40
 800094e:	4b41      	ldr	r3, [pc, #260]	@ (8000a54 <main+0x318>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000954:	429a      	cmp	r2, r3
 8000956:	d3f0      	bcc.n	800093a <main+0x1fe>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  temp = BSP_TSENSOR_ReadTemp();
 8000958:	f001 fb6c 	bl	8002034 <BSP_TSENSOR_ReadTemp>
 800095c:	eef0 7a40 	vmov.f32	s15, s0
 8000960:	4b45      	ldr	r3, [pc, #276]	@ (8000a78 <main+0x33c>)
 8000962:	edc3 7a00 	vstr	s15, [r3]
		  if (temp >= 10 && s == 0) { //hasn't start
 8000966:	4b44      	ldr	r3, [pc, #272]	@ (8000a78 <main+0x33c>)
 8000968:	edd3 7a00 	vldr	s15, [r3]
 800096c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000970:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000978:	db3d      	blt.n	80009f6 <main+0x2ba>
 800097a:	4b40      	ldr	r3, [pc, #256]	@ (8000a7c <main+0x340>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d139      	bne.n	80009f6 <main+0x2ba>
			 s=0;
 8000982:	4b3e      	ldr	r3, [pc, #248]	@ (8000a7c <main+0x340>)
 8000984:	2200      	movs	r2, #0
 8000986:	601a      	str	r2, [r3, #0]

			 uint32_t currWifiTick = HAL_GetTick();
 8000988:	f002 fc50 	bl	800322c <HAL_GetTick>
 800098c:	6338      	str	r0, [r7, #48]	@ 0x30
			 if (currWifiTick - lastWifiTick >= 2000) // sent every 2 seconds
 800098e:	4b3c      	ldr	r3, [pc, #240]	@ (8000a80 <main+0x344>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800099a:	d320      	bcc.n	80009de <main+0x2a2>
			 {
				 lastWifiTick = currWifiTick;
 800099c:	4a38      	ldr	r2, [pc, #224]	@ (8000a80 <main+0x344>)
 800099e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009a0:	6013      	str	r3, [r2, #0]
				 char message[16];
				 snprintf(message, sizeof(message), "T %d\n", (int) temp);
 80009a2:	4b35      	ldr	r3, [pc, #212]	@ (8000a78 <main+0x33c>)
 80009a4:	edd3 7a00 	vldr	s15, [r3]
 80009a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80009ac:	1d38      	adds	r0, r7, #4
 80009ae:	ee17 3a90 	vmov	r3, s15
 80009b2:	4a34      	ldr	r2, [pc, #208]	@ (8000a84 <main+0x348>)
 80009b4:	2110      	movs	r1, #16
 80009b6:	f00a fd49 	bl	800b44c <sniprintf>

				 const char *debug_msg = "Sending a temperature packet\r\n";
 80009ba:	4b33      	ldr	r3, [pc, #204]	@ (8000a88 <main+0x34c>)
 80009bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
				 HAL_UART_Transmit(&huart1, (uint8_t *)debug_msg, strlen(debug_msg), 1000);
 80009be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80009c0:	f7ff fc28 	bl	8000214 <strlen>
 80009c4:	4603      	mov	r3, r0
 80009c6:	b29a      	uxth	r2, r3
 80009c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80009ce:	481b      	ldr	r0, [pc, #108]	@ (8000a3c <main+0x300>)
 80009d0:	f009 fcac 	bl	800a32c <HAL_UART_Transmit>

				 WIFI_SendTCPData(&hwifi, message);
 80009d4:	1d3b      	adds	r3, r7, #4
 80009d6:	4619      	mov	r1, r3
 80009d8:	4819      	ldr	r0, [pc, #100]	@ (8000a40 <main+0x304>)
 80009da:	f002 fa45 	bl	8002e68 <WIFI_SendTCPData>
			 }

			 HAL_StatusTypeDef ss = HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)c, 19, DAC_ALIGN_12B_R);
 80009de:	2300      	movs	r3, #0
 80009e0:	9300      	str	r3, [sp, #0]
 80009e2:	2313      	movs	r3, #19
 80009e4:	4a20      	ldr	r2, [pc, #128]	@ (8000a68 <main+0x32c>)
 80009e6:	2100      	movs	r1, #0
 80009e8:	4828      	ldr	r0, [pc, #160]	@ (8000a8c <main+0x350>)
 80009ea:	f002 fd83 	bl	80034f4 <HAL_DAC_Start_DMA>
 80009ee:	4603      	mov	r3, r0
 80009f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
		  if (temp >= 10 && s == 0) { //hasn't start
 80009f4:	e010      	b.n	8000a18 <main+0x2dc>
		  }
		  else if (temp < 10) {
 80009f6:	4b20      	ldr	r3, [pc, #128]	@ (8000a78 <main+0x33c>)
 80009f8:	edd3 7a00 	vldr	s15, [r3]
 80009fc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000a00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a08:	d506      	bpl.n	8000a18 <main+0x2dc>
			  s=0;
 8000a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a7c <main+0x340>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
			  //turn off DMA and the speaker
			 HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000a10:	2100      	movs	r1, #0
 8000a12:	481e      	ldr	r0, [pc, #120]	@ (8000a8c <main+0x350>)
 8000a14:	f002 fe3a 	bl	800368c <HAL_DAC_Stop_DMA>
		  }

	  if (clockwise) {
 8000a18:	4b1d      	ldr	r3, [pc, #116]	@ (8000a90 <main+0x354>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d06b      	beq.n	8000af8 <main+0x3bc>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000a20:	2300      	movs	r3, #0
 8000a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a24:	e05f      	b.n	8000ae6 <main+0x3aa>
 8000a26:	bf00      	nop
 8000a28:	20000240 	.word	0x20000240
 8000a2c:	2000028c 	.word	0x2000028c
 8000a30:	200002d8 	.word	0x200002d8
 8000a34:	0800c59c 	.word	0x0800c59c
 8000a38:	200003f4 	.word	0x200003f4
 8000a3c:	20000324 	.word	0x20000324
 8000a40:	2000043c 	.word	0x2000043c
 8000a44:	0800c5ac 	.word	0x0800c5ac
 8000a48:	0800c5c8 	.word	0x0800c5c8
 8000a4c:	20000450 	.word	0x20000450
 8000a50:	0800c5e8 	.word	0x0800c5e8
 8000a54:	20000438 	.word	0x20000438
 8000a58:	200003bc 	.word	0x200003bc
 8000a5c:	42980000 	.word	0x42980000
 8000a60:	40490fdb 	.word	0x40490fdb
 8000a64:	44fa0000 	.word	0x44fa0000
 8000a68:	200003c0 	.word	0x200003c0
 8000a6c:	200003ec 	.word	0x200003ec
 8000a70:	200003f0 	.word	0x200003f0
 8000a74:	20000000 	.word	0x20000000
 8000a78:	200003b8 	.word	0x200003b8
 8000a7c:	200003e8 	.word	0x200003e8
 8000a80:	20000434 	.word	0x20000434
 8000a84:	0800c5f4 	.word	0x0800c5f4
 8000a88:	0800c5fc 	.word	0x0800c5fc
 8000a8c:	200000c4 	.word	0x200000c4
 8000a90:	20000004 	.word	0x20000004
			  if (state == DISPLAY) {
 8000a94:	4b33      	ldr	r3, [pc, #204]	@ (8000b64 <main+0x428>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d11a      	bne.n	8000ad4 <main+0x398>
				  int x_cm = getDistance(micro_sec);
 8000a9e:	4b32      	ldr	r3, [pc, #200]	@ (8000b68 <main+0x42c>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f7ff fdec 	bl	8000680 <getDistance>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	623b      	str	r3, [r7, #32]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000aac:	6a3b      	ldr	r3, [r7, #32]
 8000aae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000ab0:	492e      	ldr	r1, [pc, #184]	@ (8000b6c <main+0x430>)
 8000ab2:	482f      	ldr	r0, [pc, #188]	@ (8000b70 <main+0x434>)
 8000ab4:	f00a fd00 	bl	800b4b8 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000ab8:	482d      	ldr	r0, [pc, #180]	@ (8000b70 <main+0x434>)
 8000aba:	f7ff fbab 	bl	8000214 <strlen>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000ac6:	492a      	ldr	r1, [pc, #168]	@ (8000b70 <main+0x434>)
 8000ac8:	482a      	ldr	r0, [pc, #168]	@ (8000b74 <main+0x438>)
 8000aca:	f009 fc2f 	bl	800a32c <HAL_UART_Transmit>
				  state = MEASURE;
 8000ace:	4b25      	ldr	r3, [pc, #148]	@ (8000b64 <main+0x428>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(2);
 8000ad4:	2002      	movs	r0, #2
 8000ad6:	f000 fcc9 	bl	800146c <stepDeg>
			  HAL_Delay(10);
 8000ada:	200a      	movs	r0, #10
 8000adc:	f002 fbb2 	bl	8003244 <HAL_Delay>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000ae0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ae2:	3302      	adds	r3, #2
 8000ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ae6:	4b24      	ldr	r3, [pc, #144]	@ (8000b78 <main+0x43c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000aec:	429a      	cmp	r2, r3
 8000aee:	dbd1      	blt.n	8000a94 <main+0x358>
		  }
		  clockwise = 0;
 8000af0:	4b22      	ldr	r3, [pc, #136]	@ (8000b7c <main+0x440>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	701a      	strb	r2, [r3, #0]
 8000af6:	e72f      	b.n	8000958 <main+0x21c>
	  } else {
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000af8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b78 <main+0x43c>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000afe:	e029      	b.n	8000b54 <main+0x418>
			  if (state == DISPLAY) {
 8000b00:	4b18      	ldr	r3, [pc, #96]	@ (8000b64 <main+0x428>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d11a      	bne.n	8000b40 <main+0x404>
				  int x_cm = getDistance(micro_sec);
 8000b0a:	4b17      	ldr	r3, [pc, #92]	@ (8000b68 <main+0x42c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff fdb6 	bl	8000680 <getDistance>
 8000b14:	4603      	mov	r3, r0
 8000b16:	627b      	str	r3, [r7, #36]	@ 0x24
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b1c:	4913      	ldr	r1, [pc, #76]	@ (8000b6c <main+0x430>)
 8000b1e:	4814      	ldr	r0, [pc, #80]	@ (8000b70 <main+0x434>)
 8000b20:	f00a fcca 	bl	800b4b8 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000b24:	4812      	ldr	r0, [pc, #72]	@ (8000b70 <main+0x434>)
 8000b26:	f7ff fb75 	bl	8000214 <strlen>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	b29a      	uxth	r2, r3
 8000b2e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000b32:	490f      	ldr	r1, [pc, #60]	@ (8000b70 <main+0x434>)
 8000b34:	480f      	ldr	r0, [pc, #60]	@ (8000b74 <main+0x438>)
 8000b36:	f009 fbf9 	bl	800a32c <HAL_UART_Transmit>
				  state = MEASURE;
 8000b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b64 <main+0x428>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(-2);
 8000b40:	f06f 0001 	mvn.w	r0, #1
 8000b44:	f000 fc92 	bl	800146c <stepDeg>
			  HAL_Delay(10);
 8000b48:	200a      	movs	r0, #10
 8000b4a:	f002 fb7b 	bl	8003244 <HAL_Delay>
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b50:	3b02      	subs	r3, #2
 8000b52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	dcd2      	bgt.n	8000b00 <main+0x3c4>
		  }
		  clockwise = 1;
 8000b5a:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <main+0x440>)
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	701a      	strb	r2, [r3, #0]
	  temp = BSP_TSENSOR_ReadTemp();
 8000b60:	e6fa      	b.n	8000958 <main+0x21c>
 8000b62:	bf00      	nop
 8000b64:	200003ec 	.word	0x200003ec
 8000b68:	200003f0 	.word	0x200003f0
 8000b6c:	0800c61c 	.word	0x0800c61c
 8000b70:	200003f4 	.word	0x200003f4
 8000b74:	20000324 	.word	0x20000324
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	20000004 	.word	0x20000004

08000b80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b096      	sub	sp, #88	@ 0x58
 8000b84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b86:	f107 0314 	add.w	r3, r7, #20
 8000b8a:	2244      	movs	r2, #68	@ 0x44
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f00a fcf7 	bl	800b582 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b94:	463b      	mov	r3, r7
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	609a      	str	r2, [r3, #8]
 8000b9e:	60da      	str	r2, [r3, #12]
 8000ba0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f005 f85c 	bl	8005c60 <HAL_PWREx_ControlVoltageScaling>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000bae:	f000 fbc7 	bl	8001340 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000bb2:	2310      	movs	r3, #16
 8000bb4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000bbe:	2360      	movs	r3, #96	@ 0x60
 8000bc0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000bce:	233c      	movs	r3, #60	@ 0x3c
 8000bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bde:	f107 0314 	add.w	r3, r7, #20
 8000be2:	4618      	mov	r0, r3
 8000be4:	f005 f8e0 	bl	8005da8 <HAL_RCC_OscConfig>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000bee:	f000 fba7 	bl	8001340 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bf2:	230f      	movs	r3, #15
 8000bf4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bf6:	2303      	movs	r3, #3
 8000bf8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c06:	463b      	mov	r3, r7
 8000c08:	2105      	movs	r1, #5
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f005 fce6 	bl	80065dc <HAL_RCC_ClockConfig>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000c16:	f000 fb93 	bl	8001340 <Error_Handler>
  }
}
 8000c1a:	bf00      	nop
 8000c1c:	3758      	adds	r7, #88	@ 0x58
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
	...

08000c24 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08a      	sub	sp, #40	@ 0x28
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	2228      	movs	r2, #40	@ 0x28
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4618      	mov	r0, r3
 8000c32:	f00a fca6 	bl	800b582 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000c36:	4b13      	ldr	r3, [pc, #76]	@ (8000c84 <MX_DAC1_Init+0x60>)
 8000c38:	4a13      	ldr	r2, [pc, #76]	@ (8000c88 <MX_DAC1_Init+0x64>)
 8000c3a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000c3c:	4811      	ldr	r0, [pc, #68]	@ (8000c84 <MX_DAC1_Init+0x60>)
 8000c3e:	f002 fc36 	bl	80034ae <HAL_DAC_Init>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000c48:	f000 fb7a 	bl	8001340 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 8000c50:	230e      	movs	r3, #14
 8000c52:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000c54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c58:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000c62:	2300      	movs	r3, #0
 8000c64:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000c66:	463b      	mov	r3, r7
 8000c68:	2200      	movs	r2, #0
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4805      	ldr	r0, [pc, #20]	@ (8000c84 <MX_DAC1_Init+0x60>)
 8000c6e:	f002 fd71 	bl	8003754 <HAL_DAC_ConfigChannel>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000c78:	f000 fb62 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000c7c:	bf00      	nop
 8000c7e:	3728      	adds	r7, #40	@ 0x28
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	200000c4 	.word	0x200000c4
 8000c88:	40007400 	.word	0x40007400

08000c8c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000c90:	4b1b      	ldr	r3, [pc, #108]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000c92:	4a1c      	ldr	r2, [pc, #112]	@ (8000d04 <MX_I2C2_Init+0x78>)
 8000c94:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 8000c96:	4b1a      	ldr	r3, [pc, #104]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000c98:	4a1b      	ldr	r2, [pc, #108]	@ (8000d08 <MX_I2C2_Init+0x7c>)
 8000c9a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000c9c:	4b18      	ldr	r3, [pc, #96]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ca2:	4b17      	ldr	r3, [pc, #92]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ca8:	4b15      	ldr	r3, [pc, #84]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000cae:	4b14      	ldr	r3, [pc, #80]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cb4:	4b12      	ldr	r3, [pc, #72]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cba:	4b11      	ldr	r3, [pc, #68]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000cc6:	480e      	ldr	r0, [pc, #56]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000cc8:	f003 fcbf 	bl	800464a <HAL_I2C_Init>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000cd2:	f000 fb35 	bl	8001340 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	4809      	ldr	r0, [pc, #36]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000cda:	f004 fa71 	bl	80051c0 <HAL_I2CEx_ConfigAnalogFilter>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000ce4:	f000 fb2c 	bl	8001340 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4805      	ldr	r0, [pc, #20]	@ (8000d00 <MX_I2C2_Init+0x74>)
 8000cec:	f004 fab3 	bl	8005256 <HAL_I2CEx_ConfigDigitalFilter>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000cf6:	f000 fb23 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000138 	.word	0x20000138
 8000d04:	40005800 	.word	0x40005800
 8000d08:	30a175ab 	.word	0x30a175ab

08000d0c <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000d10:	4b18      	ldr	r3, [pc, #96]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d12:	4a19      	ldr	r2, [pc, #100]	@ (8000d78 <MX_OCTOSPI1_Init+0x6c>)
 8000d14:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000d16:	4b17      	ldr	r3, [pc, #92]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000d1c:	4b15      	ldr	r3, [pc, #84]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000d22:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000d28:	4b12      	ldr	r3, [pc, #72]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d2a:	2220      	movs	r2, #32
 8000d2c:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000d2e:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000d34:	4b0f      	ldr	r3, [pc, #60]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8000d40:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000d46:	4b0b      	ldr	r3, [pc, #44]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000d4c:	4b09      	ldr	r3, [pc, #36]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8000d52:	4b08      	ldr	r3, [pc, #32]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000d58:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d5a:	2208      	movs	r2, #8
 8000d5c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000d5e:	4805      	ldr	r0, [pc, #20]	@ (8000d74 <MX_OCTOSPI1_Init+0x68>)
 8000d60:	f004 fac6 	bl	80052f0 <HAL_OSPI_Init>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 8000d6a:	f000 fae9 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	2000018c 	.word	0x2000018c
 8000d78:	a0001000 	.word	0xa0001000

08000d7c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000d80:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000d82:	4a1c      	ldr	r2, [pc, #112]	@ (8000df4 <MX_SPI3_Init+0x78>)
 8000d84:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000d86:	4b1a      	ldr	r3, [pc, #104]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000d88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d8c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000d8e:	4b18      	ldr	r3, [pc, #96]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8000d94:	4b16      	ldr	r3, [pc, #88]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000d96:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8000d9a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d9c:	4b14      	ldr	r3, [pc, #80]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000da2:	4b13      	ldr	r3, [pc, #76]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000da8:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000daa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dae:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000db0:	4b0f      	ldr	r3, [pc, #60]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000db2:	2218      	movs	r2, #24
 8000db4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000db6:	4b0e      	ldr	r3, [pc, #56]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000dc8:	4b09      	ldr	r3, [pc, #36]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000dca:	2207      	movs	r2, #7
 8000dcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000dce:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dd4:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000dd6:	2208      	movs	r2, #8
 8000dd8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000dda:	4805      	ldr	r0, [pc, #20]	@ (8000df0 <MX_SPI3_Init+0x74>)
 8000ddc:	f006 fbd4 	bl	8007588 <HAL_SPI_Init>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000de6:	f000 faab 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	200001dc 	.word	0x200001dc
 8000df4:	40003c00 	.word	0x40003c00

08000df8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b090      	sub	sp, #64	@ 0x40
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dfe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
 8000e0a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000e0c:	f107 031c 	add.w	r3, r7, #28
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	605a      	str	r2, [r3, #4]
 8000e16:	609a      	str	r2, [r3, #8]
 8000e18:	60da      	str	r2, [r3, #12]
 8000e1a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e1c:	f107 0310 	add.w	r3, r7, #16
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	605a      	str	r2, [r3, #4]
 8000e26:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000e28:	463b      	mov	r3, r7
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	609a      	str	r2, [r3, #8]
 8000e32:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e34:	4b3c      	ldr	r3, [pc, #240]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000e36:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8000e3c:	4b3a      	ldr	r3, [pc, #232]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000e3e:	2277      	movs	r2, #119	@ 0x77
 8000e40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e42:	4b39      	ldr	r3, [pc, #228]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000e48:	4b37      	ldr	r3, [pc, #220]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8000e4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e50:	4b35      	ldr	r3, [pc, #212]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e56:	4b34      	ldr	r3, [pc, #208]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e5c:	4832      	ldr	r0, [pc, #200]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000e5e:	f007 fabf 	bl	80083e0 <HAL_TIM_Base_Init>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000e68:	f000 fa6a 	bl	8001340 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e70:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e72:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e76:	4619      	mov	r1, r3
 8000e78:	482b      	ldr	r0, [pc, #172]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000e7a:	f008 fa39 	bl	80092f0 <HAL_TIM_ConfigClockSource>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000e84:	f000 fa5c 	bl	8001340 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000e88:	4827      	ldr	r0, [pc, #156]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000e8a:	f007 fcd1 	bl	8008830 <HAL_TIM_IC_Init>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000e94:	f000 fa54 	bl	8001340 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000e98:	2304      	movs	r3, #4
 8000e9a:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000e9c:	2350      	movs	r3, #80	@ 0x50
 8000e9e:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000ea8:	f107 031c 	add.w	r3, r7, #28
 8000eac:	4619      	mov	r1, r3
 8000eae:	481e      	ldr	r0, [pc, #120]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000eb0:	f008 fae7 	bl	8009482 <HAL_TIM_SlaveConfigSynchro>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8000eba:	f000 fa41 	bl	8001340 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ec6:	f107 0310 	add.w	r3, r7, #16
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4816      	ldr	r0, [pc, #88]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000ece:	f009 f937 	bl	800a140 <HAL_TIMEx_MasterConfigSynchronization>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8000ed8:	f000 fa32 	bl	8001340 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000edc:	2300      	movs	r3, #0
 8000ede:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000eec:	463b      	mov	r3, r7
 8000eee:	2200      	movs	r2, #0
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	480d      	ldr	r0, [pc, #52]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000ef4:	f008 f84b 	bl	8008f8e <HAL_TIM_IC_ConfigChannel>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 8000efe:	f000 fa1f 	bl	8001340 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000f02:	2302      	movs	r3, #2
 8000f04:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000f06:	2302      	movs	r3, #2
 8000f08:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	2204      	movs	r2, #4
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4805      	ldr	r0, [pc, #20]	@ (8000f28 <MX_TIM2_Init+0x130>)
 8000f12:	f008 f83c 	bl	8008f8e <HAL_TIM_IC_ConfigChannel>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_TIM2_Init+0x128>
  {
    Error_Handler();
 8000f1c:	f000 fa10 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f20:	bf00      	nop
 8000f22:	3740      	adds	r7, #64	@ 0x40
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000240 	.word	0x20000240

08000f2c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08e      	sub	sp, #56	@ 0x38
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
 8000f3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f40:	f107 031c 	add.w	r3, r7, #28
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f4c:	463b      	mov	r3, r7
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
 8000f58:	611a      	str	r2, [r3, #16]
 8000f5a:	615a      	str	r2, [r3, #20]
 8000f5c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f5e:	4b2d      	ldr	r3, [pc, #180]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8000f60:	4a2d      	ldr	r2, [pc, #180]	@ (8001018 <MX_TIM3_Init+0xec>)
 8000f62:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 8000f64:	4b2b      	ldr	r3, [pc, #172]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8000f66:	22ef      	movs	r2, #239	@ 0xef
 8000f68:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8000f70:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8000f72:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000f76:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f78:	4b26      	ldr	r3, [pc, #152]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f7e:	4b25      	ldr	r3, [pc, #148]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8000f80:	2280      	movs	r2, #128	@ 0x80
 8000f82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f84:	4823      	ldr	r0, [pc, #140]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8000f86:	f007 fa2b 	bl	80083e0 <HAL_TIM_Base_Init>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000f90:	f000 f9d6 	bl	8001340 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f98:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	481c      	ldr	r0, [pc, #112]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8000fa2:	f008 f9a5 	bl	80092f0 <HAL_TIM_ConfigClockSource>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000fac:	f000 f9c8 	bl	8001340 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000fb0:	4818      	ldr	r0, [pc, #96]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8000fb2:	f007 fad5 	bl	8008560 <HAL_TIM_PWM_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000fbc:	f000 f9c0 	bl	8001340 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fc8:	f107 031c 	add.w	r3, r7, #28
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4811      	ldr	r0, [pc, #68]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8000fd0:	f009 f8b6 	bl	800a140 <HAL_TIMEx_MasterConfigSynchronization>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000fda:	f000 f9b1 	bl	8001340 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fde:	2360      	movs	r3, #96	@ 0x60
 8000fe0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8000fe2:	230a      	movs	r3, #10
 8000fe4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fee:	463b      	mov	r3, r7
 8000ff0:	2208      	movs	r2, #8
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4807      	ldr	r0, [pc, #28]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8000ff6:	f008 f867 	bl	80090c8 <HAL_TIM_PWM_ConfigChannel>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001000:	f000 f99e 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001004:	4803      	ldr	r0, [pc, #12]	@ (8001014 <MX_TIM3_Init+0xe8>)
 8001006:	f001 fa55 	bl	80024b4 <HAL_TIM_MspPostInit>

}
 800100a:	bf00      	nop
 800100c:	3738      	adds	r7, #56	@ 0x38
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	2000028c 	.word	0x2000028c
 8001018:	40000400 	.word	0x40000400

0800101c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b088      	sub	sp, #32
 8001020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001022:	f107 0310 	add.w	r3, r7, #16
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	605a      	str	r2, [r3, #4]
 800102c:	609a      	str	r2, [r3, #8]
 800102e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001030:	1d3b      	adds	r3, r7, #4
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800103a:	4b1d      	ldr	r3, [pc, #116]	@ (80010b0 <MX_TIM4_Init+0x94>)
 800103c:	4a1d      	ldr	r2, [pc, #116]	@ (80010b4 <MX_TIM4_Init+0x98>)
 800103e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001040:	4b1b      	ldr	r3, [pc, #108]	@ (80010b0 <MX_TIM4_Init+0x94>)
 8001042:	2200      	movs	r2, #0
 8001044:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001046:	4b1a      	ldr	r3, [pc, #104]	@ (80010b0 <MX_TIM4_Init+0x94>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 6000;
 800104c:	4b18      	ldr	r3, [pc, #96]	@ (80010b0 <MX_TIM4_Init+0x94>)
 800104e:	f241 7270 	movw	r2, #6000	@ 0x1770
 8001052:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001054:	4b16      	ldr	r3, [pc, #88]	@ (80010b0 <MX_TIM4_Init+0x94>)
 8001056:	2200      	movs	r2, #0
 8001058:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800105a:	4b15      	ldr	r3, [pc, #84]	@ (80010b0 <MX_TIM4_Init+0x94>)
 800105c:	2200      	movs	r2, #0
 800105e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001060:	4813      	ldr	r0, [pc, #76]	@ (80010b0 <MX_TIM4_Init+0x94>)
 8001062:	f007 f9bd 	bl	80083e0 <HAL_TIM_Base_Init>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800106c:	f000 f968 	bl	8001340 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001070:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001074:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001076:	f107 0310 	add.w	r3, r7, #16
 800107a:	4619      	mov	r1, r3
 800107c:	480c      	ldr	r0, [pc, #48]	@ (80010b0 <MX_TIM4_Init+0x94>)
 800107e:	f008 f937 	bl	80092f0 <HAL_TIM_ConfigClockSource>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001088:	f000 f95a 	bl	8001340 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800108c:	2320      	movs	r3, #32
 800108e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001090:	2300      	movs	r3, #0
 8001092:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	4619      	mov	r1, r3
 8001098:	4805      	ldr	r0, [pc, #20]	@ (80010b0 <MX_TIM4_Init+0x94>)
 800109a:	f009 f851 	bl	800a140 <HAL_TIMEx_MasterConfigSynchronization>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80010a4:	f000 f94c 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80010a8:	bf00      	nop
 80010aa:	3720      	adds	r7, #32
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	200002d8 	.word	0x200002d8
 80010b4:	40000800 	.word	0x40000800

080010b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010bc:	4b22      	ldr	r3, [pc, #136]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 80010be:	4a23      	ldr	r2, [pc, #140]	@ (800114c <MX_USART1_UART_Init+0x94>)
 80010c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010c2:	4b21      	ldr	r3, [pc, #132]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 80010c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 80010d8:	2200      	movs	r2, #0
 80010da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 80010de:	220c      	movs	r2, #12
 80010e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010e2:	4b19      	ldr	r3, [pc, #100]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010e8:	4b17      	ldr	r3, [pc, #92]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010ee:	4b16      	ldr	r3, [pc, #88]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010f4:	4b14      	ldr	r3, [pc, #80]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010fa:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001100:	4811      	ldr	r0, [pc, #68]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 8001102:	f009 f8c3 	bl	800a28c <HAL_UART_Init>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800110c:	f000 f918 	bl	8001340 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001110:	2100      	movs	r1, #0
 8001112:	480d      	ldr	r0, [pc, #52]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 8001114:	f009 ffb6 	bl	800b084 <HAL_UARTEx_SetTxFifoThreshold>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800111e:	f000 f90f 	bl	8001340 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001122:	2100      	movs	r1, #0
 8001124:	4808      	ldr	r0, [pc, #32]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 8001126:	f009 ffeb 	bl	800b100 <HAL_UARTEx_SetRxFifoThreshold>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001130:	f000 f906 	bl	8001340 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001134:	4804      	ldr	r0, [pc, #16]	@ (8001148 <MX_USART1_UART_Init+0x90>)
 8001136:	f009 ff6c 	bl	800b012 <HAL_UARTEx_DisableFifoMode>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001140:	f000 f8fe 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20000324 	.word	0x20000324
 800114c:	40013800 	.word	0x40013800

08001150 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001156:	4b12      	ldr	r3, [pc, #72]	@ (80011a0 <MX_DMA_Init+0x50>)
 8001158:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800115a:	4a11      	ldr	r2, [pc, #68]	@ (80011a0 <MX_DMA_Init+0x50>)
 800115c:	f043 0304 	orr.w	r3, r3, #4
 8001160:	6493      	str	r3, [r2, #72]	@ 0x48
 8001162:	4b0f      	ldr	r3, [pc, #60]	@ (80011a0 <MX_DMA_Init+0x50>)
 8001164:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001166:	f003 0304 	and.w	r3, r3, #4
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800116e:	4b0c      	ldr	r3, [pc, #48]	@ (80011a0 <MX_DMA_Init+0x50>)
 8001170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001172:	4a0b      	ldr	r2, [pc, #44]	@ (80011a0 <MX_DMA_Init+0x50>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	6493      	str	r3, [r2, #72]	@ 0x48
 800117a:	4b09      	ldr	r3, [pc, #36]	@ (80011a0 <MX_DMA_Init+0x50>)
 800117c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	603b      	str	r3, [r7, #0]
 8001184:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001186:	2200      	movs	r2, #0
 8001188:	2100      	movs	r1, #0
 800118a:	200b      	movs	r0, #11
 800118c:	f002 f959 	bl	8003442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001190:	200b      	movs	r0, #11
 8001192:	f002 f972 	bl	800347a <HAL_NVIC_EnableIRQ>

}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	40021000 	.word	0x40021000

080011a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08a      	sub	sp, #40	@ 0x28
 80011a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011aa:	f107 0314 	add.w	r3, r7, #20
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	605a      	str	r2, [r3, #4]
 80011b4:	609a      	str	r2, [r3, #8]
 80011b6:	60da      	str	r2, [r3, #12]
 80011b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ba:	4b4c      	ldr	r3, [pc, #304]	@ (80012ec <MX_GPIO_Init+0x148>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011be:	4a4b      	ldr	r2, [pc, #300]	@ (80012ec <MX_GPIO_Init+0x148>)
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011c6:	4b49      	ldr	r3, [pc, #292]	@ (80012ec <MX_GPIO_Init+0x148>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	613b      	str	r3, [r7, #16]
 80011d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d2:	4b46      	ldr	r3, [pc, #280]	@ (80012ec <MX_GPIO_Init+0x148>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d6:	4a45      	ldr	r2, [pc, #276]	@ (80012ec <MX_GPIO_Init+0x148>)
 80011d8:	f043 0302 	orr.w	r3, r3, #2
 80011dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011de:	4b43      	ldr	r3, [pc, #268]	@ (80012ec <MX_GPIO_Init+0x148>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011ea:	4b40      	ldr	r3, [pc, #256]	@ (80012ec <MX_GPIO_Init+0x148>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ee:	4a3f      	ldr	r2, [pc, #252]	@ (80012ec <MX_GPIO_Init+0x148>)
 80011f0:	f043 0310 	orr.w	r3, r3, #16
 80011f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011f6:	4b3d      	ldr	r3, [pc, #244]	@ (80012ec <MX_GPIO_Init+0x148>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fa:	f003 0310 	and.w	r3, r3, #16
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001202:	4b3a      	ldr	r3, [pc, #232]	@ (80012ec <MX_GPIO_Init+0x148>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001206:	4a39      	ldr	r2, [pc, #228]	@ (80012ec <MX_GPIO_Init+0x148>)
 8001208:	f043 0304 	orr.w	r3, r3, #4
 800120c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800120e:	4b37      	ldr	r3, [pc, #220]	@ (80012ec <MX_GPIO_Init+0x148>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001212:	f003 0304 	and.w	r3, r3, #4
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 800121a:	2200      	movs	r2, #0
 800121c:	210f      	movs	r1, #15
 800121e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001222:	f003 f9d7 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, WIFI_RESET_Pin|WIFI_NSS_Pin, GPIO_PIN_RESET);
 8001226:	2200      	movs	r2, #0
 8001228:	f240 1101 	movw	r1, #257	@ 0x101
 800122c:	4830      	ldr	r0, [pc, #192]	@ (80012f0 <MX_GPIO_Init+0x14c>)
 800122e:	f003 f9d1 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8001232:	2200      	movs	r2, #0
 8001234:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001238:	482e      	ldr	r0, [pc, #184]	@ (80012f4 <MX_GPIO_Init+0x150>)
 800123a:	f003 f9cb 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 800123e:	230f      	movs	r3, #15
 8001240:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001242:	2301      	movs	r3, #1
 8001244:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124a:	2300      	movs	r3, #0
 800124c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124e:	f107 0314 	add.w	r3, r7, #20
 8001252:	4619      	mov	r1, r3
 8001254:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001258:	f002 ff20 	bl	800409c <HAL_GPIO_Init>

  /*Configure GPIO pins : WIFI_RESET_Pin WIFI_NSS_Pin */
  GPIO_InitStruct.Pin = WIFI_RESET_Pin|WIFI_NSS_Pin;
 800125c:	f240 1301 	movw	r3, #257	@ 0x101
 8001260:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001262:	2301      	movs	r3, #1
 8001264:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	2300      	movs	r3, #0
 800126c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800126e:	f107 0314 	add.w	r3, r7, #20
 8001272:	4619      	mov	r1, r3
 8001274:	481e      	ldr	r0, [pc, #120]	@ (80012f0 <MX_GPIO_Init+0x14c>)
 8001276:	f002 ff11 	bl	800409c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800127a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800127e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001280:	2302      	movs	r3, #2
 8001282:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001288:	2303      	movs	r3, #3
 800128a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 800128c:	230a      	movs	r3, #10
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	4619      	mov	r1, r3
 8001296:	4816      	ldr	r0, [pc, #88]	@ (80012f0 <MX_GPIO_Init+0x14c>)
 8001298:	f002 ff00 	bl	800409c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800129c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80012a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a2:	2301      	movs	r3, #1
 80012a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012aa:	2300      	movs	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	f107 0314 	add.w	r3, r7, #20
 80012b2:	4619      	mov	r1, r3
 80012b4:	480f      	ldr	r0, [pc, #60]	@ (80012f4 <MX_GPIO_Init+0x150>)
 80012b6:	f002 fef1 	bl	800409c <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_CMD_DATA_READY_Pin */
  GPIO_InitStruct.Pin = WIFI_CMD_DATA_READY_Pin;
 80012ba:	2302      	movs	r3, #2
 80012bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WIFI_CMD_DATA_READY_GPIO_Port, &GPIO_InitStruct);
 80012c8:	f107 0314 	add.w	r3, r7, #20
 80012cc:	4619      	mov	r1, r3
 80012ce:	4808      	ldr	r0, [pc, #32]	@ (80012f0 <MX_GPIO_Init+0x14c>)
 80012d0:	f002 fee4 	bl	800409c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80012d4:	2200      	movs	r2, #0
 80012d6:	2100      	movs	r1, #0
 80012d8:	2007      	movs	r0, #7
 80012da:	f002 f8b2 	bl	8003442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80012de:	2007      	movs	r0, #7
 80012e0:	f002 f8cb 	bl	800347a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012e4:	bf00      	nop
 80012e6:	3728      	adds	r7, #40	@ 0x28
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40021000 	.word	0x40021000
 80012f0:	48001000 	.word	0x48001000
 80012f4:	48000400 	.word	0x48000400

080012f8 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
	if (htim->Channel!=HAL_TIM_ACTIVE_CHANNEL_2) {
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	7f1b      	ldrb	r3, [r3, #28]
 8001304:	2b02      	cmp	r3, #2
 8001306:	d111      	bne.n	800132c <HAL_TIM_IC_CaptureCallback+0x34>
		return;
	}
	if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001310:	d10d      	bne.n	800132e <HAL_TIM_IC_CaptureCallback+0x36>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	7f1b      	ldrb	r3, [r3, #28]
 8001316:	2b02      	cmp	r3, #2
 8001318:	d109      	bne.n	800132e <HAL_TIM_IC_CaptureCallback+0x36>
		micro_sec = TIM2->CCR2;
 800131a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800131e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001320:	4a05      	ldr	r2, [pc, #20]	@ (8001338 <HAL_TIM_IC_CaptureCallback+0x40>)
 8001322:	6013      	str	r3, [r2, #0]
		state = DISPLAY;
 8001324:	4b05      	ldr	r3, [pc, #20]	@ (800133c <HAL_TIM_IC_CaptureCallback+0x44>)
 8001326:	2201      	movs	r2, #1
 8001328:	701a      	strb	r2, [r3, #0]
 800132a:	e000      	b.n	800132e <HAL_TIM_IC_CaptureCallback+0x36>
		return;
 800132c:	bf00      	nop
	}
}
 800132e:	370c      	adds	r7, #12
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	200003f0 	.word	0x200003f0
 800133c:	200003ec 	.word	0x200003ec

08001340 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001344:	b672      	cpsid	i
}
 8001346:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <Error_Handler+0x8>

0800134c <stepMotor>:
#include "motor.h"
#include "main.h"

const uint32_t seq_bit = 0b10011000110001000110001000110001;

void stepMotor(int step) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b086      	sub	sp, #24
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	uint32_t step_bit = (seq_bit >> step * 4) & 0b1111;
 8001354:	4a15      	ldr	r2, [pc, #84]	@ (80013ac <stepMotor+0x60>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	fa22 f303 	lsr.w	r3, r2, r3
 800135e:	f003 030f 	and.w	r3, r3, #15
 8001362:	60fb      	str	r3, [r7, #12]
	uint8_t pin = 0b0001;
 8001364:	2301      	movs	r3, #1
 8001366:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8001368:	2300      	movs	r3, #0
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	e015      	b.n	800139a <stepMotor+0x4e>
		uint32_t pin_state = (step_bit >> i) & 0b1;
 800136e:	68fa      	ldr	r2, [r7, #12]
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	fa22 f303 	lsr.w	r3, r2, r3
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_WritePin(GPIOA, pin, pin_state);
 800137c:	7dfb      	ldrb	r3, [r7, #23]
 800137e:	b29b      	uxth	r3, r3
 8001380:	68ba      	ldr	r2, [r7, #8]
 8001382:	b2d2      	uxtb	r2, r2
 8001384:	4619      	mov	r1, r3
 8001386:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800138a:	f003 f923 	bl	80045d4 <HAL_GPIO_WritePin>
		pin = pin << 1;
 800138e:	7dfb      	ldrb	r3, [r7, #23]
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	3301      	adds	r3, #1
 8001398:	613b      	str	r3, [r7, #16]
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	2b03      	cmp	r3, #3
 800139e:	d9e6      	bls.n	800136e <stepMotor+0x22>
	}
}
 80013a0:	bf00      	nop
 80013a2:	bf00      	nop
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	98c46231 	.word	0x98c46231

080013b0 <stepForward>:

void stepForward(int steps) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 80013b8:	2300      	movs	r3, #0
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	e010      	b.n	80013e0 <stepForward+0x30>
    stepMotor(i % 8);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	425a      	negs	r2, r3
 80013c2:	f003 0307 	and.w	r3, r3, #7
 80013c6:	f002 0207 	and.w	r2, r2, #7
 80013ca:	bf58      	it	pl
 80013cc:	4253      	negpl	r3, r2
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff ffbc 	bl	800134c <stepMotor>
    HAL_Delay(2);
 80013d4:	2002      	movs	r0, #2
 80013d6:	f001 ff35 	bl	8003244 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	3301      	adds	r3, #1
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fa      	ldr	r2, [r7, #12]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	dbea      	blt.n	80013be <stepForward+0xe>
  }
}
 80013e8:	bf00      	nop
 80013ea:	bf00      	nop
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <stepBackward>:

void stepBackward(int steps) {
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b084      	sub	sp, #16
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 80013fa:	2300      	movs	r3, #0
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	e012      	b.n	8001426 <stepBackward+0x34>
    stepMotor(7 - (i % 8));
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	425a      	negs	r2, r3
 8001404:	f003 0307 	and.w	r3, r3, #7
 8001408:	f002 0207 	and.w	r2, r2, #7
 800140c:	bf58      	it	pl
 800140e:	4253      	negpl	r3, r2
 8001410:	f1c3 0307 	rsb	r3, r3, #7
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff ff99 	bl	800134c <stepMotor>
    HAL_Delay(2);
 800141a:	2002      	movs	r0, #2
 800141c:	f001 ff12 	bl	8003244 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	3301      	adds	r3, #1
 8001424:	60fb      	str	r3, [r7, #12]
 8001426:	68fa      	ldr	r2, [r7, #12]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	429a      	cmp	r2, r3
 800142c:	dbe8      	blt.n	8001400 <stepBackward+0xe>
  }
}
 800142e:	bf00      	nop
 8001430:	bf00      	nop
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <absoluteValue>:

float absoluteValue(float x) {
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (x > 0) return x;
 8001442:	edd7 7a01 	vldr	s15, [r7, #4]
 8001446:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800144a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144e:	dd02      	ble.n	8001456 <absoluteValue+0x1e>
 8001450:	edd7 7a01 	vldr	s15, [r7, #4]
 8001454:	e003      	b.n	800145e <absoluteValue+0x26>
	else return -x;
 8001456:	edd7 7a01 	vldr	s15, [r7, #4]
 800145a:	eef1 7a67 	vneg.f32	s15, s15
}
 800145e:	eeb0 0a67 	vmov.f32	s0, s15
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <stepDeg>:

void stepDeg(int deg) {
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
	int steps = (int)(absoluteValue(deg) / 360 * 4096);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	ee07 3a90 	vmov	s15, r3
 800147a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800147e:	eeb0 0a67 	vmov.f32	s0, s15
 8001482:	f7ff ffd9 	bl	8001438 <absoluteValue>
 8001486:	eeb0 7a40 	vmov.f32	s14, s0
 800148a:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80014c0 <stepDeg+0x54>
 800148e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001492:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80014c4 <stepDeg+0x58>
 8001496:	ee67 7a87 	vmul.f32	s15, s15, s14
 800149a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800149e:	ee17 3a90 	vmov	r3, s15
 80014a2:	60fb      	str	r3, [r7, #12]
	if (deg > 0) {
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	dd03      	ble.n	80014b2 <stepDeg+0x46>
		stepForward(steps);
 80014aa:	68f8      	ldr	r0, [r7, #12]
 80014ac:	f7ff ff80 	bl	80013b0 <stepForward>
	} else {
		stepBackward(steps);
	}
}
 80014b0:	e002      	b.n	80014b8 <stepDeg+0x4c>
		stepBackward(steps);
 80014b2:	68f8      	ldr	r0, [r7, #12]
 80014b4:	f7ff ff9d 	bl	80013f2 <stepBackward>
}
 80014b8:	bf00      	nop
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	43b40000 	.word	0x43b40000
 80014c4:	45800000 	.word	0x45800000

080014c8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	@ 0x28
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80014d0:	4b27      	ldr	r3, [pc, #156]	@ (8001570 <I2Cx_MspInit+0xa8>)
 80014d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d4:	4a26      	ldr	r2, [pc, #152]	@ (8001570 <I2Cx_MspInit+0xa8>)
 80014d6:	f043 0302 	orr.w	r3, r3, #2
 80014da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014dc:	4b24      	ldr	r3, [pc, #144]	@ (8001570 <I2Cx_MspInit+0xa8>)
 80014de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e0:	f003 0302 	and.w	r3, r3, #2
 80014e4:	613b      	str	r3, [r7, #16]
 80014e6:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80014e8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80014ec:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80014ee:	2312      	movs	r3, #18
 80014f0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80014f2:	2301      	movs	r3, #1
 80014f4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f6:	2303      	movs	r3, #3
 80014f8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80014fa:	2304      	movs	r3, #4
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	4619      	mov	r1, r3
 8001504:	481b      	ldr	r0, [pc, #108]	@ (8001574 <I2Cx_MspInit+0xac>)
 8001506:	f002 fdc9 	bl	800409c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800150a:	f107 0314 	add.w	r3, r7, #20
 800150e:	4619      	mov	r1, r3
 8001510:	4818      	ldr	r0, [pc, #96]	@ (8001574 <I2Cx_MspInit+0xac>)
 8001512:	f002 fdc3 	bl	800409c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001516:	4b16      	ldr	r3, [pc, #88]	@ (8001570 <I2Cx_MspInit+0xa8>)
 8001518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800151a:	4a15      	ldr	r2, [pc, #84]	@ (8001570 <I2Cx_MspInit+0xa8>)
 800151c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001520:	6593      	str	r3, [r2, #88]	@ 0x58
 8001522:	4b13      	ldr	r3, [pc, #76]	@ (8001570 <I2Cx_MspInit+0xa8>)
 8001524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001526:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800152e:	4b10      	ldr	r3, [pc, #64]	@ (8001570 <I2Cx_MspInit+0xa8>)
 8001530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001532:	4a0f      	ldr	r2, [pc, #60]	@ (8001570 <I2Cx_MspInit+0xa8>)
 8001534:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001538:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800153a:	4b0d      	ldr	r3, [pc, #52]	@ (8001570 <I2Cx_MspInit+0xa8>)
 800153c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800153e:	4a0c      	ldr	r2, [pc, #48]	@ (8001570 <I2Cx_MspInit+0xa8>)
 8001540:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001544:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	210f      	movs	r1, #15
 800154a:	2021      	movs	r0, #33	@ 0x21
 800154c:	f001 ff79 	bl	8003442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001550:	2021      	movs	r0, #33	@ 0x21
 8001552:	f001 ff92 	bl	800347a <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	210f      	movs	r1, #15
 800155a:	2022      	movs	r0, #34	@ 0x22
 800155c:	f001 ff71 	bl	8003442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001560:	2022      	movs	r0, #34	@ 0x22
 8001562:	f001 ff8a 	bl	800347a <HAL_NVIC_EnableIRQ>
}
 8001566:	bf00      	nop
 8001568:	3728      	adds	r7, #40	@ 0x28
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40021000 	.word	0x40021000
 8001574:	48000400 	.word	0x48000400

08001578 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	4a12      	ldr	r2, [pc, #72]	@ (80015cc <I2Cx_Init+0x54>)
 8001584:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a11      	ldr	r2, [pc, #68]	@ (80015d0 <I2Cx_Init+0x58>)
 800158a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2201      	movs	r2, #1
 8001596:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2200      	movs	r2, #0
 800159c:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2200      	movs	r2, #0
 80015a2:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2200      	movs	r2, #0
 80015ae:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff ff89 	bl	80014c8 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f003 f847 	bl	800464a <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80015bc:	2100      	movs	r1, #0
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f003 fdfe 	bl	80051c0 <HAL_I2CEx_ConfigAnalogFilter>
}
 80015c4:	bf00      	nop
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40005800 	.word	0x40005800
 80015d0:	00702681 	.word	0x00702681

080015d4 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	@ 0x28
 80015d8:	af04      	add	r7, sp, #16
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	4608      	mov	r0, r1
 80015de:	4611      	mov	r1, r2
 80015e0:	461a      	mov	r2, r3
 80015e2:	4603      	mov	r3, r0
 80015e4:	72fb      	strb	r3, [r7, #11]
 80015e6:	460b      	mov	r3, r1
 80015e8:	813b      	strh	r3, [r7, #8]
 80015ea:	4613      	mov	r3, r2
 80015ec:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80015ee:	2300      	movs	r3, #0
 80015f0:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80015f2:	7afb      	ldrb	r3, [r7, #11]
 80015f4:	b299      	uxth	r1, r3
 80015f6:	88f8      	ldrh	r0, [r7, #6]
 80015f8:	893a      	ldrh	r2, [r7, #8]
 80015fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015fe:	9302      	str	r3, [sp, #8]
 8001600:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	6a3b      	ldr	r3, [r7, #32]
 8001606:	9300      	str	r3, [sp, #0]
 8001608:	4603      	mov	r3, r0
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	f003 f9fc 	bl	8004a08 <HAL_I2C_Mem_Read>
 8001610:	4603      	mov	r3, r0
 8001612:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001614:	7dfb      	ldrb	r3, [r7, #23]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d004      	beq.n	8001624 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800161a:	7afb      	ldrb	r3, [r7, #11]
 800161c:	4619      	mov	r1, r3
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	f000 f832 	bl	8001688 <I2Cx_Error>
  }
  return status;
 8001624:	7dfb      	ldrb	r3, [r7, #23]
}
 8001626:	4618      	mov	r0, r3
 8001628:	3718      	adds	r7, #24
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}

0800162e <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	b08a      	sub	sp, #40	@ 0x28
 8001632:	af04      	add	r7, sp, #16
 8001634:	60f8      	str	r0, [r7, #12]
 8001636:	4608      	mov	r0, r1
 8001638:	4611      	mov	r1, r2
 800163a:	461a      	mov	r2, r3
 800163c:	4603      	mov	r3, r0
 800163e:	72fb      	strb	r3, [r7, #11]
 8001640:	460b      	mov	r3, r1
 8001642:	813b      	strh	r3, [r7, #8]
 8001644:	4613      	mov	r3, r2
 8001646:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001648:	2300      	movs	r3, #0
 800164a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800164c:	7afb      	ldrb	r3, [r7, #11]
 800164e:	b299      	uxth	r1, r3
 8001650:	88f8      	ldrh	r0, [r7, #6]
 8001652:	893a      	ldrh	r2, [r7, #8]
 8001654:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001658:	9302      	str	r3, [sp, #8]
 800165a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800165c:	9301      	str	r3, [sp, #4]
 800165e:	6a3b      	ldr	r3, [r7, #32]
 8001660:	9300      	str	r3, [sp, #0]
 8001662:	4603      	mov	r3, r0
 8001664:	68f8      	ldr	r0, [r7, #12]
 8001666:	f003 f8bb 	bl	80047e0 <HAL_I2C_Mem_Write>
 800166a:	4603      	mov	r3, r0
 800166c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800166e:	7dfb      	ldrb	r3, [r7, #23]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d004      	beq.n	800167e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001674:	7afb      	ldrb	r3, [r7, #11]
 8001676:	4619      	mov	r1, r3
 8001678:	68f8      	ldr	r0, [r7, #12]
 800167a:	f000 f805 	bl	8001688 <I2Cx_Error>
  }
  return status;
 800167e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001680:	4618      	mov	r0, r3
 8001682:	3718      	adds	r7, #24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	460b      	mov	r3, r1
 8001692:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f003 f873 	bl	8004780 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7ff ff6c 	bl	8001578 <I2Cx_Init>
}
 80016a0:	bf00      	nop
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80016ac:	4802      	ldr	r0, [pc, #8]	@ (80016b8 <SENSOR_IO_Init+0x10>)
 80016ae:	f7ff ff63 	bl	8001578 <I2Cx_Init>
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000590 	.word	0x20000590

080016bc <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af02      	add	r7, sp, #8
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
 80016c6:	460b      	mov	r3, r1
 80016c8:	71bb      	strb	r3, [r7, #6]
 80016ca:	4613      	mov	r3, r2
 80016cc:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80016ce:	79bb      	ldrb	r3, [r7, #6]
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	79f9      	ldrb	r1, [r7, #7]
 80016d4:	2301      	movs	r3, #1
 80016d6:	9301      	str	r3, [sp, #4]
 80016d8:	1d7b      	adds	r3, r7, #5
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	2301      	movs	r3, #1
 80016de:	4803      	ldr	r0, [pc, #12]	@ (80016ec <SENSOR_IO_Write+0x30>)
 80016e0:	f7ff ffa5 	bl	800162e <I2Cx_WriteMultiple>
}
 80016e4:	bf00      	nop
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20000590 	.word	0x20000590

080016f0 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af02      	add	r7, sp, #8
 80016f6:	4603      	mov	r3, r0
 80016f8:	460a      	mov	r2, r1
 80016fa:	71fb      	strb	r3, [r7, #7]
 80016fc:	4613      	mov	r3, r2
 80016fe:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001700:	2300      	movs	r3, #0
 8001702:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001704:	79bb      	ldrb	r3, [r7, #6]
 8001706:	b29a      	uxth	r2, r3
 8001708:	79f9      	ldrb	r1, [r7, #7]
 800170a:	2301      	movs	r3, #1
 800170c:	9301      	str	r3, [sp, #4]
 800170e:	f107 030f 	add.w	r3, r7, #15
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	2301      	movs	r3, #1
 8001716:	4804      	ldr	r0, [pc, #16]	@ (8001728 <SENSOR_IO_Read+0x38>)
 8001718:	f7ff ff5c 	bl	80015d4 <I2Cx_ReadMultiple>

  return read_value;
 800171c:	7bfb      	ldrb	r3, [r7, #15]
}
 800171e:	4618      	mov	r0, r3
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000590 	.word	0x20000590

0800172c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af02      	add	r7, sp, #8
 8001732:	603a      	str	r2, [r7, #0]
 8001734:	461a      	mov	r2, r3
 8001736:	4603      	mov	r3, r0
 8001738:	71fb      	strb	r3, [r7, #7]
 800173a:	460b      	mov	r3, r1
 800173c:	71bb      	strb	r3, [r7, #6]
 800173e:	4613      	mov	r3, r2
 8001740:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001742:	79bb      	ldrb	r3, [r7, #6]
 8001744:	b29a      	uxth	r2, r3
 8001746:	79f9      	ldrb	r1, [r7, #7]
 8001748:	88bb      	ldrh	r3, [r7, #4]
 800174a:	9301      	str	r3, [sp, #4]
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	2301      	movs	r3, #1
 8001752:	4804      	ldr	r0, [pc, #16]	@ (8001764 <SENSOR_IO_ReadMultiple+0x38>)
 8001754:	f7ff ff3e 	bl	80015d4 <I2Cx_ReadMultiple>
 8001758:	4603      	mov	r3, r0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000590 	.word	0x20000590

08001768 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 800176e:	4b3b      	ldr	r3, [pc, #236]	@ (800185c <BSP_QSPI_Init+0xf4>)
 8001770:	4a3b      	ldr	r2, [pc, #236]	@ (8001860 <BSP_QSPI_Init+0xf8>)
 8001772:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8001774:	4839      	ldr	r0, [pc, #228]	@ (800185c <BSP_QSPI_Init+0xf4>)
 8001776:	f003 fe65 	bl	8005444 <HAL_OSPI_DeInit>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e067      	b.n	8001854 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001784:	f000 f990 	bl	8001aa8 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 8001788:	4b34      	ldr	r3, [pc, #208]	@ (800185c <BSP_QSPI_Init+0xf4>)
 800178a:	2204      	movs	r2, #4
 800178c:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 800178e:	4b33      	ldr	r3, [pc, #204]	@ (800185c <BSP_QSPI_Init+0xf4>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8001794:	4b31      	ldr	r3, [pc, #196]	@ (800185c <BSP_QSPI_Init+0xf4>)
 8001796:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800179a:	60da      	str	r2, [r3, #12]
 800179c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80017a0:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	fa93 f3a3 	rbit	r3, r3
 80017a8:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d101      	bne.n	80017b8 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 80017b4:	2320      	movs	r3, #32
 80017b6:	e003      	b.n	80017c0 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	fab3 f383 	clz	r3, r3
 80017be:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b26      	ldr	r3, [pc, #152]	@ (800185c <BSP_QSPI_Init+0xf4>)
 80017c4:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 80017c6:	4b25      	ldr	r3, [pc, #148]	@ (800185c <BSP_QSPI_Init+0xf4>)
 80017c8:	2201      	movs	r2, #1
 80017ca:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 80017cc:	4b23      	ldr	r3, [pc, #140]	@ (800185c <BSP_QSPI_Init+0xf4>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 80017d2:	4b22      	ldr	r3, [pc, #136]	@ (800185c <BSP_QSPI_Init+0xf4>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 80017d8:	4b20      	ldr	r3, [pc, #128]	@ (800185c <BSP_QSPI_Init+0xf4>)
 80017da:	2204      	movs	r2, #4
 80017dc:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80017de:	4b1f      	ldr	r3, [pc, #124]	@ (800185c <BSP_QSPI_Init+0xf4>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 80017e4:	4b1d      	ldr	r3, [pc, #116]	@ (800185c <BSP_QSPI_Init+0xf4>)
 80017e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80017ea:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 80017ec:	4b1b      	ldr	r3, [pc, #108]	@ (800185c <BSP_QSPI_Init+0xf4>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 80017f2:	4b1a      	ldr	r3, [pc, #104]	@ (800185c <BSP_QSPI_Init+0xf4>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 80017f8:	4818      	ldr	r0, [pc, #96]	@ (800185c <BSP_QSPI_Init+0xf4>)
 80017fa:	f003 fd79 	bl	80052f0 <HAL_OSPI_Init>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e025      	b.n	8001854 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 8001808:	4814      	ldr	r0, [pc, #80]	@ (800185c <BSP_QSPI_Init+0xf4>)
 800180a:	f000 f98d 	bl	8001b28 <QSPI_ResetMemory>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 8001814:	2304      	movs	r3, #4
 8001816:	e01d      	b.n	8001854 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8001818:	2101      	movs	r1, #1
 800181a:	4810      	ldr	r0, [pc, #64]	@ (800185c <BSP_QSPI_Init+0xf4>)
 800181c:	f000 fa72 	bl	8001d04 <QSPI_QuadMode>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e014      	b.n	8001854 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 800182a:	2101      	movs	r1, #1
 800182c:	480b      	ldr	r0, [pc, #44]	@ (800185c <BSP_QSPI_Init+0xf4>)
 800182e:	f000 fb15 	bl	8001e5c <QSPI_HighPerfMode>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e00b      	b.n	8001854 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 800183c:	4b07      	ldr	r3, [pc, #28]	@ (800185c <BSP_QSPI_Init+0xf4>)
 800183e:	2202      	movs	r2, #2
 8001840:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001842:	4806      	ldr	r0, [pc, #24]	@ (800185c <BSP_QSPI_Init+0xf4>)
 8001844:	f003 fd54 	bl	80052f0 <HAL_OSPI_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e000      	b.n	8001854 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 8001852:	2300      	movs	r3, #0
}
 8001854:	4618      	mov	r0, r3
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	200005e4 	.word	0x200005e4
 8001860:	a0001000 	.word	0xa0001000

08001864 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b098      	sub	sp, #96	@ 0x60
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001870:	2300      	movs	r3, #0
 8001872:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 8001874:	2300      	movs	r3, #0
 8001876:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 8001878:	23eb      	movs	r3, #235	@ 0xeb
 800187a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 800187c:	2301      	movs	r3, #1
 800187e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 8001880:	2300      	movs	r3, #0
 8001882:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001884:	2300      	movs	r3, #0
 8001886:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 800188c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001890:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 8001892:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001896:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001898:	2300      	movs	r3, #0
 800189a:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 800189c:	23aa      	movs	r3, #170	@ 0xaa
 800189e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 80018a0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80018a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 80018a6:	2300      	movs	r3, #0
 80018a8:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 80018ae:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80018b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 80018b8:	2300      	movs	r3, #0
 80018ba:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 80018bc:	2304      	movs	r3, #4
 80018be:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 80018c0:	2300      	movs	r3, #0
 80018c2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80018c4:	2300      	movs	r3, #0
 80018c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018c8:	f107 0310 	add.w	r3, r7, #16
 80018cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018d0:	4619      	mov	r1, r3
 80018d2:	480c      	ldr	r0, [pc, #48]	@ (8001904 <BSP_QSPI_Read+0xa0>)
 80018d4:	f003 fddd 	bl	8005492 <HAL_OSPI_Command>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e00b      	b.n	80018fa <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018e6:	68f9      	ldr	r1, [r7, #12]
 80018e8:	4806      	ldr	r0, [pc, #24]	@ (8001904 <BSP_QSPI_Read+0xa0>)
 80018ea:	f003 fec6 	bl	800567a <HAL_OSPI_Receive>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e000      	b.n	80018fa <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3760      	adds	r7, #96	@ 0x60
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	200005e4 	.word	0x200005e4

08001908 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b09c      	sub	sp, #112	@ 0x70
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	b2db      	uxtb	r3, r3
 8001918:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800191c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 800191e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	429a      	cmp	r2, r3
 8001924:	d901      	bls.n	800192a <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 800192e:	68ba      	ldr	r2, [r7, #8]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4413      	add	r3, r2
 8001934:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800193a:	2300      	movs	r3, #0
 800193c:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 800193e:	2338      	movs	r3, #56	@ 0x38
 8001940:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001942:	2301      	movs	r3, #1
 8001944:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001946:	2300      	movs	r3, #0
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800194a:	2300      	movs	r3, #0
 800194c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 800194e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001952:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8001954:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001958:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800195a:	2300      	movs	r3, #0
 800195c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800195e:	2300      	movs	r3, #0
 8001960:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 8001962:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001966:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001968:	2300      	movs	r3, #0
 800196a:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001970:	2300      	movs	r3, #0
 8001972:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001974:	2300      	movs	r3, #0
 8001976:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8001978:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800197a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 800197c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800197e:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001980:	4823      	ldr	r0, [pc, #140]	@ (8001a10 <BSP_QSPI_Write+0x108>)
 8001982:	f000 f918 	bl	8001bb6 <QSPI_WriteEnable>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e03b      	b.n	8001a08 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001998:	4619      	mov	r1, r3
 800199a:	481d      	ldr	r0, [pc, #116]	@ (8001a10 <BSP_QSPI_Write+0x108>)
 800199c:	f003 fd79 	bl	8005492 <HAL_OSPI_Command>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e02e      	b.n	8001a08 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80019aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019ae:	68f9      	ldr	r1, [r7, #12]
 80019b0:	4817      	ldr	r0, [pc, #92]	@ (8001a10 <BSP_QSPI_Write+0x108>)
 80019b2:	f003 fdef 	bl	8005594 <HAL_OSPI_Transmit>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e023      	b.n	8001a08 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80019c0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80019c4:	4812      	ldr	r0, [pc, #72]	@ (8001a10 <BSP_QSPI_Write+0x108>)
 80019c6:	f000 f952 	bl	8001c6e <QSPI_AutoPollingMemReady>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e019      	b.n	8001a08 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 80019d4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80019d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80019d8:	4413      	add	r3, r2
 80019da:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 80019dc:	68fa      	ldr	r2, [r7, #12]
 80019de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80019e0:	4413      	add	r3, r2
 80019e2:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 80019e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019e6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80019ea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d203      	bcs.n	80019f8 <BSP_QSPI_Write+0xf0>
 80019f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80019f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	e001      	b.n	80019fc <BSP_QSPI_Write+0xf4>
 80019f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 80019fe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001a00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d3b8      	bcc.n	8001978 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 8001a06:	2300      	movs	r3, #0
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3770      	adds	r7, #112	@ 0x70
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	200005e4 	.word	0x200005e4

08001a14 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b096      	sub	sp, #88	@ 0x58
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 8001a24:	23d8      	movs	r3, #216	@ 0xd8
 8001a26:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 8001a38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8001a3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a42:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001a44:	2300      	movs	r3, #0
 8001a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001a54:	2300      	movs	r3, #0
 8001a56:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001a5c:	4811      	ldr	r0, [pc, #68]	@ (8001aa4 <BSP_QSPI_Erase_Block+0x90>)
 8001a5e:	f000 f8aa 	bl	8001bb6 <QSPI_WriteEnable>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e017      	b.n	8001a9c <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a6c:	f107 0308 	add.w	r3, r7, #8
 8001a70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a74:	4619      	mov	r1, r3
 8001a76:	480b      	ldr	r0, [pc, #44]	@ (8001aa4 <BSP_QSPI_Erase_Block+0x90>)
 8001a78:	f003 fd0b 	bl	8005492 <HAL_OSPI_Command>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e00a      	b.n	8001a9c <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8001a86:	f640 51ac 	movw	r1, #3500	@ 0xdac
 8001a8a:	4806      	ldr	r0, [pc, #24]	@ (8001aa4 <BSP_QSPI_Erase_Block+0x90>)
 8001a8c:	f000 f8ef 	bl	8001c6e <QSPI_AutoPollingMemReady>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e000      	b.n	8001a9c <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3758      	adds	r7, #88	@ 0x58
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	200005e4 	.word	0x200005e4

08001aa8 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b088      	sub	sp, #32
 8001aac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8001aae:	4b1c      	ldr	r3, [pc, #112]	@ (8001b20 <BSP_QSPI_MspInit+0x78>)
 8001ab0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ab2:	4a1b      	ldr	r2, [pc, #108]	@ (8001b20 <BSP_QSPI_MspInit+0x78>)
 8001ab4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab8:	6513      	str	r3, [r2, #80]	@ 0x50
 8001aba:	4b19      	ldr	r3, [pc, #100]	@ (8001b20 <BSP_QSPI_MspInit+0x78>)
 8001abc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ac2:	60bb      	str	r3, [r7, #8]
 8001ac4:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8001ac6:	4b16      	ldr	r3, [pc, #88]	@ (8001b20 <BSP_QSPI_MspInit+0x78>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	4a15      	ldr	r2, [pc, #84]	@ (8001b20 <BSP_QSPI_MspInit+0x78>)
 8001acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ad0:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8001ad2:	4b13      	ldr	r3, [pc, #76]	@ (8001b20 <BSP_QSPI_MspInit+0x78>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	4a12      	ldr	r2, [pc, #72]	@ (8001b20 <BSP_QSPI_MspInit+0x78>)
 8001ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001adc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ade:	4b10      	ldr	r3, [pc, #64]	@ (8001b20 <BSP_QSPI_MspInit+0x78>)
 8001ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae2:	4a0f      	ldr	r2, [pc, #60]	@ (8001b20 <BSP_QSPI_MspInit+0x78>)
 8001ae4:	f043 0310 	orr.w	r3, r3, #16
 8001ae8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aea:	4b0d      	ldr	r3, [pc, #52]	@ (8001b20 <BSP_QSPI_MspInit+0x78>)
 8001aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aee:	f003 0310 	and.w	r3, r3, #16
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8001af6:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001afa:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001afc:	2302      	movs	r3, #2
 8001afe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b04:	2303      	movs	r3, #3
 8001b06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001b08:	230a      	movs	r3, #10
 8001b0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b0c:	f107 030c 	add.w	r3, r7, #12
 8001b10:	4619      	mov	r1, r3
 8001b12:	4804      	ldr	r0, [pc, #16]	@ (8001b24 <BSP_QSPI_MspInit+0x7c>)
 8001b14:	f002 fac2 	bl	800409c <HAL_GPIO_Init>
}
 8001b18:	bf00      	nop
 8001b1a:	3720      	adds	r7, #32
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40021000 	.word	0x40021000
 8001b24:	48001000 	.word	0x48001000

08001b28 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b096      	sub	sp, #88	@ 0x58
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001b34:	2300      	movs	r3, #0
 8001b36:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8001b38:	2366      	movs	r3, #102	@ 0x66
 8001b3a:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001b44:	2300      	movs	r3, #0
 8001b46:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001b50:	2300      	movs	r3, #0
 8001b52:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001b54:	2300      	movs	r3, #0
 8001b56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b60:	f107 0308 	add.w	r3, r7, #8
 8001b64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b68:	4619      	mov	r1, r3
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f003 fc91 	bl	8005492 <HAL_OSPI_Command>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e019      	b.n	8001bae <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001b7a:	2399      	movs	r3, #153	@ 0x99
 8001b7c:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b7e:	f107 0308 	add.w	r3, r7, #8
 8001b82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b86:	4619      	mov	r1, r3
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f003 fc82 	bl	8005492 <HAL_OSPI_Command>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e00a      	b.n	8001bae <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001b98:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f000 f866 	bl	8001c6e <QSPI_AutoPollingMemReady>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e000      	b.n	8001bae <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3758      	adds	r7, #88	@ 0x58
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b09c      	sub	sp, #112	@ 0x70
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8001bc6:	2306      	movs	r3, #6
 8001bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001bde:	2300      	movs	r3, #0
 8001be0:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8001be2:	2300      	movs	r3, #0
 8001be4:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001be6:	2300      	movs	r3, #0
 8001be8:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001bea:	2300      	movs	r3, #0
 8001bec:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bee:	f107 0320 	add.w	r3, r7, #32
 8001bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f003 fc4a 	bl	8005492 <HAL_OSPI_Command>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e02e      	b.n	8001c66 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001c14:	2310      	movs	r3, #16
 8001c16:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001c18:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c1c:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8001c1e:	2305      	movs	r3, #5
 8001c20:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8001c22:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c26:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c30:	f107 0320 	add.w	r3, r7, #32
 8001c34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c38:	4619      	mov	r1, r3
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f003 fc29 	bl	8005492 <HAL_OSPI_Command>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e00d      	b.n	8001c66 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c4a:	f107 030c 	add.w	r3, r7, #12
 8001c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c52:	4619      	mov	r1, r3
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f003 fdb3 	bl	80057c0 <HAL_OSPI_AutoPolling>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e000      	b.n	8001c66 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3770      	adds	r7, #112	@ 0x70
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b09c      	sub	sp, #112	@ 0x70
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
 8001c76:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001c80:	2305      	movs	r3, #5
 8001c82:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001c84:	2301      	movs	r3, #1
 8001c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001c90:	2300      	movs	r3, #0
 8001c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001c94:	2300      	movs	r3, #0
 8001c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001c98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c9c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001caa:	2300      	movs	r3, #0
 8001cac:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001cbe:	2310      	movs	r3, #16
 8001cc0:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001cc2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001cc6:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cc8:	f107 0320 	add.w	r3, r7, #32
 8001ccc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f003 fbdd 	bl	8005492 <HAL_OSPI_Command>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e00c      	b.n	8001cfc <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8001ce2:	f107 030c 	add.w	r3, r7, #12
 8001ce6:	683a      	ldr	r2, [r7, #0]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f003 fd68 	bl	80057c0 <HAL_OSPI_AutoPolling>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e000      	b.n	8001cfc <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3770      	adds	r7, #112	@ 0x70
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b098      	sub	sp, #96	@ 0x60
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001d10:	2300      	movs	r3, #0
 8001d12:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001d18:	2305      	movs	r3, #5
 8001d1a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001d20:	2300      	movs	r3, #0
 8001d22:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001d30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001d34:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001d36:	2300      	movs	r3, #0
 8001d38:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001d42:	2300      	movs	r3, #0
 8001d44:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001d46:	2300      	movs	r3, #0
 8001d48:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d4a:	f107 0310 	add.w	r3, r7, #16
 8001d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d52:	4619      	mov	r1, r3
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f003 fb9c 	bl	8005492 <HAL_OSPI_Command>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e077      	b.n	8001e54 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d64:	f107 030f 	add.w	r3, r7, #15
 8001d68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f003 fc83 	bl	800567a <HAL_OSPI_Receive>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e06a      	b.n	8001e54 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f7ff ff19 	bl	8001bb6 <QSPI_WriteEnable>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e062      	b.n	8001e54 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8001d8e:	78fb      	ldrb	r3, [r7, #3]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d105      	bne.n	8001da0 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8001d94:	7bfb      	ldrb	r3, [r7, #15]
 8001d96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	73fb      	strb	r3, [r7, #15]
 8001d9e:	e004      	b.n	8001daa <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8001da0:	7bfb      	ldrb	r3, [r7, #15]
 8001da2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001daa:	2301      	movs	r3, #1
 8001dac:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001dae:	f107 0310 	add.w	r3, r7, #16
 8001db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001db6:	4619      	mov	r1, r3
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f003 fb6a 	bl	8005492 <HAL_OSPI_Command>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e045      	b.n	8001e54 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001dc8:	f107 030f 	add.w	r3, r7, #15
 8001dcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f003 fbde 	bl	8005594 <HAL_OSPI_Transmit>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e038      	b.n	8001e54 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001de2:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7ff ff41 	bl	8001c6e <QSPI_AutoPollingMemReady>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e02e      	b.n	8001e54 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8001df6:	2305      	movs	r3, #5
 8001df8:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001dfa:	f107 0310 	add.w	r3, r7, #16
 8001dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e02:	4619      	mov	r1, r3
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f003 fb44 	bl	8005492 <HAL_OSPI_Command>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e01f      	b.n	8001e54 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e14:	f107 030f 	add.w	r3, r7, #15
 8001e18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f003 fc2b 	bl	800567a <HAL_OSPI_Receive>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e012      	b.n	8001e54 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001e2e:	7bfb      	ldrb	r3, [r7, #15]
 8001e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d102      	bne.n	8001e3e <QSPI_QuadMode+0x13a>
 8001e38:	78fb      	ldrb	r3, [r7, #3]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d007      	beq.n	8001e4e <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001e3e:	7bfb      	ldrb	r3, [r7, #15]
 8001e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d004      	beq.n	8001e52 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001e48:	78fb      	ldrb	r3, [r7, #3]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e000      	b.n	8001e54 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 8001e52:	2300      	movs	r3, #0
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3760      	adds	r7, #96	@ 0x60
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b098      	sub	sp, #96	@ 0x60
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	460b      	mov	r3, r1
 8001e66:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001e70:	2305      	movs	r3, #5
 8001e72:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001e74:	2301      	movs	r3, #1
 8001e76:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001e80:	2300      	movs	r3, #0
 8001e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001e84:	2300      	movs	r3, #0
 8001e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001e88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001e92:	2300      	movs	r3, #0
 8001e94:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001e96:	2301      	movs	r3, #1
 8001e98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ea2:	f107 0310 	add.w	r3, r7, #16
 8001ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eaa:	4619      	mov	r1, r3
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f003 faf0 	bl	8005492 <HAL_OSPI_Command>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e09a      	b.n	8001ff2 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ebc:	f107 030c 	add.w	r3, r7, #12
 8001ec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f003 fbd7 	bl	800567a <HAL_OSPI_Receive>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e08d      	b.n	8001ff2 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001ed6:	2315      	movs	r3, #21
 8001ed8:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001eda:	2302      	movs	r3, #2
 8001edc:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ede:	f107 0310 	add.w	r3, r7, #16
 8001ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f003 fad2 	bl	8005492 <HAL_OSPI_Command>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e07c      	b.n	8001ff2 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ef8:	f107 030c 	add.w	r3, r7, #12
 8001efc:	3301      	adds	r3, #1
 8001efe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f02:	4619      	mov	r1, r3
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f003 fbb8 	bl	800567a <HAL_OSPI_Receive>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e06e      	b.n	8001ff2 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7ff fe4e 	bl	8001bb6 <QSPI_WriteEnable>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e066      	b.n	8001ff2 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d105      	bne.n	8001f36 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001f2a:	7bbb      	ldrb	r3, [r7, #14]
 8001f2c:	f043 0302 	orr.w	r3, r3, #2
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	73bb      	strb	r3, [r7, #14]
 8001f34:	e004      	b.n	8001f40 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001f36:	7bbb      	ldrb	r3, [r7, #14]
 8001f38:	f023 0302 	bic.w	r3, r3, #2
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001f40:	2301      	movs	r3, #1
 8001f42:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8001f44:	2303      	movs	r3, #3
 8001f46:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f48:	f107 0310 	add.w	r3, r7, #16
 8001f4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f50:	4619      	mov	r1, r3
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f003 fa9d 	bl	8005492 <HAL_OSPI_Command>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e047      	b.n	8001ff2 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f62:	f107 030c 	add.w	r3, r7, #12
 8001f66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f003 fb11 	bl	8005594 <HAL_OSPI_Transmit>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e03a      	b.n	8001ff2 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001f7c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff fe74 	bl	8001c6e <QSPI_AutoPollingMemReady>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e030      	b.n	8001ff2 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001f90:	2315      	movs	r3, #21
 8001f92:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001f94:	2302      	movs	r3, #2
 8001f96:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f98:	f107 0310 	add.w	r3, r7, #16
 8001f9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f003 fa75 	bl	8005492 <HAL_OSPI_Command>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e01f      	b.n	8001ff2 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001fb2:	f107 030c 	add.w	r3, r7, #12
 8001fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fba:	4619      	mov	r1, r3
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f003 fb5c 	bl	800567a <HAL_OSPI_Receive>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e012      	b.n	8001ff2 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001fcc:	7b7b      	ldrb	r3, [r7, #13]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d102      	bne.n	8001fdc <QSPI_HighPerfMode+0x180>
 8001fd6:	78fb      	ldrb	r3, [r7, #3]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d007      	beq.n	8001fec <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001fdc:	7b7b      	ldrb	r3, [r7, #13]
 8001fde:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d004      	beq.n	8001ff0 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001fe6:	78fb      	ldrb	r3, [r7, #3]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d101      	bne.n	8001ff0 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e000      	b.n	8001ff2 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3760      	adds	r7, #96	@ 0x60
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
	...

08001ffc <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8002006:	4b09      	ldr	r3, [pc, #36]	@ (800202c <BSP_TSENSOR_Init+0x30>)
 8002008:	4a09      	ldr	r2, [pc, #36]	@ (8002030 <BSP_TSENSOR_Init+0x34>)
 800200a:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 800200c:	f7ff fb4c 	bl	80016a8 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8002010:	4b06      	ldr	r3, [pc, #24]	@ (800202c <BSP_TSENSOR_Init+0x30>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2100      	movs	r1, #0
 8002018:	20be      	movs	r0, #190	@ 0xbe
 800201a:	4798      	blx	r3

  ret = TSENSOR_OK;
 800201c:	2300      	movs	r3, #0
 800201e:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8002020:	79fb      	ldrb	r3, [r7, #7]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20000634 	.word	0x20000634
 8002030:	20000034 	.word	0x20000034

08002034 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8002038:	4b04      	ldr	r3, [pc, #16]	@ (800204c <BSP_TSENSOR_ReadTemp+0x18>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	20be      	movs	r0, #190	@ 0xbe
 8002040:	4798      	blx	r3
 8002042:	eef0 7a40 	vmov.f32	s15, s0
}
 8002046:	eeb0 0a67 	vmov.f32	s0, s15
 800204a:	bd80      	pop	{r7, pc}
 800204c:	20000634 	.word	0x20000634

08002050 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002056:	4b0f      	ldr	r3, [pc, #60]	@ (8002094 <HAL_MspInit+0x44>)
 8002058:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800205a:	4a0e      	ldr	r2, [pc, #56]	@ (8002094 <HAL_MspInit+0x44>)
 800205c:	f043 0301 	orr.w	r3, r3, #1
 8002060:	6613      	str	r3, [r2, #96]	@ 0x60
 8002062:	4b0c      	ldr	r3, [pc, #48]	@ (8002094 <HAL_MspInit+0x44>)
 8002064:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	607b      	str	r3, [r7, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800206e:	4b09      	ldr	r3, [pc, #36]	@ (8002094 <HAL_MspInit+0x44>)
 8002070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002072:	4a08      	ldr	r2, [pc, #32]	@ (8002094 <HAL_MspInit+0x44>)
 8002074:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002078:	6593      	str	r3, [r2, #88]	@ 0x58
 800207a:	4b06      	ldr	r3, [pc, #24]	@ (8002094 <HAL_MspInit+0x44>)
 800207c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002082:	603b      	str	r3, [r7, #0]
 8002084:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	40021000 	.word	0x40021000

08002098 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b08a      	sub	sp, #40	@ 0x28
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a0:	f107 0314 	add.w	r3, r7, #20
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	609a      	str	r2, [r3, #8]
 80020ac:	60da      	str	r2, [r3, #12]
 80020ae:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a2b      	ldr	r2, [pc, #172]	@ (8002164 <HAL_DAC_MspInit+0xcc>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d14f      	bne.n	800215a <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80020ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002168 <HAL_DAC_MspInit+0xd0>)
 80020bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020be:	4a2a      	ldr	r2, [pc, #168]	@ (8002168 <HAL_DAC_MspInit+0xd0>)
 80020c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80020c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80020c6:	4b28      	ldr	r3, [pc, #160]	@ (8002168 <HAL_DAC_MspInit+0xd0>)
 80020c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d2:	4b25      	ldr	r3, [pc, #148]	@ (8002168 <HAL_DAC_MspInit+0xd0>)
 80020d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d6:	4a24      	ldr	r2, [pc, #144]	@ (8002168 <HAL_DAC_MspInit+0xd0>)
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020de:	4b22      	ldr	r3, [pc, #136]	@ (8002168 <HAL_DAC_MspInit+0xd0>)
 80020e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80020ea:	2310      	movs	r3, #16
 80020ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ee:	2303      	movs	r3, #3
 80020f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f6:	f107 0314 	add.w	r3, r7, #20
 80020fa:	4619      	mov	r1, r3
 80020fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002100:	f001 ffcc 	bl	800409c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8002104:	4b19      	ldr	r3, [pc, #100]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 8002106:	4a1a      	ldr	r2, [pc, #104]	@ (8002170 <HAL_DAC_MspInit+0xd8>)
 8002108:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 800210a:	4b18      	ldr	r3, [pc, #96]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 800210c:	2206      	movs	r2, #6
 800210e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002110:	4b16      	ldr	r3, [pc, #88]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 8002112:	2210      	movs	r2, #16
 8002114:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002116:	4b15      	ldr	r3, [pc, #84]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 8002118:	2200      	movs	r2, #0
 800211a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800211c:	4b13      	ldr	r3, [pc, #76]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 800211e:	2280      	movs	r2, #128	@ 0x80
 8002120:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002122:	4b12      	ldr	r3, [pc, #72]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 8002124:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002128:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800212a:	4b10      	ldr	r3, [pc, #64]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 800212c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002130:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002132:	4b0e      	ldr	r3, [pc, #56]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 8002134:	2220      	movs	r2, #32
 8002136:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002138:	4b0c      	ldr	r3, [pc, #48]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 800213a:	2200      	movs	r2, #0
 800213c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800213e:	480b      	ldr	r0, [pc, #44]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 8002140:	f001 fcde 	bl	8003b00 <HAL_DMA_Init>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800214a:	f7ff f8f9 	bl	8001340 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a06      	ldr	r2, [pc, #24]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	4a05      	ldr	r2, [pc, #20]	@ (800216c <HAL_DAC_MspInit+0xd4>)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 800215a:	bf00      	nop
 800215c:	3728      	adds	r7, #40	@ 0x28
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40007400 	.word	0x40007400
 8002168:	40021000 	.word	0x40021000
 800216c:	200000d8 	.word	0x200000d8
 8002170:	40020008 	.word	0x40020008

08002174 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b0ae      	sub	sp, #184	@ 0xb8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800217c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]
 8002186:	609a      	str	r2, [r3, #8]
 8002188:	60da      	str	r2, [r3, #12]
 800218a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800218c:	f107 0310 	add.w	r3, r7, #16
 8002190:	2294      	movs	r2, #148	@ 0x94
 8002192:	2100      	movs	r1, #0
 8002194:	4618      	mov	r0, r3
 8002196:	f009 f9f4 	bl	800b582 <memset>
  if(hi2c->Instance==I2C2)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a21      	ldr	r2, [pc, #132]	@ (8002224 <HAL_I2C_MspInit+0xb0>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d13b      	bne.n	800221c <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80021a4:	2380      	movs	r3, #128	@ 0x80
 80021a6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80021a8:	2300      	movs	r3, #0
 80021aa:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021ac:	f107 0310 	add.w	r3, r7, #16
 80021b0:	4618      	mov	r0, r3
 80021b2:	f004 fcd1 	bl	8006b58 <HAL_RCCEx_PeriphCLKConfig>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80021bc:	f7ff f8c0 	bl	8001340 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c0:	4b19      	ldr	r3, [pc, #100]	@ (8002228 <HAL_I2C_MspInit+0xb4>)
 80021c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c4:	4a18      	ldr	r2, [pc, #96]	@ (8002228 <HAL_I2C_MspInit+0xb4>)
 80021c6:	f043 0302 	orr.w	r3, r3, #2
 80021ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021cc:	4b16      	ldr	r3, [pc, #88]	@ (8002228 <HAL_I2C_MspInit+0xb4>)
 80021ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021d0:	f003 0302 	and.w	r3, r3, #2
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80021d8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80021dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021e0:	2312      	movs	r3, #18
 80021e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ec:	2303      	movs	r3, #3
 80021ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80021f2:	2304      	movs	r3, #4
 80021f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021fc:	4619      	mov	r1, r3
 80021fe:	480b      	ldr	r0, [pc, #44]	@ (800222c <HAL_I2C_MspInit+0xb8>)
 8002200:	f001 ff4c 	bl	800409c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002204:	4b08      	ldr	r3, [pc, #32]	@ (8002228 <HAL_I2C_MspInit+0xb4>)
 8002206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002208:	4a07      	ldr	r2, [pc, #28]	@ (8002228 <HAL_I2C_MspInit+0xb4>)
 800220a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800220e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002210:	4b05      	ldr	r3, [pc, #20]	@ (8002228 <HAL_I2C_MspInit+0xb4>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002214:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002218:	60bb      	str	r3, [r7, #8]
 800221a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800221c:	bf00      	nop
 800221e:	37b8      	adds	r7, #184	@ 0xb8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40005800 	.word	0x40005800
 8002228:	40021000 	.word	0x40021000
 800222c:	48000400 	.word	0x48000400

08002230 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0b      	ldr	r2, [pc, #44]	@ (800226c <HAL_I2C_MspDeInit+0x3c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d10f      	bne.n	8002262 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002242:	4b0b      	ldr	r3, [pc, #44]	@ (8002270 <HAL_I2C_MspDeInit+0x40>)
 8002244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002246:	4a0a      	ldr	r2, [pc, #40]	@ (8002270 <HAL_I2C_MspDeInit+0x40>)
 8002248:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800224c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 800224e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002252:	4808      	ldr	r0, [pc, #32]	@ (8002274 <HAL_I2C_MspDeInit+0x44>)
 8002254:	f002 f8b4 	bl	80043c0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8002258:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800225c:	4805      	ldr	r0, [pc, #20]	@ (8002274 <HAL_I2C_MspDeInit+0x44>)
 800225e:	f002 f8af 	bl	80043c0 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40005800 	.word	0x40005800
 8002270:	40021000 	.word	0x40021000
 8002274:	48000400 	.word	0x48000400

08002278 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b0aa      	sub	sp, #168	@ 0xa8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002280:	f107 0314 	add.w	r3, r7, #20
 8002284:	2294      	movs	r2, #148	@ 0x94
 8002286:	2100      	movs	r1, #0
 8002288:	4618      	mov	r0, r3
 800228a:	f009 f97a 	bl	800b582 <memset>
  if(hospi->Instance==OCTOSPI1)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a17      	ldr	r2, [pc, #92]	@ (80022f0 <HAL_OSPI_MspInit+0x78>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d127      	bne.n	80022e8 <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002298:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800229c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 800229e:	2300      	movs	r3, #0
 80022a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022a4:	f107 0314 	add.w	r3, r7, #20
 80022a8:	4618      	mov	r0, r3
 80022aa:	f004 fc55 	bl	8006b58 <HAL_RCCEx_PeriphCLKConfig>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 80022b4:	f7ff f844 	bl	8001340 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 80022b8:	4b0e      	ldr	r3, [pc, #56]	@ (80022f4 <HAL_OSPI_MspInit+0x7c>)
 80022ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022bc:	4a0d      	ldr	r2, [pc, #52]	@ (80022f4 <HAL_OSPI_MspInit+0x7c>)
 80022be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022c4:	4b0b      	ldr	r3, [pc, #44]	@ (80022f4 <HAL_OSPI_MspInit+0x7c>)
 80022c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022cc:	613b      	str	r3, [r7, #16]
 80022ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80022d0:	4b08      	ldr	r3, [pc, #32]	@ (80022f4 <HAL_OSPI_MspInit+0x7c>)
 80022d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022d4:	4a07      	ldr	r2, [pc, #28]	@ (80022f4 <HAL_OSPI_MspInit+0x7c>)
 80022d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022da:	6513      	str	r3, [r2, #80]	@ 0x50
 80022dc:	4b05      	ldr	r3, [pc, #20]	@ (80022f4 <HAL_OSPI_MspInit+0x7c>)
 80022de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 80022e8:	bf00      	nop
 80022ea:	37a8      	adds	r7, #168	@ 0xa8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	a0001000 	.word	0xa0001000
 80022f4:	40021000 	.word	0x40021000

080022f8 <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a0a      	ldr	r2, [pc, #40]	@ (8002330 <HAL_OSPI_MspDeInit+0x38>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d10b      	bne.n	8002322 <HAL_OSPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 800230a:	4b0a      	ldr	r3, [pc, #40]	@ (8002334 <HAL_OSPI_MspDeInit+0x3c>)
 800230c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800230e:	4a09      	ldr	r2, [pc, #36]	@ (8002334 <HAL_OSPI_MspDeInit+0x3c>)
 8002310:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002314:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 8002316:	4b07      	ldr	r3, [pc, #28]	@ (8002334 <HAL_OSPI_MspDeInit+0x3c>)
 8002318:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800231a:	4a06      	ldr	r2, [pc, #24]	@ (8002334 <HAL_OSPI_MspDeInit+0x3c>)
 800231c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002320:	6513      	str	r3, [r2, #80]	@ 0x50
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 8002322:	bf00      	nop
 8002324:	370c      	adds	r7, #12
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	a0001000 	.word	0xa0001000
 8002334:	40021000 	.word	0x40021000

08002338 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08a      	sub	sp, #40	@ 0x28
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002340:	f107 0314 	add.w	r3, r7, #20
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	60da      	str	r2, [r3, #12]
 800234e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a17      	ldr	r2, [pc, #92]	@ (80023b4 <HAL_SPI_MspInit+0x7c>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d128      	bne.n	80023ac <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800235a:	4b17      	ldr	r3, [pc, #92]	@ (80023b8 <HAL_SPI_MspInit+0x80>)
 800235c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800235e:	4a16      	ldr	r2, [pc, #88]	@ (80023b8 <HAL_SPI_MspInit+0x80>)
 8002360:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002364:	6593      	str	r3, [r2, #88]	@ 0x58
 8002366:	4b14      	ldr	r3, [pc, #80]	@ (80023b8 <HAL_SPI_MspInit+0x80>)
 8002368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800236e:	613b      	str	r3, [r7, #16]
 8002370:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002372:	4b11      	ldr	r3, [pc, #68]	@ (80023b8 <HAL_SPI_MspInit+0x80>)
 8002374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002376:	4a10      	ldr	r2, [pc, #64]	@ (80023b8 <HAL_SPI_MspInit+0x80>)
 8002378:	f043 0304 	orr.w	r3, r3, #4
 800237c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800237e:	4b0e      	ldr	r3, [pc, #56]	@ (80023b8 <HAL_SPI_MspInit+0x80>)
 8002380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002382:	f003 0304 	and.w	r3, r3, #4
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800238a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800238e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002390:	2302      	movs	r3, #2
 8002392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002398:	2303      	movs	r3, #3
 800239a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800239c:	2306      	movs	r3, #6
 800239e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023a0:	f107 0314 	add.w	r3, r7, #20
 80023a4:	4619      	mov	r1, r3
 80023a6:	4805      	ldr	r0, [pc, #20]	@ (80023bc <HAL_SPI_MspInit+0x84>)
 80023a8:	f001 fe78 	bl	800409c <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80023ac:	bf00      	nop
 80023ae:	3728      	adds	r7, #40	@ 0x28
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40003c00 	.word	0x40003c00
 80023b8:	40021000 	.word	0x40021000
 80023bc:	48000800 	.word	0x48000800

080023c0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08c      	sub	sp, #48	@ 0x30
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 031c 	add.w	r3, r7, #28
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023e0:	d132      	bne.n	8002448 <HAL_TIM_Base_MspInit+0x88>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023e2:	4b31      	ldr	r3, [pc, #196]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 80023e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e6:	4a30      	ldr	r2, [pc, #192]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 80023e8:	f043 0301 	orr.w	r3, r3, #1
 80023ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80023ee:	4b2e      	ldr	r3, [pc, #184]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 80023f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	61bb      	str	r3, [r7, #24]
 80023f8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fa:	4b2b      	ldr	r3, [pc, #172]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 80023fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023fe:	4a2a      	ldr	r2, [pc, #168]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002406:	4b28      	ldr	r3, [pc, #160]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 8002408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002412:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002416:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002418:	2302      	movs	r3, #2
 800241a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241c:	2300      	movs	r3, #0
 800241e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002420:	2300      	movs	r3, #0
 8002422:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002424:	2301      	movs	r3, #1
 8002426:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002428:	f107 031c 	add.w	r3, r7, #28
 800242c:	4619      	mov	r1, r3
 800242e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002432:	f001 fe33 	bl	800409c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002436:	2200      	movs	r2, #0
 8002438:	2100      	movs	r1, #0
 800243a:	201c      	movs	r0, #28
 800243c:	f001 f801 	bl	8003442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002440:	201c      	movs	r0, #28
 8002442:	f001 f81a 	bl	800347a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002446:	e02a      	b.n	800249e <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a17      	ldr	r2, [pc, #92]	@ (80024ac <HAL_TIM_Base_MspInit+0xec>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d10c      	bne.n	800246c <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002452:	4b15      	ldr	r3, [pc, #84]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 8002454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002456:	4a14      	ldr	r2, [pc, #80]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 8002458:	f043 0302 	orr.w	r3, r3, #2
 800245c:	6593      	str	r3, [r2, #88]	@ 0x58
 800245e:	4b12      	ldr	r3, [pc, #72]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 8002460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	693b      	ldr	r3, [r7, #16]
}
 800246a:	e018      	b.n	800249e <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM4)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a0f      	ldr	r2, [pc, #60]	@ (80024b0 <HAL_TIM_Base_MspInit+0xf0>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d113      	bne.n	800249e <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002476:	4b0c      	ldr	r3, [pc, #48]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 8002478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800247a:	4a0b      	ldr	r2, [pc, #44]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 800247c:	f043 0304 	orr.w	r3, r3, #4
 8002480:	6593      	str	r3, [r2, #88]	@ 0x58
 8002482:	4b09      	ldr	r3, [pc, #36]	@ (80024a8 <HAL_TIM_Base_MspInit+0xe8>)
 8002484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002486:	f003 0304 	and.w	r3, r3, #4
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800248e:	2200      	movs	r2, #0
 8002490:	2100      	movs	r1, #0
 8002492:	201e      	movs	r0, #30
 8002494:	f000 ffd5 	bl	8003442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002498:	201e      	movs	r0, #30
 800249a:	f000 ffee 	bl	800347a <HAL_NVIC_EnableIRQ>
}
 800249e:	bf00      	nop
 80024a0:	3730      	adds	r7, #48	@ 0x30
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40021000 	.word	0x40021000
 80024ac:	40000400 	.word	0x40000400
 80024b0:	40000800 	.word	0x40000800

080024b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b088      	sub	sp, #32
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024bc:	f107 030c 	add.w	r3, r7, #12
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	605a      	str	r2, [r3, #4]
 80024c6:	609a      	str	r2, [r3, #8]
 80024c8:	60da      	str	r2, [r3, #12]
 80024ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a11      	ldr	r2, [pc, #68]	@ (8002518 <HAL_TIM_MspPostInit+0x64>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d11b      	bne.n	800250e <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024d6:	4b11      	ldr	r3, [pc, #68]	@ (800251c <HAL_TIM_MspPostInit+0x68>)
 80024d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024da:	4a10      	ldr	r2, [pc, #64]	@ (800251c <HAL_TIM_MspPostInit+0x68>)
 80024dc:	f043 0302 	orr.w	r3, r3, #2
 80024e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024e2:	4b0e      	ldr	r3, [pc, #56]	@ (800251c <HAL_TIM_MspPostInit+0x68>)
 80024e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024ee:	2301      	movs	r3, #1
 80024f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	2302      	movs	r3, #2
 80024f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024fe:	2302      	movs	r3, #2
 8002500:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002502:	f107 030c 	add.w	r3, r7, #12
 8002506:	4619      	mov	r1, r3
 8002508:	4805      	ldr	r0, [pc, #20]	@ (8002520 <HAL_TIM_MspPostInit+0x6c>)
 800250a:	f001 fdc7 	bl	800409c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800250e:	bf00      	nop
 8002510:	3720      	adds	r7, #32
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40000400 	.word	0x40000400
 800251c:	40021000 	.word	0x40021000
 8002520:	48000400 	.word	0x48000400

08002524 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b0ae      	sub	sp, #184	@ 0xb8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800253c:	f107 0310 	add.w	r3, r7, #16
 8002540:	2294      	movs	r2, #148	@ 0x94
 8002542:	2100      	movs	r1, #0
 8002544:	4618      	mov	r0, r3
 8002546:	f009 f81c 	bl	800b582 <memset>
  if(huart->Instance==USART1)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a21      	ldr	r2, [pc, #132]	@ (80025d4 <HAL_UART_MspInit+0xb0>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d13a      	bne.n	80025ca <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002554:	2301      	movs	r3, #1
 8002556:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002558:	2300      	movs	r3, #0
 800255a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800255c:	f107 0310 	add.w	r3, r7, #16
 8002560:	4618      	mov	r0, r3
 8002562:	f004 faf9 	bl	8006b58 <HAL_RCCEx_PeriphCLKConfig>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800256c:	f7fe fee8 	bl	8001340 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002570:	4b19      	ldr	r3, [pc, #100]	@ (80025d8 <HAL_UART_MspInit+0xb4>)
 8002572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002574:	4a18      	ldr	r2, [pc, #96]	@ (80025d8 <HAL_UART_MspInit+0xb4>)
 8002576:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800257a:	6613      	str	r3, [r2, #96]	@ 0x60
 800257c:	4b16      	ldr	r3, [pc, #88]	@ (80025d8 <HAL_UART_MspInit+0xb4>)
 800257e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002580:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002584:	60fb      	str	r3, [r7, #12]
 8002586:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002588:	4b13      	ldr	r3, [pc, #76]	@ (80025d8 <HAL_UART_MspInit+0xb4>)
 800258a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800258c:	4a12      	ldr	r2, [pc, #72]	@ (80025d8 <HAL_UART_MspInit+0xb4>)
 800258e:	f043 0302 	orr.w	r3, r3, #2
 8002592:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002594:	4b10      	ldr	r3, [pc, #64]	@ (80025d8 <HAL_UART_MspInit+0xb4>)
 8002596:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	60bb      	str	r3, [r7, #8]
 800259e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025a0:	23c0      	movs	r3, #192	@ 0xc0
 80025a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a6:	2302      	movs	r3, #2
 80025a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ac:	2300      	movs	r3, #0
 80025ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025b2:	2303      	movs	r3, #3
 80025b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025b8:	2307      	movs	r3, #7
 80025ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025be:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80025c2:	4619      	mov	r1, r3
 80025c4:	4805      	ldr	r0, [pc, #20]	@ (80025dc <HAL_UART_MspInit+0xb8>)
 80025c6:	f001 fd69 	bl	800409c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80025ca:	bf00      	nop
 80025cc:	37b8      	adds	r7, #184	@ 0xb8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40013800 	.word	0x40013800
 80025d8:	40021000 	.word	0x40021000
 80025dc:	48000400 	.word	0x48000400

080025e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025e4:	bf00      	nop
 80025e6:	e7fd      	b.n	80025e4 <NMI_Handler+0x4>

080025e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025ec:	bf00      	nop
 80025ee:	e7fd      	b.n	80025ec <HardFault_Handler+0x4>

080025f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025f4:	bf00      	nop
 80025f6:	e7fd      	b.n	80025f4 <MemManage_Handler+0x4>

080025f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025fc:	bf00      	nop
 80025fe:	e7fd      	b.n	80025fc <BusFault_Handler+0x4>

08002600 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002604:	bf00      	nop
 8002606:	e7fd      	b.n	8002604 <UsageFault_Handler+0x4>

08002608 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800260c:	bf00      	nop
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002616:	b480      	push	{r7}
 8002618:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002628:	bf00      	nop
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002636:	f000 fde5 	bl	8003204 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}

0800263e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800263e:	b580      	push	{r7, lr}
 8002640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WIFI_CMD_DATA_READY_Pin);
 8002642:	2002      	movs	r0, #2
 8002644:	f001 ffde 	bl	8004604 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002648:	bf00      	nop
 800264a:	bd80      	pop	{r7, pc}

0800264c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002650:	4802      	ldr	r0, [pc, #8]	@ (800265c <DMA1_Channel1_IRQHandler+0x10>)
 8002652:	f001 fbd4 	bl	8003dfe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	200000d8 	.word	0x200000d8

08002660 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002664:	4802      	ldr	r0, [pc, #8]	@ (8002670 <TIM2_IRQHandler+0x10>)
 8002666:	f006 fb8b 	bl	8008d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	20000240 	.word	0x20000240

08002674 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002678:	4802      	ldr	r0, [pc, #8]	@ (8002684 <TIM4_IRQHandler+0x10>)
 800267a:	f006 fb81 	bl	8008d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	200002d8 	.word	0x200002d8

08002688 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]
 8002698:	e00a      	b.n	80026b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800269a:	f7fd ffe1 	bl	8000660 <__io_getchar>
 800269e:	4601      	mov	r1, r0
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	1c5a      	adds	r2, r3, #1
 80026a4:	60ba      	str	r2, [r7, #8]
 80026a6:	b2ca      	uxtb	r2, r1
 80026a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	3301      	adds	r3, #1
 80026ae:	617b      	str	r3, [r7, #20]
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	dbf0      	blt.n	800269a <_read+0x12>
  }

  return len;
 80026b8:	687b      	ldr	r3, [r7, #4]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3718      	adds	r7, #24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b086      	sub	sp, #24
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	60f8      	str	r0, [r7, #12]
 80026ca:	60b9      	str	r1, [r7, #8]
 80026cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
 80026d2:	e009      	b.n	80026e8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	1c5a      	adds	r2, r3, #1
 80026d8:	60ba      	str	r2, [r7, #8]
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fd ffb1 	bl	8000644 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	3301      	adds	r3, #1
 80026e6:	617b      	str	r3, [r7, #20]
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	dbf1      	blt.n	80026d4 <_write+0x12>
  }
  return len;
 80026f0:	687b      	ldr	r3, [r7, #4]
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3718      	adds	r7, #24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <_close>:

int _close(int file)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b083      	sub	sp, #12
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002702:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002706:	4618      	mov	r0, r3
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002722:	605a      	str	r2, [r3, #4]
  return 0;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr

08002732 <_isatty>:

int _isatty(int file)
{
 8002732:	b480      	push	{r7}
 8002734:	b083      	sub	sp, #12
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800273a:	2301      	movs	r3, #1
}
 800273c:	4618      	mov	r0, r3
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3714      	adds	r7, #20
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
	...

08002764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800276c:	4a14      	ldr	r2, [pc, #80]	@ (80027c0 <_sbrk+0x5c>)
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <_sbrk+0x60>)
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002778:	4b13      	ldr	r3, [pc, #76]	@ (80027c8 <_sbrk+0x64>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d102      	bne.n	8002786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002780:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <_sbrk+0x64>)
 8002782:	4a12      	ldr	r2, [pc, #72]	@ (80027cc <_sbrk+0x68>)
 8002784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002786:	4b10      	ldr	r3, [pc, #64]	@ (80027c8 <_sbrk+0x64>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4413      	add	r3, r2
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	429a      	cmp	r2, r3
 8002792:	d207      	bcs.n	80027a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002794:	f008 ff76 	bl	800b684 <__errno>
 8002798:	4603      	mov	r3, r0
 800279a:	220c      	movs	r2, #12
 800279c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800279e:	f04f 33ff 	mov.w	r3, #4294967295
 80027a2:	e009      	b.n	80027b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027a4:	4b08      	ldr	r3, [pc, #32]	@ (80027c8 <_sbrk+0x64>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027aa:	4b07      	ldr	r3, [pc, #28]	@ (80027c8 <_sbrk+0x64>)
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4413      	add	r3, r2
 80027b2:	4a05      	ldr	r2, [pc, #20]	@ (80027c8 <_sbrk+0x64>)
 80027b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027b6:	68fb      	ldr	r3, [r7, #12]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	200a0000 	.word	0x200a0000
 80027c4:	00000400 	.word	0x00000400
 80027c8:	20000638 	.word	0x20000638
 80027cc:	20000f90 	.word	0x20000f90

080027d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80027d4:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <SystemInit+0x20>)
 80027d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027da:	4a05      	ldr	r2, [pc, #20]	@ (80027f0 <SystemInit+0x20>)
 80027dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80027e4:	bf00      	nop
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	e000ed00 	.word	0xe000ed00

080027f4 <WIFI_SPI_Receive>:
  * @param  buffer: A char buffer, where the received data will be saved in.
  * @param  size: Buffer size
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SPI_Receive(WIFI_HandleTypeDef* hwifi, char* buffer, uint16_t size){
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	4613      	mov	r3, r2
 8002800:	80fb      	strh	r3, [r7, #6]

	uint16_t cnt = 0;
 8002802:	2300      	movs	r3, #0
 8002804:	82fb      	strh	r3, [r7, #22]
	memset(buffer, '\0', size); // Erase buffer
 8002806:	88fb      	ldrh	r3, [r7, #6]
 8002808:	461a      	mov	r2, r3
 800280a:	2100      	movs	r1, #0
 800280c:	68b8      	ldr	r0, [r7, #8]
 800280e:	f008 feb8 	bl	800b582 <memset>

	while (WIFI_IS_CMDDATA_READY())
 8002812:	e015      	b.n	8002840 <WIFI_SPI_Receive+0x4c>
	{
		// Fill buffer as long there is still space
		if ( (cnt > (size - 2)) || (HAL_SPI_Receive(hwifi->handle , (uint8_t*) buffer + cnt, 1, WIFI_TIMEOUT) != HAL_OK) )
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	1e5a      	subs	r2, r3, #1
 8002818:	8afb      	ldrh	r3, [r7, #22]
 800281a:	429a      	cmp	r2, r3
 800281c:	dd0b      	ble.n	8002836 <WIFI_SPI_Receive+0x42>
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6818      	ldr	r0, [r3, #0]
 8002822:	8afb      	ldrh	r3, [r7, #22]
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	18d1      	adds	r1, r2, r3
 8002828:	2303      	movs	r3, #3
 800282a:	2201      	movs	r2, #1
 800282c:	f005 f8c5 	bl	80079ba <HAL_SPI_Receive>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <WIFI_SPI_Receive+0x46>
		  {
			Error_Handler();
 8002836:	f7fe fd83 	bl	8001340 <Error_Handler>
		  }
		cnt+=2;
 800283a:	8afb      	ldrh	r3, [r7, #22]
 800283c:	3302      	adds	r3, #2
 800283e:	82fb      	strh	r3, [r7, #22]
	while (WIFI_IS_CMDDATA_READY())
 8002840:	2102      	movs	r1, #2
 8002842:	4808      	ldr	r0, [pc, #32]	@ (8002864 <WIFI_SPI_Receive+0x70>)
 8002844:	f001 feae 	bl	80045a4 <HAL_GPIO_ReadPin>
 8002848:	4603      	mov	r3, r0
 800284a:	2b01      	cmp	r3, #1
 800284c:	d0e2      	beq.n	8002814 <WIFI_SPI_Receive+0x20>
	}

	// Trim padding chars from data
	trimstr(buffer, size, (char) WIFI_RX_PADDING);
 800284e:	88fb      	ldrh	r3, [r7, #6]
 8002850:	2215      	movs	r2, #21
 8002852:	4619      	mov	r1, r3
 8002854:	68b8      	ldr	r0, [r7, #8]
 8002856:	f000 fb41 	bl	8002edc <trimstr>

	return WIFI_OK;
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	3718      	adds	r7, #24
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	48001000 	.word	0x48001000

08002868 <WIFI_SPI_Transmit>:
  * @param  buffer: A char buffer, where the data to be sent is saved in.
  * @param  size: Buffer size (including \0, so it is compatible with sizeof())
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SPI_Transmit(WIFI_HandleTypeDef* hwifi, char* buffer, uint16_t size){
 8002868:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800286c:	b087      	sub	sp, #28
 800286e:	af00      	add	r7, sp, #0
 8002870:	60f8      	str	r0, [r7, #12]
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	4613      	mov	r3, r2
 8002876:	80fb      	strh	r3, [r7, #6]
 8002878:	466b      	mov	r3, sp
 800287a:	461e      	mov	r6, r3

	char bTx[(size/2)*2 + 1]; // Make a buffer that has an even amount of bytes (even is meant for the chars excluding \0)
 800287c:	88fb      	ldrh	r3, [r7, #6]
 800287e:	085b      	lsrs	r3, r3, #1
 8002880:	b29b      	uxth	r3, r3
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	1c59      	adds	r1, r3, #1
 8002886:	1e4b      	subs	r3, r1, #1
 8002888:	617b      	str	r3, [r7, #20]
 800288a:	460a      	mov	r2, r1
 800288c:	2300      	movs	r3, #0
 800288e:	4690      	mov	r8, r2
 8002890:	4699      	mov	r9, r3
 8002892:	f04f 0200 	mov.w	r2, #0
 8002896:	f04f 0300 	mov.w	r3, #0
 800289a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800289e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028a6:	460a      	mov	r2, r1
 80028a8:	2300      	movs	r3, #0
 80028aa:	4614      	mov	r4, r2
 80028ac:	461d      	mov	r5, r3
 80028ae:	f04f 0200 	mov.w	r2, #0
 80028b2:	f04f 0300 	mov.w	r3, #0
 80028b6:	00eb      	lsls	r3, r5, #3
 80028b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028bc:	00e2      	lsls	r2, r4, #3
 80028be:	460b      	mov	r3, r1
 80028c0:	3307      	adds	r3, #7
 80028c2:	08db      	lsrs	r3, r3, #3
 80028c4:	00db      	lsls	r3, r3, #3
 80028c6:	ebad 0d03 	sub.w	sp, sp, r3
 80028ca:	466b      	mov	r3, sp
 80028cc:	3300      	adds	r3, #0
 80028ce:	613b      	str	r3, [r7, #16]
	snprintf( bTx, size, buffer ); // Copy buffer in bTx
 80028d0:	88fb      	ldrh	r3, [r7, #6]
 80028d2:	68ba      	ldr	r2, [r7, #8]
 80028d4:	4619      	mov	r1, r3
 80028d6:	6938      	ldr	r0, [r7, #16]
 80028d8:	f008 fdb8 	bl	800b44c <sniprintf>

	if ( !(size % 2) ) strcat(bTx, (char) WIFI_TX_PADDING); // If buffer had an odd amount of bytes, append a filler char to bTx
 80028dc:	88fb      	ldrh	r3, [r7, #6]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d103      	bne.n	80028f0 <WIFI_SPI_Transmit+0x88>
 80028e8:	210a      	movs	r1, #10
 80028ea:	6938      	ldr	r0, [r7, #16]
 80028ec:	f008 fe51 	bl	800b592 <strcat>

	if (HAL_SPI_Transmit(hwifi->handle, (uint8_t*)bTx, size/2, WIFI_TIMEOUT) != HAL_OK) // size must be halved since 16bits are sent via SPI
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6818      	ldr	r0, [r3, #0]
 80028f4:	88fb      	ldrh	r3, [r7, #6]
 80028f6:	085b      	lsrs	r3, r3, #1
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	2303      	movs	r3, #3
 80028fc:	6939      	ldr	r1, [r7, #16]
 80028fe:	f004 fee6 	bl	80076ce <HAL_SPI_Transmit>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <WIFI_SPI_Transmit+0xa4>
	  {
		Error_Handler();
 8002908:	f7fe fd1a 	bl	8001340 <Error_Handler>
	  }

	return WIFI_OK;
 800290c:	2300      	movs	r3, #0
 800290e:	46b5      	mov	sp, r6
}
 8002910:	4618      	mov	r0, r3
 8002912:	371c      	adds	r7, #28
 8002914:	46bd      	mov	sp, r7
 8002916:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

0800291c <WIFI_Init>:
  * @brief  Resets and initialises the Wifi module.
  * @param  hwifi: Wifi handle, which decides which Wifi instance is used.
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_Init(WIFI_HandleTypeDef* hwifi){
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af02      	add	r7, sp, #8
 8002922:	6078      	str	r0, [r7, #4]

	int msgLength = 0;
 8002924:	2300      	movs	r3, #0
 8002926:	60fb      	str	r3, [r7, #12]

	WIFI_RESET_MODULE();
 8002928:	2200      	movs	r2, #0
 800292a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800292e:	4831      	ldr	r0, [pc, #196]	@ (80029f4 <WIFI_Init+0xd8>)
 8002930:	f001 fe50 	bl	80045d4 <HAL_GPIO_WritePin>
 8002934:	200a      	movs	r0, #10
 8002936:	f000 fc85 	bl	8003244 <HAL_Delay>
 800293a:	2201      	movs	r2, #1
 800293c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002940:	482c      	ldr	r0, [pc, #176]	@ (80029f4 <WIFI_Init+0xd8>)
 8002942:	f001 fe47 	bl	80045d4 <HAL_GPIO_WritePin>
 8002946:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800294a:	f000 fc7b 	bl	8003244 <HAL_Delay>
	WIFI_ENABLE_NSS();
 800294e:	2200      	movs	r2, #0
 8002950:	2101      	movs	r1, #1
 8002952:	4828      	ldr	r0, [pc, #160]	@ (80029f4 <WIFI_Init+0xd8>)
 8002954:	f001 fe3e 	bl	80045d4 <HAL_GPIO_WritePin>
 8002958:	200a      	movs	r0, #10
 800295a:	f000 fc73 	bl	8003244 <HAL_Delay>

	while(!WIFI_IS_CMDDATA_READY());
 800295e:	bf00      	nop
 8002960:	2102      	movs	r1, #2
 8002962:	4824      	ldr	r0, [pc, #144]	@ (80029f4 <WIFI_Init+0xd8>)
 8002964:	f001 fe1e 	bl	80045a4 <HAL_GPIO_ReadPin>
 8002968:	4603      	mov	r3, r0
 800296a:	2b01      	cmp	r3, #1
 800296c:	d1f8      	bne.n	8002960 <WIFI_Init+0x44>

	if(WIFI_SPI_Receive(hwifi, wifiRxBuffer, WIFI_RX_BUFFER_SIZE) != WIFI_OK) Error_Handler();
 800296e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002972:	4921      	ldr	r1, [pc, #132]	@ (80029f8 <WIFI_Init+0xdc>)
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f7ff ff3d 	bl	80027f4 <WIFI_SPI_Receive>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <WIFI_Init+0x68>
 8002980:	f7fe fcde 	bl	8001340 <Error_Handler>

	if( strcmp(wifiRxBuffer, WIFI_MSG_POWERUP) ) Error_Handler();
 8002984:	491d      	ldr	r1, [pc, #116]	@ (80029fc <WIFI_Init+0xe0>)
 8002986:	481c      	ldr	r0, [pc, #112]	@ (80029f8 <WIFI_Init+0xdc>)
 8002988:	f7fd fc3a 	bl	8000200 <strcmp>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <WIFI_Init+0x7a>
 8002992:	f7fe fcd5 	bl	8001340 <Error_Handler>

	WIFI_DISABLE_NSS();
 8002996:	2201      	movs	r2, #1
 8002998:	2101      	movs	r1, #1
 800299a:	4816      	ldr	r0, [pc, #88]	@ (80029f4 <WIFI_Init+0xd8>)
 800299c:	f001 fe1a 	bl	80045d4 <HAL_GPIO_WritePin>
 80029a0:	200a      	movs	r0, #10
 80029a2:	f000 fc4f 	bl	8003244 <HAL_Delay>


	msgLength = sprintf(wifiTxBuffer, "Z3=0\r");
 80029a6:	4916      	ldr	r1, [pc, #88]	@ (8002a00 <WIFI_Init+0xe4>)
 80029a8:	4816      	ldr	r0, [pc, #88]	@ (8002a04 <WIFI_Init+0xe8>)
 80029aa:	f008 fd85 	bl	800b4b8 <siprintf>
 80029ae:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, WIFI_TX_BUFFER_SIZE, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 80029b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029b4:	9300      	str	r3, [sp, #0]
 80029b6:	4b10      	ldr	r3, [pc, #64]	@ (80029f8 <WIFI_Init+0xdc>)
 80029b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029bc:	4911      	ldr	r1, [pc, #68]	@ (8002a04 <WIFI_Init+0xe8>)
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f000 f826 	bl	8002a10 <WIFI_SendATCommand>

	msgLength = sprintf(wifiTxBuffer, "Z0\r");
 80029c4:	4910      	ldr	r1, [pc, #64]	@ (8002a08 <WIFI_Init+0xec>)
 80029c6:	480f      	ldr	r0, [pc, #60]	@ (8002a04 <WIFI_Init+0xe8>)
 80029c8:	f008 fd76 	bl	800b4b8 <siprintf>
 80029cc:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, WIFI_TX_BUFFER_SIZE, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 80029ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	4b08      	ldr	r3, [pc, #32]	@ (80029f8 <WIFI_Init+0xdc>)
 80029d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029da:	490a      	ldr	r1, [pc, #40]	@ (8002a04 <WIFI_Init+0xe8>)
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 f817 	bl	8002a10 <WIFI_SendATCommand>
	printf("Answer reset:\n %s", wifiRxBuffer);
 80029e2:	4905      	ldr	r1, [pc, #20]	@ (80029f8 <WIFI_Init+0xdc>)
 80029e4:	4809      	ldr	r0, [pc, #36]	@ (8002a0c <WIFI_Init+0xf0>)
 80029e6:	f008 fd1f 	bl	800b428 <iprintf>


	return WIFI_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3710      	adds	r7, #16
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	48001000 	.word	0x48001000
 80029f8:	20000a3c 	.word	0x20000a3c
 80029fc:	0800c640 	.word	0x0800c640
 8002a00:	0800c648 	.word	0x0800c648
 8002a04:	2000063c 	.word	0x2000063c
 8002a08:	0800c650 	.word	0x0800c650
 8002a0c:	0800c654 	.word	0x0800c654

08002a10 <WIFI_SendATCommand>:
  * @param  bRx: Response buffer
  * @param  sizeCmd: Response buffer size
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SendATCommand(WIFI_HandleTypeDef* hwifi, char* bCmd, uint16_t sizeCmd, char* bRx, uint16_t sizeRx){
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	603b      	str	r3, [r7, #0]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	80fb      	strh	r3, [r7, #6]

	while(!WIFI_IS_CMDDATA_READY());
 8002a20:	bf00      	nop
 8002a22:	2102      	movs	r1, #2
 8002a24:	4828      	ldr	r0, [pc, #160]	@ (8002ac8 <WIFI_SendATCommand+0xb8>)
 8002a26:	f001 fdbd 	bl	80045a4 <HAL_GPIO_ReadPin>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d1f8      	bne.n	8002a22 <WIFI_SendATCommand+0x12>

	WIFI_ENABLE_NSS();
 8002a30:	2200      	movs	r2, #0
 8002a32:	2101      	movs	r1, #1
 8002a34:	4824      	ldr	r0, [pc, #144]	@ (8002ac8 <WIFI_SendATCommand+0xb8>)
 8002a36:	f001 fdcd 	bl	80045d4 <HAL_GPIO_WritePin>
 8002a3a:	200a      	movs	r0, #10
 8002a3c:	f000 fc02 	bl	8003244 <HAL_Delay>

	if(WIFI_SPI_Transmit(hwifi, bCmd, sizeCmd) != WIFI_OK) Error_Handler();
 8002a40:	88fb      	ldrh	r3, [r7, #6]
 8002a42:	461a      	mov	r2, r3
 8002a44:	68b9      	ldr	r1, [r7, #8]
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f7ff ff0e 	bl	8002868 <WIFI_SPI_Transmit>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <WIFI_SendATCommand+0x46>
 8002a52:	f7fe fc75 	bl	8001340 <Error_Handler>

	WIFI_DISABLE_NSS();
 8002a56:	2201      	movs	r2, #1
 8002a58:	2101      	movs	r1, #1
 8002a5a:	481b      	ldr	r0, [pc, #108]	@ (8002ac8 <WIFI_SendATCommand+0xb8>)
 8002a5c:	f001 fdba 	bl	80045d4 <HAL_GPIO_WritePin>
 8002a60:	200a      	movs	r0, #10
 8002a62:	f000 fbef 	bl	8003244 <HAL_Delay>

	while(!WIFI_IS_CMDDATA_READY());
 8002a66:	bf00      	nop
 8002a68:	2102      	movs	r1, #2
 8002a6a:	4817      	ldr	r0, [pc, #92]	@ (8002ac8 <WIFI_SendATCommand+0xb8>)
 8002a6c:	f001 fd9a 	bl	80045a4 <HAL_GPIO_ReadPin>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d1f8      	bne.n	8002a68 <WIFI_SendATCommand+0x58>

	WIFI_ENABLE_NSS();
 8002a76:	2200      	movs	r2, #0
 8002a78:	2101      	movs	r1, #1
 8002a7a:	4813      	ldr	r0, [pc, #76]	@ (8002ac8 <WIFI_SendATCommand+0xb8>)
 8002a7c:	f001 fdaa 	bl	80045d4 <HAL_GPIO_WritePin>
 8002a80:	200a      	movs	r0, #10
 8002a82:	f000 fbdf 	bl	8003244 <HAL_Delay>

	if(WIFI_SPI_Receive(hwifi, bRx, sizeRx) != WIFI_OK) Error_Handler();
 8002a86:	8b3b      	ldrh	r3, [r7, #24]
 8002a88:	461a      	mov	r2, r3
 8002a8a:	6839      	ldr	r1, [r7, #0]
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f7ff feb1 	bl	80027f4 <WIFI_SPI_Receive>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <WIFI_SendATCommand+0x8c>
 8002a98:	f7fe fc52 	bl	8001340 <Error_Handler>

	if(WIFI_IS_CMDDATA_READY()) Error_Handler(); // If CMDDATA_READY is still high, then the buffer is too small for the data
 8002a9c:	2102      	movs	r1, #2
 8002a9e:	480a      	ldr	r0, [pc, #40]	@ (8002ac8 <WIFI_SendATCommand+0xb8>)
 8002aa0:	f001 fd80 	bl	80045a4 <HAL_GPIO_ReadPin>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d101      	bne.n	8002aae <WIFI_SendATCommand+0x9e>
 8002aaa:	f7fe fc49 	bl	8001340 <Error_Handler>

	WIFI_DISABLE_NSS();
 8002aae:	2201      	movs	r2, #1
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	4805      	ldr	r0, [pc, #20]	@ (8002ac8 <WIFI_SendATCommand+0xb8>)
 8002ab4:	f001 fd8e 	bl	80045d4 <HAL_GPIO_WritePin>
 8002ab8:	200a      	movs	r0, #10
 8002aba:	f000 fbc3 	bl	8003244 <HAL_Delay>

	return WIFI_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	48001000 	.word	0x48001000

08002acc <WIFI_JoinNetwork>:
  * 		the Wifi handle.
  * @param  hwifi: Wifi handle, which decides which Wifi instance is used.
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_JoinNetwork(WIFI_HandleTypeDef* hwifi){
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b088      	sub	sp, #32
 8002ad0:	af02      	add	r7, sp, #8
 8002ad2:	6078      	str	r0, [r7, #4]

	int msgLength = 0;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	617b      	str	r3, [r7, #20]

	// Set SSID
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002ad8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002adc:	2100      	movs	r1, #0
 8002ade:	488d      	ldr	r0, [pc, #564]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002ae0:	f008 fd4f 	bl	800b582 <memset>
	msgLength = sprintf(wifiTxBuffer, "C1=%s\r", hwifi->ssid);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	498b      	ldr	r1, [pc, #556]	@ (8002d18 <WIFI_JoinNetwork+0x24c>)
 8002aec:	4889      	ldr	r0, [pc, #548]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002aee:	f008 fce3 	bl	800b4b8 <siprintf>
 8002af2:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	3301      	adds	r3, #1
 8002afa:	b29a      	uxth	r2, r3
 8002afc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b00:	9300      	str	r3, [sp, #0]
 8002b02:	4b86      	ldr	r3, [pc, #536]	@ (8002d1c <WIFI_JoinNetwork+0x250>)
 8002b04:	4983      	ldr	r1, [pc, #524]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f7ff ff82 	bl	8002a10 <WIFI_SendATCommand>

	// Set passphrase
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002b0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b10:	2100      	movs	r1, #0
 8002b12:	4880      	ldr	r0, [pc, #512]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002b14:	f008 fd35 	bl	800b582 <memset>
	msgLength = sprintf(wifiTxBuffer, "C2=%s\r", hwifi->passphrase);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	4980      	ldr	r1, [pc, #512]	@ (8002d20 <WIFI_JoinNetwork+0x254>)
 8002b20:	487c      	ldr	r0, [pc, #496]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002b22:	f008 fcc9 	bl	800b4b8 <siprintf>
 8002b26:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	4b79      	ldr	r3, [pc, #484]	@ (8002d1c <WIFI_JoinNetwork+0x250>)
 8002b38:	4976      	ldr	r1, [pc, #472]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7ff ff68 	bl	8002a10 <WIFI_SendATCommand>

	// Set security type
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002b40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b44:	2100      	movs	r1, #0
 8002b46:	4873      	ldr	r0, [pc, #460]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002b48:	f008 fd1b 	bl	800b582 <memset>
	msgLength = sprintf(wifiTxBuffer, "C3=%d\r", hwifi->securityType);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	7b1b      	ldrb	r3, [r3, #12]
 8002b50:	461a      	mov	r2, r3
 8002b52:	4974      	ldr	r1, [pc, #464]	@ (8002d24 <WIFI_JoinNetwork+0x258>)
 8002b54:	486f      	ldr	r0, [pc, #444]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002b56:	f008 fcaf 	bl	800b4b8 <siprintf>
 8002b5a:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	3301      	adds	r3, #1
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b68:	9300      	str	r3, [sp, #0]
 8002b6a:	4b6c      	ldr	r3, [pc, #432]	@ (8002d1c <WIFI_JoinNetwork+0x250>)
 8002b6c:	4969      	ldr	r1, [pc, #420]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f7ff ff4e 	bl	8002a10 <WIFI_SendATCommand>

	// Set if IP is requested via DHCP
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002b74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b78:	2100      	movs	r1, #0
 8002b7a:	4866      	ldr	r0, [pc, #408]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002b7c:	f008 fd01 	bl	800b582 <memset>
	msgLength = sprintf(wifiTxBuffer, "C4=%d\r", hwifi->DHCP);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	7b5b      	ldrb	r3, [r3, #13]
 8002b84:	461a      	mov	r2, r3
 8002b86:	4968      	ldr	r1, [pc, #416]	@ (8002d28 <WIFI_JoinNetwork+0x25c>)
 8002b88:	4862      	ldr	r0, [pc, #392]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002b8a:	f008 fc95 	bl	800b4b8 <siprintf>
 8002b8e:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	3301      	adds	r3, #1
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b9c:	9300      	str	r3, [sp, #0]
 8002b9e:	4b5f      	ldr	r3, [pc, #380]	@ (8002d1c <WIFI_JoinNetwork+0x250>)
 8002ba0:	495c      	ldr	r1, [pc, #368]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7ff ff34 	bl	8002a10 <WIFI_SendATCommand>

	// If DHCP is not used, set the additionally needed configurations
	if(hwifi->DHCP != SET){
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	7b5b      	ldrb	r3, [r3, #13]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d067      	beq.n	8002c80 <WIFI_JoinNetwork+0x1b4>

		// Set module's IP address
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002bb0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	4857      	ldr	r0, [pc, #348]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002bb8:	f008 fce3 	bl	800b582 <memset>
		msgLength = sprintf(wifiTxBuffer, "C6=%s\r", hwifi->ipAddress);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3314      	adds	r3, #20
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	495a      	ldr	r1, [pc, #360]	@ (8002d2c <WIFI_JoinNetwork+0x260>)
 8002bc4:	4853      	ldr	r0, [pc, #332]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002bc6:	f008 fc77 	bl	800b4b8 <siprintf>
 8002bca:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bd8:	9300      	str	r3, [sp, #0]
 8002bda:	4b50      	ldr	r3, [pc, #320]	@ (8002d1c <WIFI_JoinNetwork+0x250>)
 8002bdc:	494d      	ldr	r1, [pc, #308]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f7ff ff16 	bl	8002a10 <WIFI_SendATCommand>

		// Set module's network mask
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002be4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002be8:	2100      	movs	r1, #0
 8002bea:	484a      	ldr	r0, [pc, #296]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002bec:	f008 fcc9 	bl	800b582 <memset>
		msgLength = sprintf(wifiTxBuffer, "C7=%s\r", hwifi->networkMask);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3345      	adds	r3, #69	@ 0x45
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	494e      	ldr	r1, [pc, #312]	@ (8002d30 <WIFI_JoinNetwork+0x264>)
 8002bf8:	4846      	ldr	r0, [pc, #280]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002bfa:	f008 fc5d 	bl	800b4b8 <siprintf>
 8002bfe:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	3301      	adds	r3, #1
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	4b43      	ldr	r3, [pc, #268]	@ (8002d1c <WIFI_JoinNetwork+0x250>)
 8002c10:	4940      	ldr	r1, [pc, #256]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f7ff fefc 	bl	8002a10 <WIFI_SendATCommand>

		// Set module's default gateway
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002c18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c1c:	2100      	movs	r1, #0
 8002c1e:	483d      	ldr	r0, [pc, #244]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002c20:	f008 fcaf 	bl	800b582 <memset>
		msgLength = sprintf(wifiTxBuffer, "C8=%s\r", hwifi->defaultGateway);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	3356      	adds	r3, #86	@ 0x56
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4942      	ldr	r1, [pc, #264]	@ (8002d34 <WIFI_JoinNetwork+0x268>)
 8002c2c:	4839      	ldr	r0, [pc, #228]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002c2e:	f008 fc43 	bl	800b4b8 <siprintf>
 8002c32:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	3301      	adds	r3, #1
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	4b36      	ldr	r3, [pc, #216]	@ (8002d1c <WIFI_JoinNetwork+0x250>)
 8002c44:	4933      	ldr	r1, [pc, #204]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7ff fee2 	bl	8002a10 <WIFI_SendATCommand>

		// Set module's primary DNS server
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002c4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c50:	2100      	movs	r1, #0
 8002c52:	4830      	ldr	r0, [pc, #192]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002c54:	f008 fc95 	bl	800b582 <memset>
		msgLength = sprintf(wifiTxBuffer, "C9=%s\r", hwifi->primaryDNSServer);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	3367      	adds	r3, #103	@ 0x67
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	4936      	ldr	r1, [pc, #216]	@ (8002d38 <WIFI_JoinNetwork+0x26c>)
 8002c60:	482c      	ldr	r0, [pc, #176]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002c62:	f008 fc29 	bl	800b4b8 <siprintf>
 8002c66:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	4b29      	ldr	r3, [pc, #164]	@ (8002d1c <WIFI_JoinNetwork+0x250>)
 8002c78:	4926      	ldr	r1, [pc, #152]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff fec8 	bl	8002a10 <WIFI_SendATCommand>

	}

	// Join the network
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002c80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c84:	2100      	movs	r1, #0
 8002c86:	4823      	ldr	r0, [pc, #140]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002c88:	f008 fc7b 	bl	800b582 <memset>
	msgLength = sprintf(wifiTxBuffer, "C0\r");
 8002c8c:	492b      	ldr	r1, [pc, #172]	@ (8002d3c <WIFI_JoinNetwork+0x270>)
 8002c8e:	4821      	ldr	r0, [pc, #132]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002c90:	f008 fc12 	bl	800b4b8 <siprintf>
 8002c94:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ca2:	9300      	str	r3, [sp, #0]
 8002ca4:	4b1d      	ldr	r3, [pc, #116]	@ (8002d1c <WIFI_JoinNetwork+0x250>)
 8002ca6:	491b      	ldr	r1, [pc, #108]	@ (8002d14 <WIFI_JoinNetwork+0x248>)
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f7ff feb1 	bl	8002a10 <WIFI_SendATCommand>

	// If there was an error, call the error handler
	if(strstr(wifiRxBuffer, "ERROR") != NULL) Error_Handler();
 8002cae:	4924      	ldr	r1, [pc, #144]	@ (8002d40 <WIFI_JoinNetwork+0x274>)
 8002cb0:	481a      	ldr	r0, [pc, #104]	@ (8002d1c <WIFI_JoinNetwork+0x250>)
 8002cb2:	f008 fc8a 	bl	800b5ca <strstr>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <WIFI_JoinNetwork+0x1f4>
 8002cbc:	f7fe fb40 	bl	8001340 <Error_Handler>

	// If the module's IP address was assigned by DHCP, then parse it
	// from the response and save it in the Wifi handle.
	if(hwifi->DHCP == SET){
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	7b5b      	ldrb	r3, [r3, #13]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d11f      	bne.n	8002d08 <WIFI_JoinNetwork+0x23c>
		// The IP address is between the first and second comma
		char* startPos = strstr(wifiRxBuffer, ",");
 8002cc8:	212c      	movs	r1, #44	@ 0x2c
 8002cca:	4814      	ldr	r0, [pc, #80]	@ (8002d1c <WIFI_JoinNetwork+0x250>)
 8002ccc:	f008 fc70 	bl	800b5b0 <strchr>
 8002cd0:	6138      	str	r0, [r7, #16]
		char* endPos = strstr(startPos+1, ",");
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	212c      	movs	r1, #44	@ 0x2c
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f008 fc69 	bl	800b5b0 <strchr>
 8002cde:	60f8      	str	r0, [r7, #12]

		// Check whether the commas have been found
		if(startPos == NULL || endPos == NULL) Error_Handler();
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d002      	beq.n	8002cec <WIFI_JoinNetwork+0x220>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <WIFI_JoinNetwork+0x224>
 8002cec:	f7fe fb28 	bl	8001340 <Error_Handler>

		// Copy the IP address from the response buffer into the Wifi handle
		// For n set IP_length+1, because the ending char \0 must be considered
		snprintf(hwifi->ipAddress, endPos - startPos, startPos+1);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f103 0014 	add.w	r0, r3, #20
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	3301      	adds	r3, #1
 8002d02:	461a      	mov	r2, r3
 8002d04:	f008 fba2 	bl	800b44c <sniprintf>
	}

	return WIFI_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3718      	adds	r7, #24
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	2000063c 	.word	0x2000063c
 8002d18:	0800c71c 	.word	0x0800c71c
 8002d1c:	20000a3c 	.word	0x20000a3c
 8002d20:	0800c724 	.word	0x0800c724
 8002d24:	0800c72c 	.word	0x0800c72c
 8002d28:	0800c734 	.word	0x0800c734
 8002d2c:	0800c73c 	.word	0x0800c73c
 8002d30:	0800c744 	.word	0x0800c744
 8002d34:	0800c74c 	.word	0x0800c74c
 8002d38:	0800c754 	.word	0x0800c754
 8002d3c:	0800c75c 	.word	0x0800c75c
 8002d40:	0800c6fc 	.word	0x0800c6fc

08002d44 <WIFI_SetupSocket>:
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);

	return WIFI_OK;
}

WIFI_StatusTypeDef WIFI_SetupSocket(WIFI_HandleTypeDef* hwifi) {
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b086      	sub	sp, #24
 8002d48:	af02      	add	r7, sp, #8
 8002d4a:	6078      	str	r0, [r7, #4]

	int len = 0;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	60fb      	str	r3, [r7, #12]

	// Set socket number to 1
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002d50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d54:	2100      	movs	r1, #0
 8002d56:	483d      	ldr	r0, [pc, #244]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002d58:	f008 fc13 	bl	800b582 <memset>
	len = sprintf(wifiTxBuffer, "P0=1\r");
 8002d5c:	493c      	ldr	r1, [pc, #240]	@ (8002e50 <WIFI_SetupSocket+0x10c>)
 8002d5e:	483b      	ldr	r0, [pc, #236]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002d60:	f008 fbaa 	bl	800b4b8 <siprintf>
 8002d64:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d72:	9300      	str	r3, [sp, #0]
 8002d74:	4b37      	ldr	r3, [pc, #220]	@ (8002e54 <WIFI_SetupSocket+0x110>)
 8002d76:	4935      	ldr	r1, [pc, #212]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f7ff fe49 	bl	8002a10 <WIFI_SendATCommand>

	// Set protocol = TCP (0)
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002d7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d82:	2100      	movs	r1, #0
 8002d84:	4831      	ldr	r0, [pc, #196]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002d86:	f008 fbfc 	bl	800b582 <memset>
	len = sprintf(wifiTxBuffer, "P1=0\r");
 8002d8a:	4933      	ldr	r1, [pc, #204]	@ (8002e58 <WIFI_SetupSocket+0x114>)
 8002d8c:	482f      	ldr	r0, [pc, #188]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002d8e:	f008 fb93 	bl	800b4b8 <siprintf>
 8002d92:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	3301      	adds	r3, #1
 8002d9a:	b29a      	uxth	r2, r3
 8002d9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002da0:	9300      	str	r3, [sp, #0]
 8002da2:	4b2c      	ldr	r3, [pc, #176]	@ (8002e54 <WIFI_SetupSocket+0x110>)
 8002da4:	4929      	ldr	r1, [pc, #164]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7ff fe32 	bl	8002a10 <WIFI_SendATCommand>

    // Remote IP
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002dac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002db0:	2100      	movs	r1, #0
 8002db2:	4826      	ldr	r0, [pc, #152]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002db4:	f008 fbe5 	bl	800b582 <memset>
	len = sprintf(wifiTxBuffer, "P3=%s\r", hwifi->remoteIpAddress);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	3325      	adds	r3, #37	@ 0x25
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	4927      	ldr	r1, [pc, #156]	@ (8002e5c <WIFI_SetupSocket+0x118>)
 8002dc0:	4822      	ldr	r0, [pc, #136]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002dc2:	f008 fb79 	bl	800b4b8 <siprintf>
 8002dc6:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	3301      	adds	r3, #1
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	4b1f      	ldr	r3, [pc, #124]	@ (8002e54 <WIFI_SetupSocket+0x110>)
 8002dd8:	491c      	ldr	r1, [pc, #112]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f7ff fe18 	bl	8002a10 <WIFI_SendATCommand>

	// Remote Port
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002de0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002de4:	2100      	movs	r1, #0
 8002de6:	4819      	ldr	r0, [pc, #100]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002de8:	f008 fbcb 	bl	800b582 <memset>
	len = sprintf(wifiTxBuffer, "P4=%u\r", hwifi->remotePort);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	8a5b      	ldrh	r3, [r3, #18]
 8002df0:	461a      	mov	r2, r3
 8002df2:	491b      	ldr	r1, [pc, #108]	@ (8002e60 <WIFI_SetupSocket+0x11c>)
 8002df4:	4815      	ldr	r0, [pc, #84]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002df6:	f008 fb5f 	bl	800b4b8 <siprintf>
 8002dfa:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	3301      	adds	r3, #1
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e08:	9300      	str	r3, [sp, #0]
 8002e0a:	4b12      	ldr	r3, [pc, #72]	@ (8002e54 <WIFI_SetupSocket+0x110>)
 8002e0c:	490f      	ldr	r1, [pc, #60]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7ff fdfe 	bl	8002a10 <WIFI_SendATCommand>

	// Start client
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002e14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e18:	2100      	movs	r1, #0
 8002e1a:	480c      	ldr	r0, [pc, #48]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002e1c:	f008 fbb1 	bl	800b582 <memset>
	len = sprintf(wifiTxBuffer, "P6=1\r");
 8002e20:	4910      	ldr	r1, [pc, #64]	@ (8002e64 <WIFI_SetupSocket+0x120>)
 8002e22:	480a      	ldr	r0, [pc, #40]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002e24:	f008 fb48 	bl	800b4b8 <siprintf>
 8002e28:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	3301      	adds	r3, #1
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e36:	9300      	str	r3, [sp, #0]
 8002e38:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <WIFI_SetupSocket+0x110>)
 8002e3a:	4904      	ldr	r1, [pc, #16]	@ (8002e4c <WIFI_SetupSocket+0x108>)
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f7ff fde7 	bl	8002a10 <WIFI_SendATCommand>

	return WIFI_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	2000063c 	.word	0x2000063c
 8002e50:	0800c7c0 	.word	0x0800c7c0
 8002e54:	20000a3c 	.word	0x20000a3c
 8002e58:	0800c7c8 	.word	0x0800c7c8
 8002e5c:	0800c7d0 	.word	0x0800c7d0
 8002e60:	0800c7d8 	.word	0x0800c7d8
 8002e64:	0800c7b0 	.word	0x0800c7b0

08002e68 <WIFI_SendTCPData>:

WIFI_StatusTypeDef WIFI_SendTCPData(WIFI_HandleTypeDef* hwifi, char* message) {
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af02      	add	r7, sp, #8
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]

	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002e72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e76:	2100      	movs	r1, #0
 8002e78:	4815      	ldr	r0, [pc, #84]	@ (8002ed0 <WIFI_SendTCPData+0x68>)
 8002e7a:	f008 fb82 	bl	800b582 <memset>
	int msgLength = strlen(message);
 8002e7e:	6838      	ldr	r0, [r7, #0]
 8002e80:	f7fd f9c8 	bl	8000214 <strlen>
 8002e84:	4603      	mov	r3, r0
 8002e86:	60fb      	str	r3, [r7, #12]
	int headerLength = sprintf(wifiTxBuffer, "S3=%d\r", msgLength);
 8002e88:	68fa      	ldr	r2, [r7, #12]
 8002e8a:	4912      	ldr	r1, [pc, #72]	@ (8002ed4 <WIFI_SendTCPData+0x6c>)
 8002e8c:	4810      	ldr	r0, [pc, #64]	@ (8002ed0 <WIFI_SendTCPData+0x68>)
 8002e8e:	f008 fb13 	bl	800b4b8 <siprintf>
 8002e92:	60b8      	str	r0, [r7, #8]
	memcpy(wifiTxBuffer + headerLength, message, msgLength);
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	4a0e      	ldr	r2, [pc, #56]	@ (8002ed0 <WIFI_SendTCPData+0x68>)
 8002e98:	4413      	add	r3, r2
 8002e9a:	68fa      	ldr	r2, [r7, #12]
 8002e9c:	6839      	ldr	r1, [r7, #0]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f008 fc1d 	bl	800b6de <memcpy>
	WIFI_SendATCommand(hwifi, wifiTxBuffer, headerLength + msgLength + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	4413      	add	r3, r2
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	b29a      	uxth	r2, r3
 8002eb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	4b07      	ldr	r3, [pc, #28]	@ (8002ed8 <WIFI_SendTCPData+0x70>)
 8002ebc:	4904      	ldr	r1, [pc, #16]	@ (8002ed0 <WIFI_SendTCPData+0x68>)
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7ff fda6 	bl	8002a10 <WIFI_SendATCommand>

	return WIFI_OK;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	2000063c 	.word	0x2000063c
 8002ed4:	0800c7e0 	.word	0x0800c7e0
 8002ed8:	20000a3c 	.word	0x20000a3c

08002edc <trimstr>:
  * @param  strSize: C string size
  * @param  size: Character to trim
  * @retval None
  */

void trimstr(char* str, uint32_t strSize, char c){
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08a      	sub	sp, #40	@ 0x28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	71fb      	strb	r3, [r7, #7]

	uint32_t trimPos = 0;
 8002eea:	2300      	movs	r3, #0
 8002eec:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t endPos = 0;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	623b      	str	r3, [r7, #32]

	// Find end of string a.k.a. first occurrence of '\0'
	for(uint32_t i = 0; i < strSize; i++){
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	61fb      	str	r3, [r7, #28]
 8002ef6:	e00c      	b.n	8002f12 <trimstr+0x36>
		if( str[i] != '\0' ) continue;
 8002ef8:	68fa      	ldr	r2, [r7, #12]
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	4413      	add	r3, r2
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d102      	bne.n	8002f0a <trimstr+0x2e>
		else{
			endPos = i;
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	623b      	str	r3, [r7, #32]
			break;
 8002f08:	e007      	b.n	8002f1a <trimstr+0x3e>
		if( str[i] != '\0' ) continue;
 8002f0a:	bf00      	nop
	for(uint32_t i = 0; i < strSize; i++){
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	61fb      	str	r3, [r7, #28]
 8002f12:	69fa      	ldr	r2, [r7, #28]
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d3ee      	bcc.n	8002ef8 <trimstr+0x1c>

	/**
	 * If c is at the end of the string, replace it with '\0'.
	 * Repeat until a char emerges that is not c.
	 */
	for(uint32_t i = endPos -1; i > 0; i--){
 8002f1a:	6a3b      	ldr	r3, [r7, #32]
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	61bb      	str	r3, [r7, #24]
 8002f20:	e010      	b.n	8002f44 <trimstr+0x68>
		if( str[i] == c ){
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	4413      	add	r3, r2
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	79fa      	ldrb	r2, [r7, #7]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d10d      	bne.n	8002f4c <trimstr+0x70>
			str[i] = '\0';
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	4413      	add	r3, r2
 8002f36:	2200      	movs	r2, #0
 8002f38:	701a      	strb	r2, [r3, #0]
			endPos = i;
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	623b      	str	r3, [r7, #32]
	for(uint32_t i = endPos -1; i > 0; i--){
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	3b01      	subs	r3, #1
 8002f42:	61bb      	str	r3, [r7, #24]
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d1eb      	bne.n	8002f22 <trimstr+0x46>
 8002f4a:	e000      	b.n	8002f4e <trimstr+0x72>
		}
		else break;
 8002f4c:	bf00      	nop
	}

	// Find the position of the first char in the string that is not c.
	for(uint32_t i = 0; i < strSize; i++){
 8002f4e:	2300      	movs	r3, #0
 8002f50:	617b      	str	r3, [r7, #20]
 8002f52:	e00c      	b.n	8002f6e <trimstr+0x92>
		if(str[i] == c){
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	4413      	add	r3, r2
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	79fa      	ldrb	r2, [r7, #7]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d10a      	bne.n	8002f78 <trimstr+0x9c>
			trimPos = i + 1;
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	3301      	adds	r3, #1
 8002f66:	627b      	str	r3, [r7, #36]	@ 0x24
	for(uint32_t i = 0; i < strSize; i++){
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	617b      	str	r3, [r7, #20]
 8002f6e:	697a      	ldr	r2, [r7, #20]
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d3ee      	bcc.n	8002f54 <trimstr+0x78>
 8002f76:	e000      	b.n	8002f7a <trimstr+0x9e>
		}else break;
 8002f78:	bf00      	nop
	}
	// Trim leading c
	snprintf( str, endPos + 1 - trimPos, &str[trimPos] );
 8002f7a:	6a3a      	ldr	r2, [r7, #32]
 8002f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	1c59      	adds	r1, r3, #1
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f86:	4413      	add	r3, r2
 8002f88:	461a      	mov	r2, r3
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f008 fa5e 	bl	800b44c <sniprintf>
}
 8002f90:	bf00      	nop
 8002f92:	3728      	adds	r7, #40	@ 0x28
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002f98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002fd0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f9c:	f7ff fc18 	bl	80027d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fa0:	480c      	ldr	r0, [pc, #48]	@ (8002fd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002fa2:	490d      	ldr	r1, [pc, #52]	@ (8002fd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8002fdc <LoopForever+0xe>)
  movs r3, #0
 8002fa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fa8:	e002      	b.n	8002fb0 <LoopCopyDataInit>

08002faa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002faa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fae:	3304      	adds	r3, #4

08002fb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fb4:	d3f9      	bcc.n	8002faa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fb6:	4a0a      	ldr	r2, [pc, #40]	@ (8002fe0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fb8:	4c0a      	ldr	r4, [pc, #40]	@ (8002fe4 <LoopForever+0x16>)
  movs r3, #0
 8002fba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fbc:	e001      	b.n	8002fc2 <LoopFillZerobss>

08002fbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fc0:	3204      	adds	r2, #4

08002fc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fc4:	d3fb      	bcc.n	8002fbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002fc6:	f008 fb63 	bl	800b690 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002fca:	f7fd fbb7 	bl	800073c <main>

08002fce <LoopForever>:

LoopForever:
    b LoopForever
 8002fce:	e7fe      	b.n	8002fce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002fd0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002fd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fd8:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8002fdc:	0800d0a0 	.word	0x0800d0a0
  ldr r2, =_sbss
 8002fe0:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8002fe4:	20000f8c 	.word	0x20000f8c

08002fe8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002fe8:	e7fe      	b.n	8002fe8 <ADC1_IRQHandler>

08002fea <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8002fea:	b580      	push	{r7, lr}
 8002fec:	b084      	sub	sp, #16
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	6039      	str	r1, [r7, #0]
 8002ff4:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8002ff6:	88fb      	ldrh	r3, [r7, #6]
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2120      	movs	r1, #32
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7fe fb77 	bl	80016f0 <SENSOR_IO_Read>
 8003002:	4603      	mov	r3, r0
 8003004:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8003006:	7bfb      	ldrb	r3, [r7, #15]
 8003008:	f023 0304 	bic.w	r3, r3, #4
 800300c:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 800300e:	7bfb      	ldrb	r3, [r7, #15]
 8003010:	f043 0304 	orr.w	r3, r3, #4
 8003014:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8003016:	7bfb      	ldrb	r3, [r7, #15]
 8003018:	f023 0303 	bic.w	r3, r3, #3
 800301c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800301e:	7bfb      	ldrb	r3, [r7, #15]
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8003026:	7bfb      	ldrb	r3, [r7, #15]
 8003028:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800302c:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800302e:	88fb      	ldrh	r3, [r7, #6]
 8003030:	b2db      	uxtb	r3, r3
 8003032:	7bfa      	ldrb	r2, [r7, #15]
 8003034:	2120      	movs	r1, #32
 8003036:	4618      	mov	r0, r3
 8003038:	f7fe fb40 	bl	80016bc <SENSOR_IO_Write>
}
 800303c:	bf00      	nop
 800303e:	3710      	adds	r7, #16
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b088      	sub	sp, #32
 8003048:	af00      	add	r7, sp, #0
 800304a:	4603      	mov	r3, r0
 800304c:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 800304e:	88fb      	ldrh	r3, [r7, #6]
 8003050:	b2d8      	uxtb	r0, r3
 8003052:	f107 0208 	add.w	r2, r7, #8
 8003056:	2302      	movs	r3, #2
 8003058:	21b2      	movs	r1, #178	@ 0xb2
 800305a:	f7fe fb67 	bl	800172c <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 800305e:	88fb      	ldrh	r3, [r7, #6]
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2135      	movs	r1, #53	@ 0x35
 8003064:	4618      	mov	r0, r3
 8003066:	f7fe fb43 	bl	80016f0 <SENSOR_IO_Read>
 800306a:	4603      	mov	r3, r0
 800306c:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 800306e:	7ffb      	ldrb	r3, [r7, #31]
 8003070:	b21b      	sxth	r3, r3
 8003072:	021b      	lsls	r3, r3, #8
 8003074:	b21b      	sxth	r3, r3
 8003076:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800307a:	b21a      	sxth	r2, r3
 800307c:	7a3b      	ldrb	r3, [r7, #8]
 800307e:	b21b      	sxth	r3, r3
 8003080:	4313      	orrs	r3, r2
 8003082:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8003084:	7ffb      	ldrb	r3, [r7, #31]
 8003086:	b21b      	sxth	r3, r3
 8003088:	019b      	lsls	r3, r3, #6
 800308a:	b21b      	sxth	r3, r3
 800308c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003090:	b21a      	sxth	r2, r3
 8003092:	7a7b      	ldrb	r3, [r7, #9]
 8003094:	b21b      	sxth	r3, r3
 8003096:	4313      	orrs	r3, r2
 8003098:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 800309a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800309e:	10db      	asrs	r3, r3, #3
 80030a0:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 80030a2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80030a6:	10db      	asrs	r3, r3, #3
 80030a8:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 80030aa:	88fb      	ldrh	r3, [r7, #6]
 80030ac:	b2d8      	uxtb	r0, r3
 80030ae:	f107 0208 	add.w	r2, r7, #8
 80030b2:	2304      	movs	r3, #4
 80030b4:	21bc      	movs	r1, #188	@ 0xbc
 80030b6:	f7fe fb39 	bl	800172c <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80030ba:	7a7b      	ldrb	r3, [r7, #9]
 80030bc:	b21b      	sxth	r3, r3
 80030be:	021b      	lsls	r3, r3, #8
 80030c0:	b21a      	sxth	r2, r3
 80030c2:	7a3b      	ldrb	r3, [r7, #8]
 80030c4:	b21b      	sxth	r3, r3
 80030c6:	4313      	orrs	r3, r2
 80030c8:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80030ca:	7afb      	ldrb	r3, [r7, #11]
 80030cc:	b21b      	sxth	r3, r3
 80030ce:	021b      	lsls	r3, r3, #8
 80030d0:	b21a      	sxth	r2, r3
 80030d2:	7abb      	ldrb	r3, [r7, #10]
 80030d4:	b21b      	sxth	r3, r3
 80030d6:	4313      	orrs	r3, r2
 80030d8:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 80030da:	88fb      	ldrh	r3, [r7, #6]
 80030dc:	b2d8      	uxtb	r0, r3
 80030de:	f107 0208 	add.w	r2, r7, #8
 80030e2:	2302      	movs	r3, #2
 80030e4:	21aa      	movs	r1, #170	@ 0xaa
 80030e6:	f7fe fb21 	bl	800172c <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80030ea:	7a7b      	ldrb	r3, [r7, #9]
 80030ec:	b21b      	sxth	r3, r3
 80030ee:	021b      	lsls	r3, r3, #8
 80030f0:	b21a      	sxth	r2, r3
 80030f2:	7a3b      	ldrb	r3, [r7, #8]
 80030f4:	b21b      	sxth	r3, r3
 80030f6:	4313      	orrs	r3, r2
 80030f8:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80030fa:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80030fe:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	ee07 3a90 	vmov	s15, r3
 8003108:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800310c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003110:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	ee07 3a90 	vmov	s15, r3
 800311a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800311e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003122:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003126:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	ee07 3a90 	vmov	s15, r3
 8003130:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003134:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003138:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800313c:	ee07 3a90 	vmov	s15, r3
 8003140:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003144:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003148:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	ee07 3a90 	vmov	s15, r3
}
 8003152:	eeb0 0a67 	vmov.f32	s0, s15
 8003156:	3720      	adds	r7, #32
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003162:	2300      	movs	r3, #0
 8003164:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003166:	2003      	movs	r0, #3
 8003168:	f000 f960 	bl	800342c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800316c:	2000      	movs	r0, #0
 800316e:	f000 f80d 	bl	800318c <HAL_InitTick>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d002      	beq.n	800317e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	71fb      	strb	r3, [r7, #7]
 800317c:	e001      	b.n	8003182 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800317e:	f7fe ff67 	bl	8002050 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003182:	79fb      	ldrb	r3, [r7, #7]
}
 8003184:	4618      	mov	r0, r3
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003194:	2300      	movs	r3, #0
 8003196:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003198:	4b17      	ldr	r3, [pc, #92]	@ (80031f8 <HAL_InitTick+0x6c>)
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d023      	beq.n	80031e8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80031a0:	4b16      	ldr	r3, [pc, #88]	@ (80031fc <HAL_InitTick+0x70>)
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	4b14      	ldr	r3, [pc, #80]	@ (80031f8 <HAL_InitTick+0x6c>)
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	4619      	mov	r1, r3
 80031aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80031b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b6:	4618      	mov	r0, r3
 80031b8:	f000 f96d 	bl	8003496 <HAL_SYSTICK_Config>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d10f      	bne.n	80031e2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2b0f      	cmp	r3, #15
 80031c6:	d809      	bhi.n	80031dc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031c8:	2200      	movs	r2, #0
 80031ca:	6879      	ldr	r1, [r7, #4]
 80031cc:	f04f 30ff 	mov.w	r0, #4294967295
 80031d0:	f000 f937 	bl	8003442 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031d4:	4a0a      	ldr	r2, [pc, #40]	@ (8003200 <HAL_InitTick+0x74>)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	e007      	b.n	80031ec <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	73fb      	strb	r3, [r7, #15]
 80031e0:	e004      	b.n	80031ec <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	73fb      	strb	r3, [r7, #15]
 80031e6:	e001      	b.n	80031ec <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80031ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	20000048 	.word	0x20000048
 80031fc:	20000030 	.word	0x20000030
 8003200:	20000044 	.word	0x20000044

08003204 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003208:	4b06      	ldr	r3, [pc, #24]	@ (8003224 <HAL_IncTick+0x20>)
 800320a:	781b      	ldrb	r3, [r3, #0]
 800320c:	461a      	mov	r2, r3
 800320e:	4b06      	ldr	r3, [pc, #24]	@ (8003228 <HAL_IncTick+0x24>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4413      	add	r3, r2
 8003214:	4a04      	ldr	r2, [pc, #16]	@ (8003228 <HAL_IncTick+0x24>)
 8003216:	6013      	str	r3, [r2, #0]
}
 8003218:	bf00      	nop
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	20000048 	.word	0x20000048
 8003228:	20000e3c 	.word	0x20000e3c

0800322c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  return uwTick;
 8003230:	4b03      	ldr	r3, [pc, #12]	@ (8003240 <HAL_GetTick+0x14>)
 8003232:	681b      	ldr	r3, [r3, #0]
}
 8003234:	4618      	mov	r0, r3
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	20000e3c 	.word	0x20000e3c

08003244 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800324c:	f7ff ffee 	bl	800322c <HAL_GetTick>
 8003250:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800325c:	d005      	beq.n	800326a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800325e:	4b0a      	ldr	r3, [pc, #40]	@ (8003288 <HAL_Delay+0x44>)
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	461a      	mov	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	4413      	add	r3, r2
 8003268:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800326a:	bf00      	nop
 800326c:	f7ff ffde 	bl	800322c <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	429a      	cmp	r2, r3
 800327a:	d8f7      	bhi.n	800326c <HAL_Delay+0x28>
  {
  }
}
 800327c:	bf00      	nop
 800327e:	bf00      	nop
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	20000048 	.word	0x20000048

0800328c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800329c:	4b0c      	ldr	r3, [pc, #48]	@ (80032d0 <__NVIC_SetPriorityGrouping+0x44>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032a2:	68ba      	ldr	r2, [r7, #8]
 80032a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032a8:	4013      	ands	r3, r2
 80032aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032be:	4a04      	ldr	r2, [pc, #16]	@ (80032d0 <__NVIC_SetPriorityGrouping+0x44>)
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	60d3      	str	r3, [r2, #12]
}
 80032c4:	bf00      	nop
 80032c6:	3714      	adds	r7, #20
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	e000ed00 	.word	0xe000ed00

080032d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032d8:	4b04      	ldr	r3, [pc, #16]	@ (80032ec <__NVIC_GetPriorityGrouping+0x18>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	0a1b      	lsrs	r3, r3, #8
 80032de:	f003 0307 	and.w	r3, r3, #7
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	e000ed00 	.word	0xe000ed00

080032f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4603      	mov	r3, r0
 80032f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	db0b      	blt.n	800331a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003302:	79fb      	ldrb	r3, [r7, #7]
 8003304:	f003 021f 	and.w	r2, r3, #31
 8003308:	4907      	ldr	r1, [pc, #28]	@ (8003328 <__NVIC_EnableIRQ+0x38>)
 800330a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330e:	095b      	lsrs	r3, r3, #5
 8003310:	2001      	movs	r0, #1
 8003312:	fa00 f202 	lsl.w	r2, r0, r2
 8003316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	e000e100 	.word	0xe000e100

0800332c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	4603      	mov	r3, r0
 8003334:	6039      	str	r1, [r7, #0]
 8003336:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333c:	2b00      	cmp	r3, #0
 800333e:	db0a      	blt.n	8003356 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	b2da      	uxtb	r2, r3
 8003344:	490c      	ldr	r1, [pc, #48]	@ (8003378 <__NVIC_SetPriority+0x4c>)
 8003346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334a:	0112      	lsls	r2, r2, #4
 800334c:	b2d2      	uxtb	r2, r2
 800334e:	440b      	add	r3, r1
 8003350:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003354:	e00a      	b.n	800336c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	b2da      	uxtb	r2, r3
 800335a:	4908      	ldr	r1, [pc, #32]	@ (800337c <__NVIC_SetPriority+0x50>)
 800335c:	79fb      	ldrb	r3, [r7, #7]
 800335e:	f003 030f 	and.w	r3, r3, #15
 8003362:	3b04      	subs	r3, #4
 8003364:	0112      	lsls	r2, r2, #4
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	440b      	add	r3, r1
 800336a:	761a      	strb	r2, [r3, #24]
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	e000e100 	.word	0xe000e100
 800337c:	e000ed00 	.word	0xe000ed00

08003380 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003380:	b480      	push	{r7}
 8003382:	b089      	sub	sp, #36	@ 0x24
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f003 0307 	and.w	r3, r3, #7
 8003392:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	f1c3 0307 	rsb	r3, r3, #7
 800339a:	2b04      	cmp	r3, #4
 800339c:	bf28      	it	cs
 800339e:	2304      	movcs	r3, #4
 80033a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	3304      	adds	r3, #4
 80033a6:	2b06      	cmp	r3, #6
 80033a8:	d902      	bls.n	80033b0 <NVIC_EncodePriority+0x30>
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	3b03      	subs	r3, #3
 80033ae:	e000      	b.n	80033b2 <NVIC_EncodePriority+0x32>
 80033b0:	2300      	movs	r3, #0
 80033b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b4:	f04f 32ff 	mov.w	r2, #4294967295
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	43da      	mvns	r2, r3
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	401a      	ands	r2, r3
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033c8:	f04f 31ff 	mov.w	r1, #4294967295
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	fa01 f303 	lsl.w	r3, r1, r3
 80033d2:	43d9      	mvns	r1, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d8:	4313      	orrs	r3, r2
         );
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3724      	adds	r7, #36	@ 0x24
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
	...

080033e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033f8:	d301      	bcc.n	80033fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033fa:	2301      	movs	r3, #1
 80033fc:	e00f      	b.n	800341e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003428 <SysTick_Config+0x40>)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	3b01      	subs	r3, #1
 8003404:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003406:	210f      	movs	r1, #15
 8003408:	f04f 30ff 	mov.w	r0, #4294967295
 800340c:	f7ff ff8e 	bl	800332c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003410:	4b05      	ldr	r3, [pc, #20]	@ (8003428 <SysTick_Config+0x40>)
 8003412:	2200      	movs	r2, #0
 8003414:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003416:	4b04      	ldr	r3, [pc, #16]	@ (8003428 <SysTick_Config+0x40>)
 8003418:	2207      	movs	r2, #7
 800341a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	e000e010 	.word	0xe000e010

0800342c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f7ff ff29 	bl	800328c <__NVIC_SetPriorityGrouping>
}
 800343a:	bf00      	nop
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	b086      	sub	sp, #24
 8003446:	af00      	add	r7, sp, #0
 8003448:	4603      	mov	r3, r0
 800344a:	60b9      	str	r1, [r7, #8]
 800344c:	607a      	str	r2, [r7, #4]
 800344e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003450:	2300      	movs	r3, #0
 8003452:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003454:	f7ff ff3e 	bl	80032d4 <__NVIC_GetPriorityGrouping>
 8003458:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	68b9      	ldr	r1, [r7, #8]
 800345e:	6978      	ldr	r0, [r7, #20]
 8003460:	f7ff ff8e 	bl	8003380 <NVIC_EncodePriority>
 8003464:	4602      	mov	r2, r0
 8003466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800346a:	4611      	mov	r1, r2
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff ff5d 	bl	800332c <__NVIC_SetPriority>
}
 8003472:	bf00      	nop
 8003474:	3718      	adds	r7, #24
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b082      	sub	sp, #8
 800347e:	af00      	add	r7, sp, #0
 8003480:	4603      	mov	r3, r0
 8003482:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff ff31 	bl	80032f0 <__NVIC_EnableIRQ>
}
 800348e:	bf00      	nop
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b082      	sub	sp, #8
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f7ff ffa2 	bl	80033e8 <SysTick_Config>
 80034a4:	4603      	mov	r3, r0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b082      	sub	sp, #8
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d101      	bne.n	80034c0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e014      	b.n	80034ea <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	791b      	ldrb	r3, [r3, #4]
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d105      	bne.n	80034d6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f7fe fde1 	bl	8002098 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2202      	movs	r2, #2
 80034da:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2201      	movs	r2, #1
 80034e6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3708      	adds	r7, #8
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
	...

080034f4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]
 8003500:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8003502:	2300      	movs	r3, #0
 8003504:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	795b      	ldrb	r3, [r3, #5]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d101      	bne.n	8003512 <HAL_DAC_Start_DMA+0x1e>
 800350e:	2302      	movs	r3, #2
 8003510:	e0ab      	b.n	800366a <HAL_DAC_Start_DMA+0x176>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2201      	movs	r2, #1
 8003516:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2202      	movs	r2, #2
 800351c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d12f      	bne.n	8003584 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	4a52      	ldr	r2, [pc, #328]	@ (8003674 <HAL_DAC_Start_DMA+0x180>)
 800352a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	4a51      	ldr	r2, [pc, #324]	@ (8003678 <HAL_DAC_Start_DMA+0x184>)
 8003532:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	4a50      	ldr	r2, [pc, #320]	@ (800367c <HAL_DAC_Start_DMA+0x188>)
 800353a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800354a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800354c:	6a3b      	ldr	r3, [r7, #32]
 800354e:	2b08      	cmp	r3, #8
 8003550:	d013      	beq.n	800357a <HAL_DAC_Start_DMA+0x86>
 8003552:	6a3b      	ldr	r3, [r7, #32]
 8003554:	2b08      	cmp	r3, #8
 8003556:	d845      	bhi.n	80035e4 <HAL_DAC_Start_DMA+0xf0>
 8003558:	6a3b      	ldr	r3, [r7, #32]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_DAC_Start_DMA+0x72>
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	2b04      	cmp	r3, #4
 8003562:	d005      	beq.n	8003570 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003564:	e03e      	b.n	80035e4 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	3308      	adds	r3, #8
 800356c:	613b      	str	r3, [r7, #16]
        break;
 800356e:	e03c      	b.n	80035ea <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	330c      	adds	r3, #12
 8003576:	613b      	str	r3, [r7, #16]
        break;
 8003578:	e037      	b.n	80035ea <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	3310      	adds	r3, #16
 8003580:	613b      	str	r3, [r7, #16]
        break;
 8003582:	e032      	b.n	80035ea <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	4a3d      	ldr	r2, [pc, #244]	@ (8003680 <HAL_DAC_Start_DMA+0x18c>)
 800358a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	4a3c      	ldr	r2, [pc, #240]	@ (8003684 <HAL_DAC_Start_DMA+0x190>)
 8003592:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	4a3b      	ldr	r2, [pc, #236]	@ (8003688 <HAL_DAC_Start_DMA+0x194>)
 800359a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80035aa:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80035ac:	6a3b      	ldr	r3, [r7, #32]
 80035ae:	2b08      	cmp	r3, #8
 80035b0:	d013      	beq.n	80035da <HAL_DAC_Start_DMA+0xe6>
 80035b2:	6a3b      	ldr	r3, [r7, #32]
 80035b4:	2b08      	cmp	r3, #8
 80035b6:	d817      	bhi.n	80035e8 <HAL_DAC_Start_DMA+0xf4>
 80035b8:	6a3b      	ldr	r3, [r7, #32]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <HAL_DAC_Start_DMA+0xd2>
 80035be:	6a3b      	ldr	r3, [r7, #32]
 80035c0:	2b04      	cmp	r3, #4
 80035c2:	d005      	beq.n	80035d0 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80035c4:	e010      	b.n	80035e8 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	3314      	adds	r3, #20
 80035cc:	613b      	str	r3, [r7, #16]
        break;
 80035ce:	e00c      	b.n	80035ea <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	3318      	adds	r3, #24
 80035d6:	613b      	str	r3, [r7, #16]
        break;
 80035d8:	e007      	b.n	80035ea <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	331c      	adds	r3, #28
 80035e0:	613b      	str	r3, [r7, #16]
        break;
 80035e2:	e002      	b.n	80035ea <HAL_DAC_Start_DMA+0xf6>
        break;
 80035e4:	bf00      	nop
 80035e6:	e000      	b.n	80035ea <HAL_DAC_Start_DMA+0xf6>
        break;
 80035e8:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d111      	bne.n	8003614 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035fe:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6898      	ldr	r0, [r3, #8]
 8003604:	6879      	ldr	r1, [r7, #4]
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	f000 fb21 	bl	8003c50 <HAL_DMA_Start_IT>
 800360e:	4603      	mov	r3, r0
 8003610:	75fb      	strb	r3, [r7, #23]
 8003612:	e010      	b.n	8003636 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003622:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	68d8      	ldr	r0, [r3, #12]
 8003628:	6879      	ldr	r1, [r7, #4]
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	693a      	ldr	r2, [r7, #16]
 800362e:	f000 fb0f 	bl	8003c50 <HAL_DMA_Start_IT>
 8003632:	4603      	mov	r3, r0
 8003634:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2200      	movs	r2, #0
 800363a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800363c:	7dfb      	ldrb	r3, [r7, #23]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10c      	bne.n	800365c <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	6819      	ldr	r1, [r3, #0]
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	f003 0310 	and.w	r3, r3, #16
 800364e:	2201      	movs	r2, #1
 8003650:	409a      	lsls	r2, r3
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	430a      	orrs	r2, r1
 8003658:	601a      	str	r2, [r3, #0]
 800365a:	e005      	b.n	8003668 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	f043 0204 	orr.w	r2, r3, #4
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003668:	7dfb      	ldrb	r3, [r7, #23]
}
 800366a:	4618      	mov	r0, r3
 800366c:	3718      	adds	r7, #24
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	080039ed 	.word	0x080039ed
 8003678:	08003a0f 	.word	0x08003a0f
 800367c:	08003a2b 	.word	0x08003a2b
 8003680:	08003a95 	.word	0x08003a95
 8003684:	08003ab7 	.word	0x08003ab7
 8003688:	08003ad3 	.word	0x08003ad3

0800368c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	6819      	ldr	r1, [r3, #0]
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	f003 0310 	and.w	r3, r3, #16
 80036a2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80036a6:	fa02 f303 	lsl.w	r3, r2, r3
 80036aa:	43da      	mvns	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	400a      	ands	r2, r1
 80036b2:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6819      	ldr	r1, [r3, #0]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	f003 0310 	and.w	r3, r3, #16
 80036c0:	2201      	movs	r2, #1
 80036c2:	fa02 f303 	lsl.w	r3, r2, r3
 80036c6:	43da      	mvns	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	400a      	ands	r2, r1
 80036ce:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10d      	bne.n	80036f2 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 fb33 	bl	8003d46 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	e00c      	b.n	800370c <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f000 fb25 	bl	8003d46 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800370a:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800371e:	bf00      	nop
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr

0800372a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800373e:	b480      	push	{r7}
 8003740:	b083      	sub	sp, #12
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
	...

08003754 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b088      	sub	sp, #32
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003760:	2300      	movs	r3, #0
 8003762:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	795b      	ldrb	r3, [r3, #5]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d101      	bne.n	8003770 <HAL_DAC_ConfigChannel+0x1c>
 800376c:	2302      	movs	r3, #2
 800376e:	e137      	b.n	80039e0 <HAL_DAC_ConfigChannel+0x28c>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2201      	movs	r2, #1
 8003774:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2202      	movs	r2, #2
 800377a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	2b04      	cmp	r3, #4
 8003782:	f040 8081 	bne.w	8003888 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003786:	f7ff fd51 	bl	800322c <HAL_GetTick>
 800378a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d140      	bne.n	8003814 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003792:	e018      	b.n	80037c6 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003794:	f7ff fd4a 	bl	800322c <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d911      	bls.n	80037c6 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00a      	beq.n	80037c6 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	691b      	ldr	r3, [r3, #16]
 80037b4:	f043 0208 	orr.w	r2, r3, #8
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2203      	movs	r2, #3
 80037c0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e10c      	b.n	80039e0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1df      	bne.n	8003794 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80037d4:	2001      	movs	r0, #1
 80037d6:	f7ff fd35 	bl	8003244 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68ba      	ldr	r2, [r7, #8]
 80037e0:	69d2      	ldr	r2, [r2, #28]
 80037e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80037e4:	e023      	b.n	800382e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80037e6:	f7ff fd21 	bl	800322c <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d90f      	bls.n	8003814 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	da0a      	bge.n	8003814 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	f043 0208 	orr.w	r2, r3, #8
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2203      	movs	r2, #3
 800380e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e0e5      	b.n	80039e0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800381a:	2b00      	cmp	r3, #0
 800381c:	dbe3      	blt.n	80037e6 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800381e:	2001      	movs	r0, #1
 8003820:	f7ff fd10 	bl	8003244 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68ba      	ldr	r2, [r7, #8]
 800382a:	69d2      	ldr	r2, [r2, #28]
 800382c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f003 0310 	and.w	r3, r3, #16
 800383a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800383e:	fa01 f303 	lsl.w	r3, r1, r3
 8003842:	43db      	mvns	r3, r3
 8003844:	ea02 0103 	and.w	r1, r2, r3
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	6a1a      	ldr	r2, [r3, #32]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f003 0310 	and.w	r3, r3, #16
 8003852:	409a      	lsls	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	430a      	orrs	r2, r1
 800385a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f003 0310 	and.w	r3, r3, #16
 8003868:	21ff      	movs	r1, #255	@ 0xff
 800386a:	fa01 f303 	lsl.w	r3, r1, r3
 800386e:	43db      	mvns	r3, r3
 8003870:	ea02 0103 	and.w	r1, r2, r3
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f003 0310 	and.w	r3, r3, #16
 800387e:	409a      	lsls	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	695b      	ldr	r3, [r3, #20]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d11d      	bne.n	80038cc <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003896:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f003 0310 	and.w	r3, r3, #16
 800389e:	221f      	movs	r2, #31
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	43db      	mvns	r3, r3
 80038a6:	69fa      	ldr	r2, [r7, #28]
 80038a8:	4013      	ands	r3, r2
 80038aa:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f003 0310 	and.w	r3, r3, #16
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	69fa      	ldr	r2, [r7, #28]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	69fa      	ldr	r2, [r7, #28]
 80038ca:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d2:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f003 0310 	and.w	r3, r3, #16
 80038da:	2207      	movs	r2, #7
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43db      	mvns	r3, r3
 80038e2:	69fa      	ldr	r2, [r7, #28]
 80038e4:	4013      	ands	r3, r2
 80038e6:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	431a      	orrs	r2, r3
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f003 0310 	and.w	r3, r3, #16
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	fa02 f303 	lsl.w	r3, r2, r3
 8003906:	69fa      	ldr	r2, [r7, #28]
 8003908:	4313      	orrs	r3, r2
 800390a:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	69fa      	ldr	r2, [r7, #28]
 8003912:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	6819      	ldr	r1, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f003 0310 	and.w	r3, r3, #16
 8003920:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003924:	fa02 f303 	lsl.w	r3, r2, r3
 8003928:	43da      	mvns	r2, r3
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	400a      	ands	r2, r1
 8003930:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f003 0310 	and.w	r3, r3, #16
 8003940:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	43db      	mvns	r3, r3
 800394a:	69fa      	ldr	r2, [r7, #28]
 800394c:	4013      	ands	r3, r2
 800394e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f003 0310 	and.w	r3, r3, #16
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	fa02 f303 	lsl.w	r3, r2, r3
 8003962:	69fa      	ldr	r2, [r7, #28]
 8003964:	4313      	orrs	r3, r2
 8003966:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003970:	d104      	bne.n	800397c <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003978:	61fb      	str	r3, [r7, #28]
 800397a:	e018      	b.n	80039ae <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d104      	bne.n	800398e <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800398a:	61fb      	str	r3, [r7, #28]
 800398c:	e00f      	b.n	80039ae <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 800398e:	f002 ffeb 	bl	8006968 <HAL_RCC_GetHCLKFreq>
 8003992:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	4a14      	ldr	r2, [pc, #80]	@ (80039e8 <HAL_DAC_ConfigChannel+0x294>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d904      	bls.n	80039a6 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039a2:	61fb      	str	r3, [r7, #28]
 80039a4:	e003      	b.n	80039ae <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80039ac:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	69fa      	ldr	r2, [r7, #28]
 80039b4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6819      	ldr	r1, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f003 0310 	and.w	r3, r3, #16
 80039c2:	22c0      	movs	r2, #192	@ 0xc0
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	43da      	mvns	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	400a      	ands	r2, r1
 80039d0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2201      	movs	r2, #1
 80039d6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3720      	adds	r7, #32
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	04c4b400 	.word	0x04c4b400

080039ec <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f7ff fe8b 	bl	8003716 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2201      	movs	r2, #1
 8003a04:	711a      	strb	r2, [r3, #4]
}
 8003a06:	bf00      	nop
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b084      	sub	sp, #16
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a1a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f7ff fe84 	bl	800372a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003a22:	bf00      	nop
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b084      	sub	sp, #16
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a36:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	691b      	ldr	r3, [r3, #16]
 8003a3c:	f043 0204 	orr.w	r2, r3, #4
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003a44:	68f8      	ldr	r0, [r7, #12]
 8003a46:	f7ff fe7a 	bl	800373e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	711a      	strb	r2, [r3, #4]
}
 8003a50:	bf00      	nop
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f7ff ffd8 	bl	8003a58 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	711a      	strb	r2, [r3, #4]
}
 8003aae:	bf00      	nop
 8003ab0:	3710      	adds	r7, #16
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b084      	sub	sp, #16
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003ac4:	68f8      	ldr	r0, [r7, #12]
 8003ac6:	f7ff ffd1 	bl	8003a6c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003aca:	bf00      	nop
 8003acc:	3710      	adds	r7, #16
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b084      	sub	sp, #16
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ade:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	f043 0204 	orr.w	r2, r3, #4
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f7ff ffc7 	bl	8003a80 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2201      	movs	r2, #1
 8003af6:	711a      	strb	r2, [r3, #4]
}
 8003af8:	bf00      	nop
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e08d      	b.n	8003c2e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	461a      	mov	r2, r3
 8003b18:	4b47      	ldr	r3, [pc, #284]	@ (8003c38 <HAL_DMA_Init+0x138>)
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d80f      	bhi.n	8003b3e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	461a      	mov	r2, r3
 8003b24:	4b45      	ldr	r3, [pc, #276]	@ (8003c3c <HAL_DMA_Init+0x13c>)
 8003b26:	4413      	add	r3, r2
 8003b28:	4a45      	ldr	r2, [pc, #276]	@ (8003c40 <HAL_DMA_Init+0x140>)
 8003b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2e:	091b      	lsrs	r3, r3, #4
 8003b30:	009a      	lsls	r2, r3, #2
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a42      	ldr	r2, [pc, #264]	@ (8003c44 <HAL_DMA_Init+0x144>)
 8003b3a:	641a      	str	r2, [r3, #64]	@ 0x40
 8003b3c:	e00e      	b.n	8003b5c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	461a      	mov	r2, r3
 8003b44:	4b40      	ldr	r3, [pc, #256]	@ (8003c48 <HAL_DMA_Init+0x148>)
 8003b46:	4413      	add	r3, r2
 8003b48:	4a3d      	ldr	r2, [pc, #244]	@ (8003c40 <HAL_DMA_Init+0x140>)
 8003b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b4e:	091b      	lsrs	r3, r3, #4
 8003b50:	009a      	lsls	r2, r3, #2
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a3c      	ldr	r2, [pc, #240]	@ (8003c4c <HAL_DMA_Init+0x14c>)
 8003b5a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003b72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b76:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003b80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 fa12 	bl	8003fd8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bbc:	d102      	bne.n	8003bc4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685a      	ldr	r2, [r3, #4]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bcc:	b2d2      	uxtb	r2, r2
 8003bce:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003bd8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d010      	beq.n	8003c04 <HAL_DMA_Init+0x104>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b04      	cmp	r3, #4
 8003be8:	d80c      	bhi.n	8003c04 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 fa32 	bl	8004054 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003c00:	605a      	str	r2, [r3, #4]
 8003c02:	e008      	b.n	8003c16 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	40020407 	.word	0x40020407
 8003c3c:	bffdfff8 	.word	0xbffdfff8
 8003c40:	cccccccd 	.word	0xcccccccd
 8003c44:	40020000 	.word	0x40020000
 8003c48:	bffdfbf8 	.word	0xbffdfbf8
 8003c4c:	40020400 	.word	0x40020400

08003c50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
 8003c5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d101      	bne.n	8003c70 <HAL_DMA_Start_IT+0x20>
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	e066      	b.n	8003d3e <HAL_DMA_Start_IT+0xee>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d155      	bne.n	8003d30 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2202      	movs	r2, #2
 8003c88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f022 0201 	bic.w	r2, r2, #1
 8003ca0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	68b9      	ldr	r1, [r7, #8]
 8003ca8:	68f8      	ldr	r0, [r7, #12]
 8003caa:	f000 f957 	bl	8003f5c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d008      	beq.n	8003cc8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f042 020e 	orr.w	r2, r2, #14
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	e00f      	b.n	8003ce8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f022 0204 	bic.w	r2, r2, #4
 8003cd6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f042 020a 	orr.w	r2, r2, #10
 8003ce6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d007      	beq.n	8003d06 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d04:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d007      	beq.n	8003d1e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d1c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f042 0201 	orr.w	r2, r2, #1
 8003d2c:	601a      	str	r2, [r3, #0]
 8003d2e:	e005      	b.n	8003d3c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003d38:	2302      	movs	r3, #2
 8003d3a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003d3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3718      	adds	r7, #24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b085      	sub	sp, #20
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d008      	beq.n	8003d70 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2204      	movs	r2, #4
 8003d62:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e040      	b.n	8003df2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f022 020e 	bic.w	r2, r2, #14
 8003d7e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d8a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d8e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0201 	bic.w	r2, r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da4:	f003 021c 	and.w	r2, r3, #28
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dac:	2101      	movs	r1, #1
 8003dae:	fa01 f202 	lsl.w	r2, r1, r2
 8003db2:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003dbc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00c      	beq.n	8003de0 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dd0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003dd4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003dde:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3714      	adds	r7, #20
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b084      	sub	sp, #16
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e1a:	f003 031c 	and.w	r3, r3, #28
 8003e1e:	2204      	movs	r2, #4
 8003e20:	409a      	lsls	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	4013      	ands	r3, r2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d026      	beq.n	8003e78 <HAL_DMA_IRQHandler+0x7a>
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	f003 0304 	and.w	r3, r3, #4
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d021      	beq.n	8003e78 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0320 	and.w	r3, r3, #32
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d107      	bne.n	8003e52 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 0204 	bic.w	r2, r2, #4
 8003e50:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e56:	f003 021c 	and.w	r2, r3, #28
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5e:	2104      	movs	r1, #4
 8003e60:	fa01 f202 	lsl.w	r2, r1, r2
 8003e64:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d071      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003e76:	e06c      	b.n	8003f52 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7c:	f003 031c 	and.w	r3, r3, #28
 8003e80:	2202      	movs	r2, #2
 8003e82:	409a      	lsls	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	4013      	ands	r3, r2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d02e      	beq.n	8003eea <HAL_DMA_IRQHandler+0xec>
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d029      	beq.n	8003eea <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0320 	and.w	r3, r3, #32
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10b      	bne.n	8003ebc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f022 020a 	bic.w	r2, r2, #10
 8003eb2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec0:	f003 021c 	and.w	r2, r3, #28
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec8:	2102      	movs	r1, #2
 8003eca:	fa01 f202 	lsl.w	r2, r1, r2
 8003ece:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d038      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003ee8:	e033      	b.n	8003f52 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eee:	f003 031c 	and.w	r3, r3, #28
 8003ef2:	2208      	movs	r2, #8
 8003ef4:	409a      	lsls	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d02a      	beq.n	8003f54 <HAL_DMA_IRQHandler+0x156>
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	f003 0308 	and.w	r3, r3, #8
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d025      	beq.n	8003f54 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 020e 	bic.w	r2, r2, #14
 8003f16:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1c:	f003 021c 	and.w	r2, r3, #28
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f24:	2101      	movs	r1, #1
 8003f26:	fa01 f202 	lsl.w	r2, r1, r2
 8003f2a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d004      	beq.n	8003f54 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003f52:	bf00      	nop
 8003f54:	bf00      	nop
}
 8003f56:	3710      	adds	r7, #16
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b085      	sub	sp, #20
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
 8003f68:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003f72:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d004      	beq.n	8003f86 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f80:	68fa      	ldr	r2, [r7, #12]
 8003f82:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003f84:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8a:	f003 021c 	and.w	r2, r3, #28
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f92:	2101      	movs	r1, #1
 8003f94:	fa01 f202 	lsl.w	r2, r1, r2
 8003f98:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	2b10      	cmp	r3, #16
 8003fa8:	d108      	bne.n	8003fbc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68ba      	ldr	r2, [r7, #8]
 8003fb8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003fba:	e007      	b.n	8003fcc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68ba      	ldr	r2, [r7, #8]
 8003fc2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	60da      	str	r2, [r3, #12]
}
 8003fcc:	bf00      	nop
 8003fce:	3714      	adds	r7, #20
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	4b17      	ldr	r3, [pc, #92]	@ (8004044 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d80a      	bhi.n	8004002 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff0:	089b      	lsrs	r3, r3, #2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003ff8:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	6493      	str	r3, [r2, #72]	@ 0x48
 8004000:	e007      	b.n	8004012 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004006:	089b      	lsrs	r3, r3, #2
 8004008:	009a      	lsls	r2, r3, #2
 800400a:	4b0f      	ldr	r3, [pc, #60]	@ (8004048 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800400c:	4413      	add	r3, r2
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	b2db      	uxtb	r3, r3
 8004018:	3b08      	subs	r3, #8
 800401a:	4a0c      	ldr	r2, [pc, #48]	@ (800404c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800401c:	fba2 2303 	umull	r2, r3, r2, r3
 8004020:	091b      	lsrs	r3, r3, #4
 8004022:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a0a      	ldr	r2, [pc, #40]	@ (8004050 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004028:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f003 031f 	and.w	r3, r3, #31
 8004030:	2201      	movs	r2, #1
 8004032:	409a      	lsls	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004038:	bf00      	nop
 800403a:	3714      	adds	r7, #20
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr
 8004044:	40020407 	.word	0x40020407
 8004048:	4002081c 	.word	0x4002081c
 800404c:	cccccccd 	.word	0xcccccccd
 8004050:	40020880 	.word	0x40020880

08004054 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004054:	b480      	push	{r7}
 8004056:	b085      	sub	sp, #20
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004064:	68fa      	ldr	r2, [r7, #12]
 8004066:	4b0b      	ldr	r3, [pc, #44]	@ (8004094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004068:	4413      	add	r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	461a      	mov	r2, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a08      	ldr	r2, [pc, #32]	@ (8004098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004076:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	3b01      	subs	r3, #1
 800407c:	f003 0303 	and.w	r3, r3, #3
 8004080:	2201      	movs	r2, #1
 8004082:	409a      	lsls	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004088:	bf00      	nop
 800408a:	3714      	adds	r7, #20
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr
 8004094:	1000823f 	.word	0x1000823f
 8004098:	40020940 	.word	0x40020940

0800409c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800409c:	b480      	push	{r7}
 800409e:	b087      	sub	sp, #28
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040a6:	2300      	movs	r3, #0
 80040a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040aa:	e166      	b.n	800437a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	2101      	movs	r1, #1
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	fa01 f303 	lsl.w	r3, r1, r3
 80040b8:	4013      	ands	r3, r2
 80040ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	f000 8158 	beq.w	8004374 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f003 0303 	and.w	r3, r3, #3
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d005      	beq.n	80040dc <HAL_GPIO_Init+0x40>
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f003 0303 	and.w	r3, r3, #3
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d130      	bne.n	800413e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	2203      	movs	r2, #3
 80040e8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ec:	43db      	mvns	r3, r3
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	4013      	ands	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	68da      	ldr	r2, [r3, #12]
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	4313      	orrs	r3, r2
 8004104:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	693a      	ldr	r2, [r7, #16]
 800410a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004112:	2201      	movs	r2, #1
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	fa02 f303 	lsl.w	r3, r2, r3
 800411a:	43db      	mvns	r3, r3
 800411c:	693a      	ldr	r2, [r7, #16]
 800411e:	4013      	ands	r3, r2
 8004120:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	091b      	lsrs	r3, r3, #4
 8004128:	f003 0201 	and.w	r2, r3, #1
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	fa02 f303 	lsl.w	r3, r2, r3
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	4313      	orrs	r3, r2
 8004136:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	2b03      	cmp	r3, #3
 8004148:	d017      	beq.n	800417a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	005b      	lsls	r3, r3, #1
 8004154:	2203      	movs	r2, #3
 8004156:	fa02 f303 	lsl.w	r3, r2, r3
 800415a:	43db      	mvns	r3, r3
 800415c:	693a      	ldr	r2, [r7, #16]
 800415e:	4013      	ands	r3, r2
 8004160:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	689a      	ldr	r2, [r3, #8]
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	fa02 f303 	lsl.w	r3, r2, r3
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	4313      	orrs	r3, r2
 8004172:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	2b02      	cmp	r3, #2
 8004184:	d123      	bne.n	80041ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	08da      	lsrs	r2, r3, #3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	3208      	adds	r2, #8
 800418e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004192:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	f003 0307 	and.w	r3, r3, #7
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	220f      	movs	r2, #15
 800419e:	fa02 f303 	lsl.w	r3, r2, r3
 80041a2:	43db      	mvns	r3, r3
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	4013      	ands	r3, r2
 80041a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	691a      	ldr	r2, [r3, #16]
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f003 0307 	and.w	r3, r3, #7
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	4313      	orrs	r3, r2
 80041be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	08da      	lsrs	r2, r3, #3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3208      	adds	r2, #8
 80041c8:	6939      	ldr	r1, [r7, #16]
 80041ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	2203      	movs	r2, #3
 80041da:	fa02 f303 	lsl.w	r3, r2, r3
 80041de:	43db      	mvns	r3, r3
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	4013      	ands	r3, r2
 80041e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	f003 0203 	and.w	r2, r3, #3
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	fa02 f303 	lsl.w	r3, r2, r3
 80041f6:	693a      	ldr	r2, [r7, #16]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800420a:	2b00      	cmp	r3, #0
 800420c:	f000 80b2 	beq.w	8004374 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004210:	4b61      	ldr	r3, [pc, #388]	@ (8004398 <HAL_GPIO_Init+0x2fc>)
 8004212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004214:	4a60      	ldr	r2, [pc, #384]	@ (8004398 <HAL_GPIO_Init+0x2fc>)
 8004216:	f043 0301 	orr.w	r3, r3, #1
 800421a:	6613      	str	r3, [r2, #96]	@ 0x60
 800421c:	4b5e      	ldr	r3, [pc, #376]	@ (8004398 <HAL_GPIO_Init+0x2fc>)
 800421e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004220:	f003 0301 	and.w	r3, r3, #1
 8004224:	60bb      	str	r3, [r7, #8]
 8004226:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004228:	4a5c      	ldr	r2, [pc, #368]	@ (800439c <HAL_GPIO_Init+0x300>)
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	089b      	lsrs	r3, r3, #2
 800422e:	3302      	adds	r3, #2
 8004230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004234:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	f003 0303 	and.w	r3, r3, #3
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	220f      	movs	r2, #15
 8004240:	fa02 f303 	lsl.w	r3, r2, r3
 8004244:	43db      	mvns	r3, r3
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	4013      	ands	r3, r2
 800424a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004252:	d02b      	beq.n	80042ac <HAL_GPIO_Init+0x210>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a52      	ldr	r2, [pc, #328]	@ (80043a0 <HAL_GPIO_Init+0x304>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d025      	beq.n	80042a8 <HAL_GPIO_Init+0x20c>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a51      	ldr	r2, [pc, #324]	@ (80043a4 <HAL_GPIO_Init+0x308>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d01f      	beq.n	80042a4 <HAL_GPIO_Init+0x208>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a50      	ldr	r2, [pc, #320]	@ (80043a8 <HAL_GPIO_Init+0x30c>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d019      	beq.n	80042a0 <HAL_GPIO_Init+0x204>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a4f      	ldr	r2, [pc, #316]	@ (80043ac <HAL_GPIO_Init+0x310>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d013      	beq.n	800429c <HAL_GPIO_Init+0x200>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a4e      	ldr	r2, [pc, #312]	@ (80043b0 <HAL_GPIO_Init+0x314>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d00d      	beq.n	8004298 <HAL_GPIO_Init+0x1fc>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a4d      	ldr	r2, [pc, #308]	@ (80043b4 <HAL_GPIO_Init+0x318>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d007      	beq.n	8004294 <HAL_GPIO_Init+0x1f8>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a4c      	ldr	r2, [pc, #304]	@ (80043b8 <HAL_GPIO_Init+0x31c>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d101      	bne.n	8004290 <HAL_GPIO_Init+0x1f4>
 800428c:	2307      	movs	r3, #7
 800428e:	e00e      	b.n	80042ae <HAL_GPIO_Init+0x212>
 8004290:	2308      	movs	r3, #8
 8004292:	e00c      	b.n	80042ae <HAL_GPIO_Init+0x212>
 8004294:	2306      	movs	r3, #6
 8004296:	e00a      	b.n	80042ae <HAL_GPIO_Init+0x212>
 8004298:	2305      	movs	r3, #5
 800429a:	e008      	b.n	80042ae <HAL_GPIO_Init+0x212>
 800429c:	2304      	movs	r3, #4
 800429e:	e006      	b.n	80042ae <HAL_GPIO_Init+0x212>
 80042a0:	2303      	movs	r3, #3
 80042a2:	e004      	b.n	80042ae <HAL_GPIO_Init+0x212>
 80042a4:	2302      	movs	r3, #2
 80042a6:	e002      	b.n	80042ae <HAL_GPIO_Init+0x212>
 80042a8:	2301      	movs	r3, #1
 80042aa:	e000      	b.n	80042ae <HAL_GPIO_Init+0x212>
 80042ac:	2300      	movs	r3, #0
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	f002 0203 	and.w	r2, r2, #3
 80042b4:	0092      	lsls	r2, r2, #2
 80042b6:	4093      	lsls	r3, r2
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80042be:	4937      	ldr	r1, [pc, #220]	@ (800439c <HAL_GPIO_Init+0x300>)
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	089b      	lsrs	r3, r3, #2
 80042c4:	3302      	adds	r3, #2
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80042cc:	4b3b      	ldr	r3, [pc, #236]	@ (80043bc <HAL_GPIO_Init+0x320>)
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	43db      	mvns	r3, r3
 80042d6:	693a      	ldr	r2, [r7, #16]
 80042d8:	4013      	ands	r3, r2
 80042da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80042e8:	693a      	ldr	r2, [r7, #16]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80042f0:	4a32      	ldr	r2, [pc, #200]	@ (80043bc <HAL_GPIO_Init+0x320>)
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80042f6:	4b31      	ldr	r3, [pc, #196]	@ (80043bc <HAL_GPIO_Init+0x320>)
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	43db      	mvns	r3, r3
 8004300:	693a      	ldr	r2, [r7, #16]
 8004302:	4013      	ands	r3, r2
 8004304:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	4313      	orrs	r3, r2
 8004318:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800431a:	4a28      	ldr	r2, [pc, #160]	@ (80043bc <HAL_GPIO_Init+0x320>)
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004320:	4b26      	ldr	r3, [pc, #152]	@ (80043bc <HAL_GPIO_Init+0x320>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	43db      	mvns	r3, r3
 800432a:	693a      	ldr	r2, [r7, #16]
 800432c:	4013      	ands	r3, r2
 800432e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d003      	beq.n	8004344 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800433c:	693a      	ldr	r2, [r7, #16]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	4313      	orrs	r3, r2
 8004342:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004344:	4a1d      	ldr	r2, [pc, #116]	@ (80043bc <HAL_GPIO_Init+0x320>)
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800434a:	4b1c      	ldr	r3, [pc, #112]	@ (80043bc <HAL_GPIO_Init+0x320>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	43db      	mvns	r3, r3
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	4013      	ands	r3, r2
 8004358:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d003      	beq.n	800436e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	4313      	orrs	r3, r2
 800436c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800436e:	4a13      	ldr	r2, [pc, #76]	@ (80043bc <HAL_GPIO_Init+0x320>)
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	3301      	adds	r3, #1
 8004378:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	fa22 f303 	lsr.w	r3, r2, r3
 8004384:	2b00      	cmp	r3, #0
 8004386:	f47f ae91 	bne.w	80040ac <HAL_GPIO_Init+0x10>
  }
}
 800438a:	bf00      	nop
 800438c:	bf00      	nop
 800438e:	371c      	adds	r7, #28
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr
 8004398:	40021000 	.word	0x40021000
 800439c:	40010000 	.word	0x40010000
 80043a0:	48000400 	.word	0x48000400
 80043a4:	48000800 	.word	0x48000800
 80043a8:	48000c00 	.word	0x48000c00
 80043ac:	48001000 	.word	0x48001000
 80043b0:	48001400 	.word	0x48001400
 80043b4:	48001800 	.word	0x48001800
 80043b8:	48001c00 	.word	0x48001c00
 80043bc:	40010400 	.word	0x40010400

080043c0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b087      	sub	sp, #28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80043ca:	2300      	movs	r3, #0
 80043cc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80043ce:	e0c9      	b.n	8004564 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80043d0:	2201      	movs	r2, #1
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	4013      	ands	r3, r2
 80043dc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f000 80bc 	beq.w	800455e <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80043e6:	4a66      	ldr	r2, [pc, #408]	@ (8004580 <HAL_GPIO_DeInit+0x1c0>)
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	089b      	lsrs	r3, r3, #2
 80043ec:	3302      	adds	r3, #2
 80043ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043f2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f003 0303 	and.w	r3, r3, #3
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	220f      	movs	r2, #15
 80043fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	4013      	ands	r3, r2
 8004406:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800440e:	d02b      	beq.n	8004468 <HAL_GPIO_DeInit+0xa8>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a5c      	ldr	r2, [pc, #368]	@ (8004584 <HAL_GPIO_DeInit+0x1c4>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d025      	beq.n	8004464 <HAL_GPIO_DeInit+0xa4>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a5b      	ldr	r2, [pc, #364]	@ (8004588 <HAL_GPIO_DeInit+0x1c8>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d01f      	beq.n	8004460 <HAL_GPIO_DeInit+0xa0>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a5a      	ldr	r2, [pc, #360]	@ (800458c <HAL_GPIO_DeInit+0x1cc>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d019      	beq.n	800445c <HAL_GPIO_DeInit+0x9c>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a59      	ldr	r2, [pc, #356]	@ (8004590 <HAL_GPIO_DeInit+0x1d0>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d013      	beq.n	8004458 <HAL_GPIO_DeInit+0x98>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a58      	ldr	r2, [pc, #352]	@ (8004594 <HAL_GPIO_DeInit+0x1d4>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d00d      	beq.n	8004454 <HAL_GPIO_DeInit+0x94>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a57      	ldr	r2, [pc, #348]	@ (8004598 <HAL_GPIO_DeInit+0x1d8>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d007      	beq.n	8004450 <HAL_GPIO_DeInit+0x90>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a56      	ldr	r2, [pc, #344]	@ (800459c <HAL_GPIO_DeInit+0x1dc>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d101      	bne.n	800444c <HAL_GPIO_DeInit+0x8c>
 8004448:	2307      	movs	r3, #7
 800444a:	e00e      	b.n	800446a <HAL_GPIO_DeInit+0xaa>
 800444c:	2308      	movs	r3, #8
 800444e:	e00c      	b.n	800446a <HAL_GPIO_DeInit+0xaa>
 8004450:	2306      	movs	r3, #6
 8004452:	e00a      	b.n	800446a <HAL_GPIO_DeInit+0xaa>
 8004454:	2305      	movs	r3, #5
 8004456:	e008      	b.n	800446a <HAL_GPIO_DeInit+0xaa>
 8004458:	2304      	movs	r3, #4
 800445a:	e006      	b.n	800446a <HAL_GPIO_DeInit+0xaa>
 800445c:	2303      	movs	r3, #3
 800445e:	e004      	b.n	800446a <HAL_GPIO_DeInit+0xaa>
 8004460:	2302      	movs	r3, #2
 8004462:	e002      	b.n	800446a <HAL_GPIO_DeInit+0xaa>
 8004464:	2301      	movs	r3, #1
 8004466:	e000      	b.n	800446a <HAL_GPIO_DeInit+0xaa>
 8004468:	2300      	movs	r3, #0
 800446a:	697a      	ldr	r2, [r7, #20]
 800446c:	f002 0203 	and.w	r2, r2, #3
 8004470:	0092      	lsls	r2, r2, #2
 8004472:	4093      	lsls	r3, r2
 8004474:	68fa      	ldr	r2, [r7, #12]
 8004476:	429a      	cmp	r2, r3
 8004478:	d132      	bne.n	80044e0 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800447a:	4b49      	ldr	r3, [pc, #292]	@ (80045a0 <HAL_GPIO_DeInit+0x1e0>)
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	43db      	mvns	r3, r3
 8004482:	4947      	ldr	r1, [pc, #284]	@ (80045a0 <HAL_GPIO_DeInit+0x1e0>)
 8004484:	4013      	ands	r3, r2
 8004486:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004488:	4b45      	ldr	r3, [pc, #276]	@ (80045a0 <HAL_GPIO_DeInit+0x1e0>)
 800448a:	685a      	ldr	r2, [r3, #4]
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	43db      	mvns	r3, r3
 8004490:	4943      	ldr	r1, [pc, #268]	@ (80045a0 <HAL_GPIO_DeInit+0x1e0>)
 8004492:	4013      	ands	r3, r2
 8004494:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004496:	4b42      	ldr	r3, [pc, #264]	@ (80045a0 <HAL_GPIO_DeInit+0x1e0>)
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	43db      	mvns	r3, r3
 800449e:	4940      	ldr	r1, [pc, #256]	@ (80045a0 <HAL_GPIO_DeInit+0x1e0>)
 80044a0:	4013      	ands	r3, r2
 80044a2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80044a4:	4b3e      	ldr	r3, [pc, #248]	@ (80045a0 <HAL_GPIO_DeInit+0x1e0>)
 80044a6:	689a      	ldr	r2, [r3, #8]
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	43db      	mvns	r3, r3
 80044ac:	493c      	ldr	r1, [pc, #240]	@ (80045a0 <HAL_GPIO_DeInit+0x1e0>)
 80044ae:	4013      	ands	r3, r2
 80044b0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f003 0303 	and.w	r3, r3, #3
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	220f      	movs	r2, #15
 80044bc:	fa02 f303 	lsl.w	r3, r2, r3
 80044c0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80044c2:	4a2f      	ldr	r2, [pc, #188]	@ (8004580 <HAL_GPIO_DeInit+0x1c0>)
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	089b      	lsrs	r3, r3, #2
 80044c8:	3302      	adds	r3, #2
 80044ca:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	43da      	mvns	r2, r3
 80044d2:	482b      	ldr	r0, [pc, #172]	@ (8004580 <HAL_GPIO_DeInit+0x1c0>)
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	089b      	lsrs	r3, r3, #2
 80044d8:	400a      	ands	r2, r1
 80044da:	3302      	adds	r3, #2
 80044dc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	005b      	lsls	r3, r3, #1
 80044e8:	2103      	movs	r1, #3
 80044ea:	fa01 f303 	lsl.w	r3, r1, r3
 80044ee:	431a      	orrs	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	08da      	lsrs	r2, r3, #3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3208      	adds	r2, #8
 80044fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	220f      	movs	r2, #15
 800450a:	fa02 f303 	lsl.w	r3, r2, r3
 800450e:	43db      	mvns	r3, r3
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	08d2      	lsrs	r2, r2, #3
 8004514:	4019      	ands	r1, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	3208      	adds	r2, #8
 800451a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	689a      	ldr	r2, [r3, #8]
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	005b      	lsls	r3, r3, #1
 8004526:	2103      	movs	r1, #3
 8004528:	fa01 f303 	lsl.w	r3, r1, r3
 800452c:	43db      	mvns	r3, r3
 800452e:	401a      	ands	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	2101      	movs	r1, #1
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	fa01 f303 	lsl.w	r3, r1, r3
 8004540:	43db      	mvns	r3, r3
 8004542:	401a      	ands	r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	68da      	ldr	r2, [r3, #12]
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	2103      	movs	r1, #3
 8004552:	fa01 f303 	lsl.w	r3, r1, r3
 8004556:	43db      	mvns	r3, r3
 8004558:	401a      	ands	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	3301      	adds	r3, #1
 8004562:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	fa22 f303 	lsr.w	r3, r2, r3
 800456c:	2b00      	cmp	r3, #0
 800456e:	f47f af2f 	bne.w	80043d0 <HAL_GPIO_DeInit+0x10>
  }
}
 8004572:	bf00      	nop
 8004574:	bf00      	nop
 8004576:	371c      	adds	r7, #28
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr
 8004580:	40010000 	.word	0x40010000
 8004584:	48000400 	.word	0x48000400
 8004588:	48000800 	.word	0x48000800
 800458c:	48000c00 	.word	0x48000c00
 8004590:	48001000 	.word	0x48001000
 8004594:	48001400 	.word	0x48001400
 8004598:	48001800 	.word	0x48001800
 800459c:	48001c00 	.word	0x48001c00
 80045a0:	40010400 	.word	0x40010400

080045a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	460b      	mov	r3, r1
 80045ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	691a      	ldr	r2, [r3, #16]
 80045b4:	887b      	ldrh	r3, [r7, #2]
 80045b6:	4013      	ands	r3, r2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d002      	beq.n	80045c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80045bc:	2301      	movs	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
 80045c0:	e001      	b.n	80045c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80045c2:	2300      	movs	r3, #0
 80045c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80045c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3714      	adds	r7, #20
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	460b      	mov	r3, r1
 80045de:	807b      	strh	r3, [r7, #2]
 80045e0:	4613      	mov	r3, r2
 80045e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045e4:	787b      	ldrb	r3, [r7, #1]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80045ea:	887a      	ldrh	r2, [r7, #2]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80045f0:	e002      	b.n	80045f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80045f2:	887a      	ldrh	r2, [r7, #2]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	4603      	mov	r3, r0
 800460c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800460e:	4b08      	ldr	r3, [pc, #32]	@ (8004630 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004610:	695a      	ldr	r2, [r3, #20]
 8004612:	88fb      	ldrh	r3, [r7, #6]
 8004614:	4013      	ands	r3, r2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d006      	beq.n	8004628 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800461a:	4a05      	ldr	r2, [pc, #20]	@ (8004630 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800461c:	88fb      	ldrh	r3, [r7, #6]
 800461e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004620:	88fb      	ldrh	r3, [r7, #6]
 8004622:	4618      	mov	r0, r3
 8004624:	f000 f806 	bl	8004634 <HAL_GPIO_EXTI_Callback>
  }
}
 8004628:	bf00      	nop
 800462a:	3708      	adds	r7, #8
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	40010400 	.word	0x40010400

08004634 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	4603      	mov	r3, r0
 800463c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800463e:	bf00      	nop
 8004640:	370c      	adds	r7, #12
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b082      	sub	sp, #8
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d101      	bne.n	800465c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e08d      	b.n	8004778 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	d106      	bne.n	8004676 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f7fd fd7f 	bl	8002174 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2224      	movs	r2, #36	@ 0x24
 800467a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0201 	bic.w	r2, r2, #1
 800468c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685a      	ldr	r2, [r3, #4]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800469a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	689a      	ldr	r2, [r3, #8]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80046aa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d107      	bne.n	80046c4 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	689a      	ldr	r2, [r3, #8]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80046c0:	609a      	str	r2, [r3, #8]
 80046c2:	e006      	b.n	80046d2 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689a      	ldr	r2, [r3, #8]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80046d0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d108      	bne.n	80046ec <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	685a      	ldr	r2, [r3, #4]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046e8:	605a      	str	r2, [r3, #4]
 80046ea:	e007      	b.n	80046fc <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	685a      	ldr	r2, [r3, #4]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046fa:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	6812      	ldr	r2, [r2, #0]
 8004706:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800470a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800470e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	68da      	ldr	r2, [r3, #12]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800471e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	691a      	ldr	r2, [r3, #16]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	430a      	orrs	r2, r1
 8004738:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	69d9      	ldr	r1, [r3, #28]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a1a      	ldr	r2, [r3, #32]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	430a      	orrs	r2, r1
 8004748:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f042 0201 	orr.w	r2, r2, #1
 8004758:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2220      	movs	r2, #32
 8004764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004776:	2300      	movs	r3, #0
}
 8004778:	4618      	mov	r0, r3
 800477a:	3708      	adds	r7, #8
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e021      	b.n	80047d6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2224      	movs	r2, #36	@ 0x24
 8004796:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f022 0201 	bic.w	r2, r2, #1
 80047a8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7fd fd40 	bl	8002230 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3708      	adds	r7, #8
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
	...

080047e0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b088      	sub	sp, #32
 80047e4:	af02      	add	r7, sp, #8
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	4608      	mov	r0, r1
 80047ea:	4611      	mov	r1, r2
 80047ec:	461a      	mov	r2, r3
 80047ee:	4603      	mov	r3, r0
 80047f0:	817b      	strh	r3, [r7, #10]
 80047f2:	460b      	mov	r3, r1
 80047f4:	813b      	strh	r3, [r7, #8]
 80047f6:	4613      	mov	r3, r2
 80047f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004800:	b2db      	uxtb	r3, r3
 8004802:	2b20      	cmp	r3, #32
 8004804:	f040 80f9 	bne.w	80049fa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004808:	6a3b      	ldr	r3, [r7, #32]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d002      	beq.n	8004814 <HAL_I2C_Mem_Write+0x34>
 800480e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004810:	2b00      	cmp	r3, #0
 8004812:	d105      	bne.n	8004820 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800481a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e0ed      	b.n	80049fc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004826:	2b01      	cmp	r3, #1
 8004828:	d101      	bne.n	800482e <HAL_I2C_Mem_Write+0x4e>
 800482a:	2302      	movs	r3, #2
 800482c:	e0e6      	b.n	80049fc <HAL_I2C_Mem_Write+0x21c>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2201      	movs	r2, #1
 8004832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004836:	f7fe fcf9 	bl	800322c <HAL_GetTick>
 800483a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	9300      	str	r3, [sp, #0]
 8004840:	2319      	movs	r3, #25
 8004842:	2201      	movs	r2, #1
 8004844:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f000 fac3 	bl	8004dd4 <I2C_WaitOnFlagUntilTimeout>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d001      	beq.n	8004858 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e0d1      	b.n	80049fc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2221      	movs	r2, #33	@ 0x21
 800485c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2240      	movs	r2, #64	@ 0x40
 8004864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2200      	movs	r2, #0
 800486c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6a3a      	ldr	r2, [r7, #32]
 8004872:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004878:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004880:	88f8      	ldrh	r0, [r7, #6]
 8004882:	893a      	ldrh	r2, [r7, #8]
 8004884:	8979      	ldrh	r1, [r7, #10]
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	9301      	str	r3, [sp, #4]
 800488a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488c:	9300      	str	r3, [sp, #0]
 800488e:	4603      	mov	r3, r0
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f000 f9d3 	bl	8004c3c <I2C_RequestMemoryWrite>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d005      	beq.n	80048a8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e0a9      	b.n	80049fc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	2bff      	cmp	r3, #255	@ 0xff
 80048b0:	d90e      	bls.n	80048d0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	22ff      	movs	r2, #255	@ 0xff
 80048b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048bc:	b2da      	uxtb	r2, r3
 80048be:	8979      	ldrh	r1, [r7, #10]
 80048c0:	2300      	movs	r3, #0
 80048c2:	9300      	str	r3, [sp, #0]
 80048c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80048c8:	68f8      	ldr	r0, [r7, #12]
 80048ca:	f000 fc47 	bl	800515c <I2C_TransferConfig>
 80048ce:	e00f      	b.n	80048f0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d4:	b29a      	uxth	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048de:	b2da      	uxtb	r2, r3
 80048e0:	8979      	ldrh	r1, [r7, #10]
 80048e2:	2300      	movs	r3, #0
 80048e4:	9300      	str	r3, [sp, #0]
 80048e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048ea:	68f8      	ldr	r0, [r7, #12]
 80048ec:	f000 fc36 	bl	800515c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048f0:	697a      	ldr	r2, [r7, #20]
 80048f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 fac6 	bl	8004e86 <I2C_WaitOnTXISFlagUntilTimeout>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e07b      	b.n	80049fc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004908:	781a      	ldrb	r2, [r3, #0]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004914:	1c5a      	adds	r2, r3, #1
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800491e:	b29b      	uxth	r3, r3
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800492c:	3b01      	subs	r3, #1
 800492e:	b29a      	uxth	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004938:	b29b      	uxth	r3, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d034      	beq.n	80049a8 <HAL_I2C_Mem_Write+0x1c8>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004942:	2b00      	cmp	r3, #0
 8004944:	d130      	bne.n	80049a8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	9300      	str	r3, [sp, #0]
 800494a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800494c:	2200      	movs	r2, #0
 800494e:	2180      	movs	r1, #128	@ 0x80
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	f000 fa3f 	bl	8004dd4 <I2C_WaitOnFlagUntilTimeout>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d001      	beq.n	8004960 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e04d      	b.n	80049fc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004964:	b29b      	uxth	r3, r3
 8004966:	2bff      	cmp	r3, #255	@ 0xff
 8004968:	d90e      	bls.n	8004988 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	22ff      	movs	r2, #255	@ 0xff
 800496e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004974:	b2da      	uxtb	r2, r3
 8004976:	8979      	ldrh	r1, [r7, #10]
 8004978:	2300      	movs	r3, #0
 800497a:	9300      	str	r3, [sp, #0]
 800497c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f000 fbeb 	bl	800515c <I2C_TransferConfig>
 8004986:	e00f      	b.n	80049a8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800498c:	b29a      	uxth	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004996:	b2da      	uxtb	r2, r3
 8004998:	8979      	ldrh	r1, [r7, #10]
 800499a:	2300      	movs	r3, #0
 800499c:	9300      	str	r3, [sp, #0]
 800499e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049a2:	68f8      	ldr	r0, [r7, #12]
 80049a4:	f000 fbda 	bl	800515c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d19e      	bne.n	80048f0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f000 faac 	bl	8004f14 <I2C_WaitOnSTOPFlagUntilTimeout>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e01a      	b.n	80049fc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2220      	movs	r2, #32
 80049cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	6859      	ldr	r1, [r3, #4]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004a04 <HAL_I2C_Mem_Write+0x224>)
 80049da:	400b      	ands	r3, r1
 80049dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2220      	movs	r2, #32
 80049e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80049f6:	2300      	movs	r3, #0
 80049f8:	e000      	b.n	80049fc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80049fa:	2302      	movs	r3, #2
  }
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3718      	adds	r7, #24
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	fe00e800 	.word	0xfe00e800

08004a08 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b088      	sub	sp, #32
 8004a0c:	af02      	add	r7, sp, #8
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	4608      	mov	r0, r1
 8004a12:	4611      	mov	r1, r2
 8004a14:	461a      	mov	r2, r3
 8004a16:	4603      	mov	r3, r0
 8004a18:	817b      	strh	r3, [r7, #10]
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	813b      	strh	r3, [r7, #8]
 8004a1e:	4613      	mov	r3, r2
 8004a20:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	2b20      	cmp	r3, #32
 8004a2c:	f040 80fd 	bne.w	8004c2a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a30:	6a3b      	ldr	r3, [r7, #32]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d002      	beq.n	8004a3c <HAL_I2C_Mem_Read+0x34>
 8004a36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d105      	bne.n	8004a48 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a42:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e0f1      	b.n	8004c2c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d101      	bne.n	8004a56 <HAL_I2C_Mem_Read+0x4e>
 8004a52:	2302      	movs	r3, #2
 8004a54:	e0ea      	b.n	8004c2c <HAL_I2C_Mem_Read+0x224>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004a5e:	f7fe fbe5 	bl	800322c <HAL_GetTick>
 8004a62:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	9300      	str	r3, [sp, #0]
 8004a68:	2319      	movs	r3, #25
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004a70:	68f8      	ldr	r0, [r7, #12]
 8004a72:	f000 f9af 	bl	8004dd4 <I2C_WaitOnFlagUntilTimeout>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d001      	beq.n	8004a80 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e0d5      	b.n	8004c2c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2222      	movs	r2, #34	@ 0x22
 8004a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2240      	movs	r2, #64	@ 0x40
 8004a8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2200      	movs	r2, #0
 8004a94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6a3a      	ldr	r2, [r7, #32]
 8004a9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004aa0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004aa8:	88f8      	ldrh	r0, [r7, #6]
 8004aaa:	893a      	ldrh	r2, [r7, #8]
 8004aac:	8979      	ldrh	r1, [r7, #10]
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	9301      	str	r3, [sp, #4]
 8004ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	68f8      	ldr	r0, [r7, #12]
 8004aba:	f000 f913 	bl	8004ce4 <I2C_RequestMemoryRead>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d005      	beq.n	8004ad0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e0ad      	b.n	8004c2c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	2bff      	cmp	r3, #255	@ 0xff
 8004ad8:	d90e      	bls.n	8004af8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2201      	movs	r2, #1
 8004ade:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae4:	b2da      	uxtb	r2, r3
 8004ae6:	8979      	ldrh	r1, [r7, #10]
 8004ae8:	4b52      	ldr	r3, [pc, #328]	@ (8004c34 <HAL_I2C_Mem_Read+0x22c>)
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f000 fb33 	bl	800515c <I2C_TransferConfig>
 8004af6:	e00f      	b.n	8004b18 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004afc:	b29a      	uxth	r2, r3
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	8979      	ldrh	r1, [r7, #10]
 8004b0a:	4b4a      	ldr	r3, [pc, #296]	@ (8004c34 <HAL_I2C_Mem_Read+0x22c>)
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004b12:	68f8      	ldr	r0, [r7, #12]
 8004b14:	f000 fb22 	bl	800515c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	9300      	str	r3, [sp, #0]
 8004b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1e:	2200      	movs	r2, #0
 8004b20:	2104      	movs	r1, #4
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f000 f956 	bl	8004dd4 <I2C_WaitOnFlagUntilTimeout>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e07c      	b.n	8004c2c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3c:	b2d2      	uxtb	r2, r2
 8004b3e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b44:	1c5a      	adds	r2, r3, #1
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	3b01      	subs	r3, #1
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d034      	beq.n	8004bd8 <HAL_I2C_Mem_Read+0x1d0>
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d130      	bne.n	8004bd8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	2180      	movs	r1, #128	@ 0x80
 8004b80:	68f8      	ldr	r0, [r7, #12]
 8004b82:	f000 f927 	bl	8004dd4 <I2C_WaitOnFlagUntilTimeout>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d001      	beq.n	8004b90 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e04d      	b.n	8004c2c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	2bff      	cmp	r3, #255	@ 0xff
 8004b98:	d90e      	bls.n	8004bb8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	8979      	ldrh	r1, [r7, #10]
 8004ba8:	2300      	movs	r3, #0
 8004baa:	9300      	str	r3, [sp, #0]
 8004bac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	f000 fad3 	bl	800515c <I2C_TransferConfig>
 8004bb6:	e00f      	b.n	8004bd8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bbc:	b29a      	uxth	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bc6:	b2da      	uxtb	r2, r3
 8004bc8:	8979      	ldrh	r1, [r7, #10]
 8004bca:	2300      	movs	r3, #0
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f000 fac2 	bl	800515c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d19a      	bne.n	8004b18 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	f000 f994 	bl	8004f14 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e01a      	b.n	8004c2c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2220      	movs	r2, #32
 8004bfc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	6859      	ldr	r1, [r3, #4]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	4b0b      	ldr	r3, [pc, #44]	@ (8004c38 <HAL_I2C_Mem_Read+0x230>)
 8004c0a:	400b      	ands	r3, r1
 8004c0c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2220      	movs	r2, #32
 8004c12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c26:	2300      	movs	r3, #0
 8004c28:	e000      	b.n	8004c2c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004c2a:	2302      	movs	r3, #2
  }
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3718      	adds	r7, #24
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	80002400 	.word	0x80002400
 8004c38:	fe00e800 	.word	0xfe00e800

08004c3c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b086      	sub	sp, #24
 8004c40:	af02      	add	r7, sp, #8
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	4608      	mov	r0, r1
 8004c46:	4611      	mov	r1, r2
 8004c48:	461a      	mov	r2, r3
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	817b      	strh	r3, [r7, #10]
 8004c4e:	460b      	mov	r3, r1
 8004c50:	813b      	strh	r3, [r7, #8]
 8004c52:	4613      	mov	r3, r2
 8004c54:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004c56:	88fb      	ldrh	r3, [r7, #6]
 8004c58:	b2da      	uxtb	r2, r3
 8004c5a:	8979      	ldrh	r1, [r7, #10]
 8004c5c:	4b20      	ldr	r3, [pc, #128]	@ (8004ce0 <I2C_RequestMemoryWrite+0xa4>)
 8004c5e:	9300      	str	r3, [sp, #0]
 8004c60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	f000 fa79 	bl	800515c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c6a:	69fa      	ldr	r2, [r7, #28]
 8004c6c:	69b9      	ldr	r1, [r7, #24]
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f000 f909 	bl	8004e86 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d001      	beq.n	8004c7e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e02c      	b.n	8004cd8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c7e:	88fb      	ldrh	r3, [r7, #6]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d105      	bne.n	8004c90 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c84:	893b      	ldrh	r3, [r7, #8]
 8004c86:	b2da      	uxtb	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c8e:	e015      	b.n	8004cbc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004c90:	893b      	ldrh	r3, [r7, #8]
 8004c92:	0a1b      	lsrs	r3, r3, #8
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	b2da      	uxtb	r2, r3
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c9e:	69fa      	ldr	r2, [r7, #28]
 8004ca0:	69b9      	ldr	r1, [r7, #24]
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f000 f8ef 	bl	8004e86 <I2C_WaitOnTXISFlagUntilTimeout>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d001      	beq.n	8004cb2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e012      	b.n	8004cd8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004cb2:	893b      	ldrh	r3, [r7, #8]
 8004cb4:	b2da      	uxtb	r2, r3
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	69bb      	ldr	r3, [r7, #24]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	2180      	movs	r1, #128	@ 0x80
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f000 f884 	bl	8004dd4 <I2C_WaitOnFlagUntilTimeout>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d001      	beq.n	8004cd6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e000      	b.n	8004cd8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004cd6:	2300      	movs	r3, #0
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3710      	adds	r7, #16
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	80002000 	.word	0x80002000

08004ce4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b086      	sub	sp, #24
 8004ce8:	af02      	add	r7, sp, #8
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	4608      	mov	r0, r1
 8004cee:	4611      	mov	r1, r2
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	817b      	strh	r3, [r7, #10]
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	813b      	strh	r3, [r7, #8]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004cfe:	88fb      	ldrh	r3, [r7, #6]
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	8979      	ldrh	r1, [r7, #10]
 8004d04:	4b20      	ldr	r3, [pc, #128]	@ (8004d88 <I2C_RequestMemoryRead+0xa4>)
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	2300      	movs	r3, #0
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f000 fa26 	bl	800515c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d10:	69fa      	ldr	r2, [r7, #28]
 8004d12:	69b9      	ldr	r1, [r7, #24]
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 f8b6 	bl	8004e86 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d001      	beq.n	8004d24 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e02c      	b.n	8004d7e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d24:	88fb      	ldrh	r3, [r7, #6]
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d105      	bne.n	8004d36 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d2a:	893b      	ldrh	r3, [r7, #8]
 8004d2c:	b2da      	uxtb	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d34:	e015      	b.n	8004d62 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004d36:	893b      	ldrh	r3, [r7, #8]
 8004d38:	0a1b      	lsrs	r3, r3, #8
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	b2da      	uxtb	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d44:	69fa      	ldr	r2, [r7, #28]
 8004d46:	69b9      	ldr	r1, [r7, #24]
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f000 f89c 	bl	8004e86 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d001      	beq.n	8004d58 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e012      	b.n	8004d7e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d58:	893b      	ldrh	r3, [r7, #8]
 8004d5a:	b2da      	uxtb	r2, r3
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	2140      	movs	r1, #64	@ 0x40
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	f000 f831 	bl	8004dd4 <I2C_WaitOnFlagUntilTimeout>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d001      	beq.n	8004d7c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e000      	b.n	8004d7e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3710      	adds	r7, #16
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	80002000 	.word	0x80002000

08004d8c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	699b      	ldr	r3, [r3, #24]
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d103      	bne.n	8004daa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2200      	movs	r2, #0
 8004da8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	f003 0301 	and.w	r3, r3, #1
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d007      	beq.n	8004dc8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	699a      	ldr	r2, [r3, #24]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0201 	orr.w	r2, r2, #1
 8004dc6:	619a      	str	r2, [r3, #24]
  }
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	603b      	str	r3, [r7, #0]
 8004de0:	4613      	mov	r3, r2
 8004de2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004de4:	e03b      	b.n	8004e5e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004de6:	69ba      	ldr	r2, [r7, #24]
 8004de8:	6839      	ldr	r1, [r7, #0]
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 f8d6 	bl	8004f9c <I2C_IsErrorOccurred>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d001      	beq.n	8004dfa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e041      	b.n	8004e7e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e00:	d02d      	beq.n	8004e5e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e02:	f7fe fa13 	bl	800322c <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d302      	bcc.n	8004e18 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d122      	bne.n	8004e5e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	699a      	ldr	r2, [r3, #24]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	4013      	ands	r3, r2
 8004e22:	68ba      	ldr	r2, [r7, #8]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	bf0c      	ite	eq
 8004e28:	2301      	moveq	r3, #1
 8004e2a:	2300      	movne	r3, #0
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	461a      	mov	r2, r3
 8004e30:	79fb      	ldrb	r3, [r7, #7]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d113      	bne.n	8004e5e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e3a:	f043 0220 	orr.w	r2, r3, #32
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2220      	movs	r2, #32
 8004e46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e00f      	b.n	8004e7e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699a      	ldr	r2, [r3, #24]
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	4013      	ands	r3, r2
 8004e68:	68ba      	ldr	r2, [r7, #8]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	bf0c      	ite	eq
 8004e6e:	2301      	moveq	r3, #1
 8004e70:	2300      	movne	r3, #0
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	461a      	mov	r2, r3
 8004e76:	79fb      	ldrb	r3, [r7, #7]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d0b4      	beq.n	8004de6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3710      	adds	r7, #16
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e86:	b580      	push	{r7, lr}
 8004e88:	b084      	sub	sp, #16
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	60f8      	str	r0, [r7, #12]
 8004e8e:	60b9      	str	r1, [r7, #8]
 8004e90:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e92:	e033      	b.n	8004efc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	68b9      	ldr	r1, [r7, #8]
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f000 f87f 	bl	8004f9c <I2C_IsErrorOccurred>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d001      	beq.n	8004ea8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e031      	b.n	8004f0c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eae:	d025      	beq.n	8004efc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eb0:	f7fe f9bc 	bl	800322c <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	68ba      	ldr	r2, [r7, #8]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d302      	bcc.n	8004ec6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d11a      	bne.n	8004efc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	f003 0302 	and.w	r3, r3, #2
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d013      	beq.n	8004efc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ed8:	f043 0220 	orr.w	r2, r3, #32
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e007      	b.n	8004f0c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d1c4      	bne.n	8004e94 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f0a:	2300      	movs	r3, #0
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3710      	adds	r7, #16
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f20:	e02f      	b.n	8004f82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	68b9      	ldr	r1, [r7, #8]
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 f838 	bl	8004f9c <I2C_IsErrorOccurred>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d001      	beq.n	8004f36 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e02d      	b.n	8004f92 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f36:	f7fe f979 	bl	800322c <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d302      	bcc.n	8004f4c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d11a      	bne.n	8004f82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	f003 0320 	and.w	r3, r3, #32
 8004f56:	2b20      	cmp	r3, #32
 8004f58:	d013      	beq.n	8004f82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5e:	f043 0220 	orr.w	r2, r3, #32
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2220      	movs	r2, #32
 8004f6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e007      	b.n	8004f92 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	699b      	ldr	r3, [r3, #24]
 8004f88:	f003 0320 	and.w	r3, r3, #32
 8004f8c:	2b20      	cmp	r3, #32
 8004f8e:	d1c8      	bne.n	8004f22 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
	...

08004f9c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b08a      	sub	sp, #40	@ 0x28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	f003 0310 	and.w	r3, r3, #16
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d068      	beq.n	800509a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2210      	movs	r2, #16
 8004fce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004fd0:	e049      	b.n	8005066 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fd8:	d045      	beq.n	8005066 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004fda:	f7fe f927 	bl	800322c <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	68ba      	ldr	r2, [r7, #8]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d302      	bcc.n	8004ff0 <I2C_IsErrorOccurred+0x54>
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d13a      	bne.n	8005066 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ffa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005002:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800500e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005012:	d121      	bne.n	8005058 <I2C_IsErrorOccurred+0xbc>
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800501a:	d01d      	beq.n	8005058 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800501c:	7cfb      	ldrb	r3, [r7, #19]
 800501e:	2b20      	cmp	r3, #32
 8005020:	d01a      	beq.n	8005058 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	685a      	ldr	r2, [r3, #4]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005030:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005032:	f7fe f8fb 	bl	800322c <HAL_GetTick>
 8005036:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005038:	e00e      	b.n	8005058 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800503a:	f7fe f8f7 	bl	800322c <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b19      	cmp	r3, #25
 8005046:	d907      	bls.n	8005058 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005048:	6a3b      	ldr	r3, [r7, #32]
 800504a:	f043 0320 	orr.w	r3, r3, #32
 800504e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005056:	e006      	b.n	8005066 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	699b      	ldr	r3, [r3, #24]
 800505e:	f003 0320 	and.w	r3, r3, #32
 8005062:	2b20      	cmp	r3, #32
 8005064:	d1e9      	bne.n	800503a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	f003 0320 	and.w	r3, r3, #32
 8005070:	2b20      	cmp	r3, #32
 8005072:	d003      	beq.n	800507c <I2C_IsErrorOccurred+0xe0>
 8005074:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005078:	2b00      	cmp	r3, #0
 800507a:	d0aa      	beq.n	8004fd2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800507c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005080:	2b00      	cmp	r3, #0
 8005082:	d103      	bne.n	800508c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2220      	movs	r2, #32
 800508a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800508c:	6a3b      	ldr	r3, [r7, #32]
 800508e:	f043 0304 	orr.w	r3, r3, #4
 8005092:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	699b      	ldr	r3, [r3, #24]
 80050a0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00b      	beq.n	80050c4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80050ac:	6a3b      	ldr	r3, [r7, #32]
 80050ae:	f043 0301 	orr.w	r3, r3, #1
 80050b2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80050bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00b      	beq.n	80050e6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80050ce:	6a3b      	ldr	r3, [r7, #32]
 80050d0:	f043 0308 	orr.w	r3, r3, #8
 80050d4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80050de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00b      	beq.n	8005108 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80050f0:	6a3b      	ldr	r3, [r7, #32]
 80050f2:	f043 0302 	orr.w	r3, r3, #2
 80050f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005100:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005108:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800510c:	2b00      	cmp	r3, #0
 800510e:	d01c      	beq.n	800514a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005110:	68f8      	ldr	r0, [r7, #12]
 8005112:	f7ff fe3b 	bl	8004d8c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	6859      	ldr	r1, [r3, #4]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	4b0d      	ldr	r3, [pc, #52]	@ (8005158 <I2C_IsErrorOccurred+0x1bc>)
 8005122:	400b      	ands	r3, r1
 8005124:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800512a:	6a3b      	ldr	r3, [r7, #32]
 800512c:	431a      	orrs	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2220      	movs	r2, #32
 8005136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800514a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800514e:	4618      	mov	r0, r3
 8005150:	3728      	adds	r7, #40	@ 0x28
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	fe00e800 	.word	0xfe00e800

0800515c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800515c:	b480      	push	{r7}
 800515e:	b087      	sub	sp, #28
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	607b      	str	r3, [r7, #4]
 8005166:	460b      	mov	r3, r1
 8005168:	817b      	strh	r3, [r7, #10]
 800516a:	4613      	mov	r3, r2
 800516c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800516e:	897b      	ldrh	r3, [r7, #10]
 8005170:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005174:	7a7b      	ldrb	r3, [r7, #9]
 8005176:	041b      	lsls	r3, r3, #16
 8005178:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800517c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005182:	6a3b      	ldr	r3, [r7, #32]
 8005184:	4313      	orrs	r3, r2
 8005186:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800518a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	685a      	ldr	r2, [r3, #4]
 8005192:	6a3b      	ldr	r3, [r7, #32]
 8005194:	0d5b      	lsrs	r3, r3, #21
 8005196:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800519a:	4b08      	ldr	r3, [pc, #32]	@ (80051bc <I2C_TransferConfig+0x60>)
 800519c:	430b      	orrs	r3, r1
 800519e:	43db      	mvns	r3, r3
 80051a0:	ea02 0103 	and.w	r1, r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	697a      	ldr	r2, [r7, #20]
 80051aa:	430a      	orrs	r2, r1
 80051ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80051ae:	bf00      	nop
 80051b0:	371c      	adds	r7, #28
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr
 80051ba:	bf00      	nop
 80051bc:	03ff63ff 	.word	0x03ff63ff

080051c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	2b20      	cmp	r3, #32
 80051d4:	d138      	bne.n	8005248 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d101      	bne.n	80051e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80051e0:	2302      	movs	r3, #2
 80051e2:	e032      	b.n	800524a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2224      	movs	r2, #36	@ 0x24
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f022 0201 	bic.w	r2, r2, #1
 8005202:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005212:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	6819      	ldr	r1, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	683a      	ldr	r2, [r7, #0]
 8005220:	430a      	orrs	r2, r1
 8005222:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f042 0201 	orr.w	r2, r2, #1
 8005232:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2220      	movs	r2, #32
 8005238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005244:	2300      	movs	r3, #0
 8005246:	e000      	b.n	800524a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005248:	2302      	movs	r3, #2
  }
}
 800524a:	4618      	mov	r0, r3
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005256:	b480      	push	{r7}
 8005258:	b085      	sub	sp, #20
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
 800525e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005266:	b2db      	uxtb	r3, r3
 8005268:	2b20      	cmp	r3, #32
 800526a:	d139      	bne.n	80052e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005272:	2b01      	cmp	r3, #1
 8005274:	d101      	bne.n	800527a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005276:	2302      	movs	r3, #2
 8005278:	e033      	b.n	80052e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2224      	movs	r2, #36	@ 0x24
 8005286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f022 0201 	bic.w	r2, r2, #1
 8005298:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80052a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	021b      	lsls	r3, r3, #8
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f042 0201 	orr.w	r2, r2, #1
 80052ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80052dc:	2300      	movs	r3, #0
 80052de:	e000      	b.n	80052e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80052e0:	2302      	movs	r3, #2
  }
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3714      	adds	r7, #20
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
	...

080052f0 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b086      	sub	sp, #24
 80052f4:	af02      	add	r7, sp, #8
 80052f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052f8:	2300      	movs	r3, #0
 80052fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80052fc:	f7fd ff96 	bl	800322c <HAL_GetTick>
 8005300:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d102      	bne.n	800530e <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	73fb      	strb	r3, [r7, #15]
 800530c:	e092      	b.n	8005434 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005318:	2b00      	cmp	r3, #0
 800531a:	f040 808b 	bne.w	8005434 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f7fc ffaa 	bl	8002278 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8005324:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f000 fad0 	bl	80058ce <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	689a      	ldr	r2, [r3, #8]
 8005334:	4b42      	ldr	r3, [pc, #264]	@ (8005440 <HAL_OSPI_Init+0x150>)
 8005336:	4013      	ands	r3, r2
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	68d1      	ldr	r1, [r2, #12]
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	6912      	ldr	r2, [r2, #16]
 8005340:	3a01      	subs	r2, #1
 8005342:	0412      	lsls	r2, r2, #16
 8005344:	4311      	orrs	r1, r2
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	6952      	ldr	r2, [r2, #20]
 800534a:	3a01      	subs	r2, #1
 800534c:	0212      	lsls	r2, r2, #8
 800534e:	4311      	orrs	r1, r2
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005354:	4311      	orrs	r1, r2
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	69d2      	ldr	r2, [r2, #28]
 800535a:	4311      	orrs	r1, r2
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	6812      	ldr	r2, [r2, #0]
 8005360:	430b      	orrs	r3, r1
 8005362:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	0412      	lsls	r2, r2, #16
 800536e:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	3b01      	subs	r3, #1
 8005380:	021a      	lsls	r2, r3, #8
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	430a      	orrs	r2, r1
 8005388:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800538e:	9300      	str	r3, [sp, #0]
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2200      	movs	r2, #0
 8005394:	2120      	movs	r1, #32
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 faa8 	bl	80058ec <OSPI_WaitFlagStateUntilTimeout>
 800539c:	4603      	mov	r3, r0
 800539e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80053a0:	7bfb      	ldrb	r3, [r7, #15]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d146      	bne.n	8005434 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a1b      	ldr	r3, [r3, #32]
 80053b4:	1e5a      	subs	r2, r3, #1
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	430a      	orrs	r2, r1
 80053bc:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689a      	ldr	r2, [r3, #8]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	430a      	orrs	r2, r1
 80053d2:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80053dc:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e8:	431a      	orrs	r2, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f042 0201 	orr.w	r2, r2, #1
 8005402:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	699b      	ldr	r3, [r3, #24]
 8005408:	2b02      	cmp	r3, #2
 800540a:	d107      	bne.n	800541c <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	689a      	ldr	r2, [r3, #8]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f042 0202 	orr.w	r2, r2, #2
 800541a:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005424:	d103      	bne.n	800542e <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2201      	movs	r2, #1
 800542a:	645a      	str	r2, [r3, #68]	@ 0x44
 800542c:	e002      	b.n	8005434 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2202      	movs	r2, #2
 8005432:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8005434:	7bfb      	ldrb	r3, [r7, #15]
}
 8005436:	4618      	mov	r0, r3
 8005438:	3710      	adds	r7, #16
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	f8e0f8f4 	.word	0xf8e0f8f4

08005444 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800544c:	2300      	movs	r3, #0
 800544e:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d102      	bne.n	800545c <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	73fb      	strb	r3, [r7, #15]
 800545a:	e015      	b.n	8005488 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f022 0201 	bic.w	r2, r2, #1
 800546a:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	689a      	ldr	r2, [r3, #8]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0202 	bic.w	r2, r2, #2
 800547a:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f7fc ff3b 	bl	80022f8 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 8005488:	7bfb      	ldrb	r3, [r7, #15]
}
 800548a:	4618      	mov	r0, r3
 800548c:	3710      	adds	r7, #16
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}

08005492 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8005492:	b580      	push	{r7, lr}
 8005494:	b08a      	sub	sp, #40	@ 0x28
 8005496:	af02      	add	r7, sp, #8
 8005498:	60f8      	str	r0, [r7, #12]
 800549a:	60b9      	str	r1, [r7, #8]
 800549c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800549e:	f7fd fec5 	bl	800322c <HAL_GetTick>
 80054a2:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a8:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ae:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d104      	bne.n	80054c0 <HAL_OSPI_Command+0x2e>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054be:	d10d      	bne.n	80054dc <HAL_OSPI_Command+0x4a>
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	2b14      	cmp	r3, #20
 80054c4:	d103      	bne.n	80054ce <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d006      	beq.n	80054dc <HAL_OSPI_Command+0x4a>
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	2b24      	cmp	r3, #36	@ 0x24
 80054d2:	d153      	bne.n	800557c <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d14f      	bne.n	800557c <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	2200      	movs	r2, #0
 80054e4:	2120      	movs	r1, #32
 80054e6:	68f8      	ldr	r0, [r7, #12]
 80054e8:	f000 fa00 	bl	80058ec <OSPI_WaitFlagStateUntilTimeout>
 80054ec:	4603      	mov	r3, r0
 80054ee:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80054f0:	7ffb      	ldrb	r3, [r7, #31]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d148      	bne.n	8005588 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 80054fc:	68b9      	ldr	r1, [r7, #8]
 80054fe:	68f8      	ldr	r0, [r7, #12]
 8005500:	f000 fa2c 	bl	800595c <OSPI_ConfigCmd>
 8005504:	4603      	mov	r3, r0
 8005506:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8005508:	7ffb      	ldrb	r3, [r7, #31]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d13c      	bne.n	8005588 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10e      	bne.n	8005534 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	9300      	str	r3, [sp, #0]
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	2201      	movs	r2, #1
 800551e:	2102      	movs	r1, #2
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f000 f9e3 	bl	80058ec <OSPI_WaitFlagStateUntilTimeout>
 8005526:	4603      	mov	r3, r0
 8005528:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2202      	movs	r2, #2
 8005530:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8005532:	e029      	b.n	8005588 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d103      	bne.n	8005544 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2204      	movs	r2, #4
 8005540:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005542:	e021      	b.n	8005588 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2b01      	cmp	r3, #1
 800554a:	d10b      	bne.n	8005564 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005550:	2b24      	cmp	r3, #36	@ 0x24
 8005552:	d103      	bne.n	800555c <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2204      	movs	r2, #4
 8005558:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800555a:	e015      	b.n	8005588 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2214      	movs	r2, #20
 8005560:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005562:	e011      	b.n	8005588 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005568:	2b14      	cmp	r3, #20
 800556a:	d103      	bne.n	8005574 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2204      	movs	r2, #4
 8005570:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005572:	e009      	b.n	8005588 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2224      	movs	r2, #36	@ 0x24
 8005578:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800557a:	e005      	b.n	8005588 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2210      	movs	r2, #16
 8005584:	649a      	str	r2, [r3, #72]	@ 0x48
 8005586:	e000      	b.n	800558a <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8005588:	bf00      	nop
  }

  /* Return function status */
  return status;
 800558a:	7ffb      	ldrb	r3, [r7, #31]
}
 800558c:	4618      	mov	r0, r3
 800558e:	3720      	adds	r7, #32
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b08a      	sub	sp, #40	@ 0x28
 8005598:	af02      	add	r7, sp, #8
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80055a0:	f7fd fe44 	bl	800322c <HAL_GetTick>
 80055a4:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	3350      	adds	r3, #80	@ 0x50
 80055ac:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d105      	bne.n	80055c0 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2208      	movs	r2, #8
 80055bc:	649a      	str	r2, [r3, #72]	@ 0x48
 80055be:	e057      	b.n	8005670 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055c4:	2b04      	cmp	r3, #4
 80055c6:	d14e      	bne.n	8005666 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ce:	1c5a      	adds	r2, r3, #1
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	68ba      	ldr	r2, [r7, #8]
 80055e0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80055f0:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	9300      	str	r3, [sp, #0]
 80055f6:	69bb      	ldr	r3, [r7, #24]
 80055f8:	2201      	movs	r2, #1
 80055fa:	2104      	movs	r1, #4
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f000 f975 	bl	80058ec <OSPI_WaitFlagStateUntilTimeout>
 8005602:	4603      	mov	r3, r0
 8005604:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8005606:	7ffb      	ldrb	r3, [r7, #31]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d113      	bne.n	8005634 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005610:	781a      	ldrb	r2, [r3, #0]
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800561a:	1c5a      	adds	r2, r3, #1
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005624:	1e5a      	subs	r2, r3, #1
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800562e:	2b00      	cmp	r3, #0
 8005630:	d1df      	bne.n	80055f2 <HAL_OSPI_Transmit+0x5e>
 8005632:	e000      	b.n	8005636 <HAL_OSPI_Transmit+0xa2>
          break;
 8005634:	bf00      	nop

      if (status == HAL_OK)
 8005636:	7ffb      	ldrb	r3, [r7, #31]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d119      	bne.n	8005670 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	9300      	str	r3, [sp, #0]
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	2201      	movs	r2, #1
 8005644:	2102      	movs	r1, #2
 8005646:	68f8      	ldr	r0, [r7, #12]
 8005648:	f000 f950 	bl	80058ec <OSPI_WaitFlagStateUntilTimeout>
 800564c:	4603      	mov	r3, r0
 800564e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8005650:	7ffb      	ldrb	r3, [r7, #31]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10c      	bne.n	8005670 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2202      	movs	r2, #2
 800565c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2202      	movs	r2, #2
 8005662:	645a      	str	r2, [r3, #68]	@ 0x44
 8005664:	e004      	b.n	8005670 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2210      	movs	r2, #16
 800566e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8005670:	7ffb      	ldrb	r3, [r7, #31]
}
 8005672:	4618      	mov	r0, r3
 8005674:	3720      	adds	r7, #32
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}

0800567a <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800567a:	b580      	push	{r7, lr}
 800567c:	b08c      	sub	sp, #48	@ 0x30
 800567e:	af02      	add	r7, sp, #8
 8005680:	60f8      	str	r0, [r7, #12]
 8005682:	60b9      	str	r1, [r7, #8]
 8005684:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005686:	f7fd fdd1 	bl	800322c <HAL_GetTick>
 800568a:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	3350      	adds	r3, #80	@ 0x50
 8005692:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800569a:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80056a4:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d106      	bne.n	80056ba <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2208      	movs	r2, #8
 80056b6:	649a      	str	r2, [r3, #72]	@ 0x48
 80056b8:	e07c      	b.n	80057b4 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056be:	2b04      	cmp	r3, #4
 80056c0:	d172      	bne.n	80057a8 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c8:	1c5a      	adds	r2, r3, #1
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	68ba      	ldr	r2, [r7, #8]
 80056da:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80056ee:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056f8:	d104      	bne.n	8005704 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	69ba      	ldr	r2, [r7, #24]
 8005700:	649a      	str	r2, [r3, #72]	@ 0x48
 8005702:	e011      	b.n	8005728 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800570c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005710:	2b00      	cmp	r3, #0
 8005712:	d004      	beq.n	800571e <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	69ba      	ldr	r2, [r7, #24]
 800571a:	649a      	str	r2, [r3, #72]	@ 0x48
 800571c:	e004      	b.n	8005728 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	9300      	str	r3, [sp, #0]
 800572c:	6a3b      	ldr	r3, [r7, #32]
 800572e:	2201      	movs	r2, #1
 8005730:	2106      	movs	r1, #6
 8005732:	68f8      	ldr	r0, [r7, #12]
 8005734:	f000 f8da 	bl	80058ec <OSPI_WaitFlagStateUntilTimeout>
 8005738:	4603      	mov	r3, r0
 800573a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800573e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005742:	2b00      	cmp	r3, #0
 8005744:	d114      	bne.n	8005770 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800574a:	69fa      	ldr	r2, [r7, #28]
 800574c:	7812      	ldrb	r2, [r2, #0]
 800574e:	b2d2      	uxtb	r2, r2
 8005750:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005756:	1c5a      	adds	r2, r3, #1
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005760:	1e5a      	subs	r2, r3, #1
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1dc      	bne.n	8005728 <HAL_OSPI_Receive+0xae>
 800576e:	e000      	b.n	8005772 <HAL_OSPI_Receive+0xf8>
          break;
 8005770:	bf00      	nop

      if (status == HAL_OK)
 8005772:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005776:	2b00      	cmp	r3, #0
 8005778:	d11c      	bne.n	80057b4 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	9300      	str	r3, [sp, #0]
 800577e:	6a3b      	ldr	r3, [r7, #32]
 8005780:	2201      	movs	r2, #1
 8005782:	2102      	movs	r1, #2
 8005784:	68f8      	ldr	r0, [r7, #12]
 8005786:	f000 f8b1 	bl	80058ec <OSPI_WaitFlagStateUntilTimeout>
 800578a:	4603      	mov	r3, r0
 800578c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8005790:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005794:	2b00      	cmp	r3, #0
 8005796:	d10d      	bne.n	80057b4 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2202      	movs	r2, #2
 800579e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2202      	movs	r2, #2
 80057a4:	645a      	str	r2, [r3, #68]	@ 0x44
 80057a6:	e005      	b.n	80057b4 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2210      	movs	r2, #16
 80057b2:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80057b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3728      	adds	r7, #40	@ 0x28
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b08a      	sub	sp, #40	@ 0x28
 80057c4:	af02      	add	r7, sp, #8
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80057cc:	f7fd fd2e 	bl	800322c <HAL_GetTick>
 80057d0:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057d8:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80057e2:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057e8:	2b04      	cmp	r3, #4
 80057ea:	d164      	bne.n	80058b6 <HAL_OSPI_AutoPolling+0xf6>
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057f4:	d15f      	bne.n	80058b6 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	9300      	str	r3, [sp, #0]
 80057fa:	69bb      	ldr	r3, [r7, #24]
 80057fc:	2200      	movs	r2, #0
 80057fe:	2120      	movs	r1, #32
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	f000 f873 	bl	80058ec <OSPI_WaitFlagStateUntilTimeout>
 8005806:	4603      	mov	r3, r0
 8005808:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 800580a:	7ffb      	ldrb	r3, [r7, #31]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d158      	bne.n	80058c2 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68ba      	ldr	r2, [r7, #8]
 8005816:	6812      	ldr	r2, [r2, #0]
 8005818:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	6852      	ldr	r2, [r2, #4]
 8005824:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68ba      	ldr	r2, [r7, #8]
 800582e:	6912      	ldr	r2, [r2, #16]
 8005830:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	6899      	ldr	r1, [r3, #8]
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	430b      	orrs	r3, r1
 8005848:	431a      	orrs	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8005852:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800585c:	d104      	bne.n	8005868 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	649a      	str	r2, [r3, #72]	@ 0x48
 8005866:	e011      	b.n	800588c <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005870:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005874:	2b00      	cmp	r3, #0
 8005876:	d004      	beq.n	8005882 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	697a      	ldr	r2, [r7, #20]
 800587e:	649a      	str	r2, [r3, #72]	@ 0x48
 8005880:	e004      	b.n	800588c <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	693a      	ldr	r2, [r7, #16]
 8005888:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	9300      	str	r3, [sp, #0]
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	2201      	movs	r2, #1
 8005894:	2108      	movs	r1, #8
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f000 f828 	bl	80058ec <OSPI_WaitFlagStateUntilTimeout>
 800589c:	4603      	mov	r3, r0
 800589e:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80058a0:	7ffb      	ldrb	r3, [r7, #31]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d10d      	bne.n	80058c2 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2208      	movs	r2, #8
 80058ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2202      	movs	r2, #2
 80058b2:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80058b4:	e005      	b.n	80058c2 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2210      	movs	r2, #16
 80058be:	649a      	str	r2, [r3, #72]	@ 0x48
 80058c0:	e000      	b.n	80058c4 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 80058c2:	bf00      	nop
  }

  /* Return function status */
  return status;
 80058c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3720      	adds	r7, #32
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}

080058ce <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b083      	sub	sp, #12
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
 80058d6:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	683a      	ldr	r2, [r7, #0]
 80058dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	603b      	str	r3, [r7, #0]
 80058f8:	4613      	mov	r3, r2
 80058fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80058fc:	e01a      	b.n	8005934 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005904:	d016      	beq.n	8005934 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005906:	f7fd fc91 	bl	800322c <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	429a      	cmp	r2, r3
 8005914:	d302      	bcc.n	800591c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10b      	bne.n	8005934 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005922:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005928:	f043 0201 	orr.w	r2, r3, #1
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e00e      	b.n	8005952 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	6a1a      	ldr	r2, [r3, #32]
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	4013      	ands	r3, r2
 800593e:	2b00      	cmp	r3, #0
 8005940:	bf14      	ite	ne
 8005942:	2301      	movne	r3, #1
 8005944:	2300      	moveq	r3, #0
 8005946:	b2db      	uxtb	r3, r3
 8005948:	461a      	mov	r2, r3
 800594a:	79fb      	ldrb	r3, [r7, #7]
 800594c:	429a      	cmp	r2, r3
 800594e:	d1d6      	bne.n	80058fe <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
	...

0800595c <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800595c:	b480      	push	{r7}
 800595e:	b089      	sub	sp, #36	@ 0x24
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005966:	2300      	movs	r3, #0
 8005968:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005978:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10a      	bne.n	8005998 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	685a      	ldr	r2, [r3, #4]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	430a      	orrs	r2, r1
 8005996:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	2b02      	cmp	r3, #2
 800599e:	d114      	bne.n	80059ca <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80059a8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80059b2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80059bc:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80059c6:	60fb      	str	r3, [r7, #12]
 80059c8:	e013      	b.n	80059f2 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80059d2:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80059dc:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80059e6:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80059f0:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059fa:	431a      	orrs	r2, r3
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d012      	beq.n	8005a2e <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a20:	4319      	orrs	r1, r3
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a26:	430b      	orrs	r3, r1
 8005a28:	431a      	orrs	r2, r3
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f023 021f 	bic.w	r2, r3, #31
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d009      	beq.n	8005a5c <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d105      	bne.n	8005a5c <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	3a01      	subs	r2, #1
 8005a5a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f000 8099 	beq.w	8005b98 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	69db      	ldr	r3, [r3, #28]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d055      	beq.n	8005b1a <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d01e      	beq.n	8005ab4 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	4b68      	ldr	r3, [pc, #416]	@ (8005c1c <OSPI_ConfigCmd+0x2c0>)
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	683a      	ldr	r2, [r7, #0]
 8005a80:	68d1      	ldr	r1, [r2, #12]
 8005a82:	683a      	ldr	r2, [r7, #0]
 8005a84:	6952      	ldr	r2, [r2, #20]
 8005a86:	4311      	orrs	r1, r2
 8005a88:	683a      	ldr	r2, [r7, #0]
 8005a8a:	6912      	ldr	r2, [r2, #16]
 8005a8c:	4311      	orrs	r1, r2
 8005a8e:	683a      	ldr	r2, [r7, #0]
 8005a90:	69d2      	ldr	r2, [r2, #28]
 8005a92:	4311      	orrs	r1, r2
 8005a94:	683a      	ldr	r2, [r7, #0]
 8005a96:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a98:	4311      	orrs	r1, r2
 8005a9a:	683a      	ldr	r2, [r7, #0]
 8005a9c:	6a12      	ldr	r2, [r2, #32]
 8005a9e:	4311      	orrs	r1, r2
 8005aa0:	683a      	ldr	r2, [r7, #0]
 8005aa2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005aa4:	4311      	orrs	r1, r2
 8005aa6:	683a      	ldr	r2, [r7, #0]
 8005aa8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	431a      	orrs	r2, r3
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	601a      	str	r2, [r3, #0]
 8005ab2:	e028      	b.n	8005b06 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005abc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005ac0:	683a      	ldr	r2, [r7, #0]
 8005ac2:	68d1      	ldr	r1, [r2, #12]
 8005ac4:	683a      	ldr	r2, [r7, #0]
 8005ac6:	6952      	ldr	r2, [r2, #20]
 8005ac8:	4311      	orrs	r1, r2
 8005aca:	683a      	ldr	r2, [r7, #0]
 8005acc:	6912      	ldr	r2, [r2, #16]
 8005ace:	4311      	orrs	r1, r2
 8005ad0:	683a      	ldr	r2, [r7, #0]
 8005ad2:	69d2      	ldr	r2, [r2, #28]
 8005ad4:	4311      	orrs	r1, r2
 8005ad6:	683a      	ldr	r2, [r7, #0]
 8005ad8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005ada:	4311      	orrs	r1, r2
 8005adc:	683a      	ldr	r2, [r7, #0]
 8005ade:	6a12      	ldr	r2, [r2, #32]
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005af0:	d109      	bne.n	8005b06 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005af6:	2b08      	cmp	r3, #8
 8005af8:	d105      	bne.n	8005b06 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	689a      	ldr	r2, [r3, #8]
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	683a      	ldr	r2, [r7, #0]
 8005b14:	6992      	ldr	r2, [r2, #24]
 8005b16:	649a      	str	r2, [r3, #72]	@ 0x48
 8005b18:	e078      	b.n	8005c0c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d017      	beq.n	8005b52 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8005b2a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005b2e:	683a      	ldr	r2, [r7, #0]
 8005b30:	68d1      	ldr	r1, [r2, #12]
 8005b32:	683a      	ldr	r2, [r7, #0]
 8005b34:	6952      	ldr	r2, [r2, #20]
 8005b36:	4311      	orrs	r1, r2
 8005b38:	683a      	ldr	r2, [r7, #0]
 8005b3a:	6912      	ldr	r2, [r2, #16]
 8005b3c:	4311      	orrs	r1, r2
 8005b3e:	683a      	ldr	r2, [r7, #0]
 8005b40:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005b42:	4311      	orrs	r1, r2
 8005b44:	683a      	ldr	r2, [r7, #0]
 8005b46:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005b48:	430a      	orrs	r2, r1
 8005b4a:	431a      	orrs	r2, r3
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	601a      	str	r2, [r3, #0]
 8005b50:	e01d      	b.n	8005b8e <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8005b52:	69bb      	ldr	r3, [r7, #24]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	68d9      	ldr	r1, [r3, #12]
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	4319      	orrs	r1, r3
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	430b      	orrs	r3, r1
 8005b6a:	431a      	orrs	r2, r3
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b78:	d109      	bne.n	8005b8e <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005b7e:	2b08      	cmp	r3, #8
 8005b80:	d105      	bne.n	8005b8e <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	689a      	ldr	r2, [r3, #8]
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	601a      	str	r2, [r3, #0]
 8005b96:	e039      	b.n	8005c0c <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	69db      	ldr	r3, [r3, #28]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d030      	beq.n	8005c02 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d017      	beq.n	8005bd8 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8005bb0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005bb4:	683a      	ldr	r2, [r7, #0]
 8005bb6:	69d1      	ldr	r1, [r2, #28]
 8005bb8:	683a      	ldr	r2, [r7, #0]
 8005bba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005bbc:	4311      	orrs	r1, r2
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	6a12      	ldr	r2, [r2, #32]
 8005bc2:	4311      	orrs	r1, r2
 8005bc4:	683a      	ldr	r2, [r7, #0]
 8005bc6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005bc8:	4311      	orrs	r1, r2
 8005bca:	683a      	ldr	r2, [r7, #0]
 8005bcc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	431a      	orrs	r2, r3
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	601a      	str	r2, [r3, #0]
 8005bd6:	e00e      	b.n	8005bf6 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	69d9      	ldr	r1, [r3, #28]
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be8:	4319      	orrs	r1, r3
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	6a1b      	ldr	r3, [r3, #32]
 8005bee:	430b      	orrs	r3, r1
 8005bf0:	431a      	orrs	r2, r3
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	683a      	ldr	r2, [r7, #0]
 8005bfc:	6992      	ldr	r2, [r2, #24]
 8005bfe:	649a      	str	r2, [r3, #72]	@ 0x48
 8005c00:	e004      	b.n	8005c0c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2208      	movs	r2, #8
 8005c0a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8005c0c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3724      	adds	r7, #36	@ 0x24
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	f0ffc0c0 	.word	0xf0ffc0c0

08005c20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005c20:	b480      	push	{r7}
 8005c22:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005c24:	4b0d      	ldr	r3, [pc, #52]	@ (8005c5c <HAL_PWREx_GetVoltageRange+0x3c>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005c2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c30:	d102      	bne.n	8005c38 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005c32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c36:	e00b      	b.n	8005c50 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005c38:	4b08      	ldr	r3, [pc, #32]	@ (8005c5c <HAL_PWREx_GetVoltageRange+0x3c>)
 8005c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c46:	d102      	bne.n	8005c4e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005c48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c4c:	e000      	b.n	8005c50 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005c4e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	40007000 	.word	0x40007000

08005c60 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d141      	bne.n	8005cf2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005c6e:	4b4b      	ldr	r3, [pc, #300]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005c76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c7a:	d131      	bne.n	8005ce0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c7c:	4b47      	ldr	r3, [pc, #284]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c82:	4a46      	ldr	r2, [pc, #280]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c88:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005c8c:	4b43      	ldr	r3, [pc, #268]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005c94:	4a41      	ldr	r2, [pc, #260]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005c9a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005c9c:	4b40      	ldr	r3, [pc, #256]	@ (8005da0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2232      	movs	r2, #50	@ 0x32
 8005ca2:	fb02 f303 	mul.w	r3, r2, r3
 8005ca6:	4a3f      	ldr	r2, [pc, #252]	@ (8005da4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cac:	0c9b      	lsrs	r3, r3, #18
 8005cae:	3301      	adds	r3, #1
 8005cb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005cb2:	e002      	b.n	8005cba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005cba:	4b38      	ldr	r3, [pc, #224]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cc6:	d102      	bne.n	8005cce <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d1f2      	bne.n	8005cb4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005cce:	4b33      	ldr	r3, [pc, #204]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cda:	d158      	bne.n	8005d8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e057      	b.n	8005d90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ce0:	4b2e      	ldr	r3, [pc, #184]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ce2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ce6:	4a2d      	ldr	r2, [pc, #180]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ce8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005cf0:	e04d      	b.n	8005d8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cf8:	d141      	bne.n	8005d7e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005cfa:	4b28      	ldr	r3, [pc, #160]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d06:	d131      	bne.n	8005d6c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d08:	4b24      	ldr	r3, [pc, #144]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d0e:	4a23      	ldr	r2, [pc, #140]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d18:	4b20      	ldr	r3, [pc, #128]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005d20:	4a1e      	ldr	r2, [pc, #120]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005d26:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005d28:	4b1d      	ldr	r3, [pc, #116]	@ (8005da0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2232      	movs	r2, #50	@ 0x32
 8005d2e:	fb02 f303 	mul.w	r3, r2, r3
 8005d32:	4a1c      	ldr	r2, [pc, #112]	@ (8005da4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005d34:	fba2 2303 	umull	r2, r3, r2, r3
 8005d38:	0c9b      	lsrs	r3, r3, #18
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d3e:	e002      	b.n	8005d46 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	3b01      	subs	r3, #1
 8005d44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d46:	4b15      	ldr	r3, [pc, #84]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d52:	d102      	bne.n	8005d5a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1f2      	bne.n	8005d40 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005d5a:	4b10      	ldr	r3, [pc, #64]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d5c:	695b      	ldr	r3, [r3, #20]
 8005d5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d66:	d112      	bne.n	8005d8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	e011      	b.n	8005d90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d72:	4a0a      	ldr	r2, [pc, #40]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005d7c:	e007      	b.n	8005d8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005d7e:	4b07      	ldr	r3, [pc, #28]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005d86:	4a05      	ldr	r2, [pc, #20]	@ (8005d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d88:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005d8c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005d8e:	2300      	movs	r3, #0
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3714      	adds	r7, #20
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr
 8005d9c:	40007000 	.word	0x40007000
 8005da0:	20000030 	.word	0x20000030
 8005da4:	431bde83 	.word	0x431bde83

08005da8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b088      	sub	sp, #32
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d102      	bne.n	8005dbc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	f000 bc08 	b.w	80065cc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005dbc:	4b96      	ldr	r3, [pc, #600]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f003 030c 	and.w	r3, r3, #12
 8005dc4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005dc6:	4b94      	ldr	r3, [pc, #592]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	f003 0303 	and.w	r3, r3, #3
 8005dce:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 0310 	and.w	r3, r3, #16
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	f000 80e4 	beq.w	8005fa6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d007      	beq.n	8005df4 <HAL_RCC_OscConfig+0x4c>
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	2b0c      	cmp	r3, #12
 8005de8:	f040 808b 	bne.w	8005f02 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	f040 8087 	bne.w	8005f02 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005df4:	4b88      	ldr	r3, [pc, #544]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0302 	and.w	r3, r3, #2
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d005      	beq.n	8005e0c <HAL_RCC_OscConfig+0x64>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d101      	bne.n	8005e0c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e3df      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a1a      	ldr	r2, [r3, #32]
 8005e10:	4b81      	ldr	r3, [pc, #516]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 0308 	and.w	r3, r3, #8
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d004      	beq.n	8005e26 <HAL_RCC_OscConfig+0x7e>
 8005e1c:	4b7e      	ldr	r3, [pc, #504]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e24:	e005      	b.n	8005e32 <HAL_RCC_OscConfig+0x8a>
 8005e26:	4b7c      	ldr	r3, [pc, #496]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e2c:	091b      	lsrs	r3, r3, #4
 8005e2e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d223      	bcs.n	8005e7e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f000 fdcc 	bl	80069d8 <RCC_SetFlashLatencyFromMSIRange>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d001      	beq.n	8005e4a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e3c0      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e4a:	4b73      	ldr	r3, [pc, #460]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a72      	ldr	r2, [pc, #456]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e50:	f043 0308 	orr.w	r3, r3, #8
 8005e54:	6013      	str	r3, [r2, #0]
 8005e56:	4b70      	ldr	r3, [pc, #448]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a1b      	ldr	r3, [r3, #32]
 8005e62:	496d      	ldr	r1, [pc, #436]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e64:	4313      	orrs	r3, r2
 8005e66:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e68:	4b6b      	ldr	r3, [pc, #428]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	69db      	ldr	r3, [r3, #28]
 8005e74:	021b      	lsls	r3, r3, #8
 8005e76:	4968      	ldr	r1, [pc, #416]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	604b      	str	r3, [r1, #4]
 8005e7c:	e025      	b.n	8005eca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e7e:	4b66      	ldr	r3, [pc, #408]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a65      	ldr	r2, [pc, #404]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e84:	f043 0308 	orr.w	r3, r3, #8
 8005e88:	6013      	str	r3, [r2, #0]
 8005e8a:	4b63      	ldr	r3, [pc, #396]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a1b      	ldr	r3, [r3, #32]
 8005e96:	4960      	ldr	r1, [pc, #384]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e9c:	4b5e      	ldr	r3, [pc, #376]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	69db      	ldr	r3, [r3, #28]
 8005ea8:	021b      	lsls	r3, r3, #8
 8005eaa:	495b      	ldr	r1, [pc, #364]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005eac:	4313      	orrs	r3, r2
 8005eae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d109      	bne.n	8005eca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6a1b      	ldr	r3, [r3, #32]
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f000 fd8c 	bl	80069d8 <RCC_SetFlashLatencyFromMSIRange>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e380      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005eca:	f000 fcc1 	bl	8006850 <HAL_RCC_GetSysClockFreq>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	4b51      	ldr	r3, [pc, #324]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	091b      	lsrs	r3, r3, #4
 8005ed6:	f003 030f 	and.w	r3, r3, #15
 8005eda:	4950      	ldr	r1, [pc, #320]	@ (800601c <HAL_RCC_OscConfig+0x274>)
 8005edc:	5ccb      	ldrb	r3, [r1, r3]
 8005ede:	f003 031f 	and.w	r3, r3, #31
 8005ee2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ee6:	4a4e      	ldr	r2, [pc, #312]	@ (8006020 <HAL_RCC_OscConfig+0x278>)
 8005ee8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005eea:	4b4e      	ldr	r3, [pc, #312]	@ (8006024 <HAL_RCC_OscConfig+0x27c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f7fd f94c 	bl	800318c <HAL_InitTick>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005ef8:	7bfb      	ldrb	r3, [r7, #15]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d052      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005efe:	7bfb      	ldrb	r3, [r7, #15]
 8005f00:	e364      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	699b      	ldr	r3, [r3, #24]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d032      	beq.n	8005f70 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005f0a:	4b43      	ldr	r3, [pc, #268]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a42      	ldr	r2, [pc, #264]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f10:	f043 0301 	orr.w	r3, r3, #1
 8005f14:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005f16:	f7fd f989 	bl	800322c <HAL_GetTick>
 8005f1a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005f1c:	e008      	b.n	8005f30 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005f1e:	f7fd f985 	bl	800322c <HAL_GetTick>
 8005f22:	4602      	mov	r2, r0
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	d901      	bls.n	8005f30 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e34d      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005f30:	4b39      	ldr	r3, [pc, #228]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 0302 	and.w	r3, r3, #2
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d0f0      	beq.n	8005f1e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f3c:	4b36      	ldr	r3, [pc, #216]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a35      	ldr	r2, [pc, #212]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f42:	f043 0308 	orr.w	r3, r3, #8
 8005f46:	6013      	str	r3, [r2, #0]
 8005f48:	4b33      	ldr	r3, [pc, #204]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6a1b      	ldr	r3, [r3, #32]
 8005f54:	4930      	ldr	r1, [pc, #192]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f5a:	4b2f      	ldr	r3, [pc, #188]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	021b      	lsls	r3, r3, #8
 8005f68:	492b      	ldr	r1, [pc, #172]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	604b      	str	r3, [r1, #4]
 8005f6e:	e01a      	b.n	8005fa6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005f70:	4b29      	ldr	r3, [pc, #164]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a28      	ldr	r2, [pc, #160]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f76:	f023 0301 	bic.w	r3, r3, #1
 8005f7a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005f7c:	f7fd f956 	bl	800322c <HAL_GetTick>
 8005f80:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005f82:	e008      	b.n	8005f96 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005f84:	f7fd f952 	bl	800322c <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d901      	bls.n	8005f96 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	e31a      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005f96:	4b20      	ldr	r3, [pc, #128]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 0302 	and.w	r3, r3, #2
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d1f0      	bne.n	8005f84 <HAL_RCC_OscConfig+0x1dc>
 8005fa2:	e000      	b.n	8005fa6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005fa4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0301 	and.w	r3, r3, #1
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d073      	beq.n	800609a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	2b08      	cmp	r3, #8
 8005fb6:	d005      	beq.n	8005fc4 <HAL_RCC_OscConfig+0x21c>
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	2b0c      	cmp	r3, #12
 8005fbc:	d10e      	bne.n	8005fdc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	2b03      	cmp	r3, #3
 8005fc2:	d10b      	bne.n	8005fdc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fc4:	4b14      	ldr	r3, [pc, #80]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d063      	beq.n	8006098 <HAL_RCC_OscConfig+0x2f0>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d15f      	bne.n	8006098 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e2f7      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fe4:	d106      	bne.n	8005ff4 <HAL_RCC_OscConfig+0x24c>
 8005fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a0b      	ldr	r2, [pc, #44]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8005fec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ff0:	6013      	str	r3, [r2, #0]
 8005ff2:	e025      	b.n	8006040 <HAL_RCC_OscConfig+0x298>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ffc:	d114      	bne.n	8006028 <HAL_RCC_OscConfig+0x280>
 8005ffe:	4b06      	ldr	r3, [pc, #24]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a05      	ldr	r2, [pc, #20]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8006004:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006008:	6013      	str	r3, [r2, #0]
 800600a:	4b03      	ldr	r3, [pc, #12]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a02      	ldr	r2, [pc, #8]	@ (8006018 <HAL_RCC_OscConfig+0x270>)
 8006010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006014:	6013      	str	r3, [r2, #0]
 8006016:	e013      	b.n	8006040 <HAL_RCC_OscConfig+0x298>
 8006018:	40021000 	.word	0x40021000
 800601c:	0800c7e8 	.word	0x0800c7e8
 8006020:	20000030 	.word	0x20000030
 8006024:	20000044 	.word	0x20000044
 8006028:	4ba0      	ldr	r3, [pc, #640]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a9f      	ldr	r2, [pc, #636]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 800602e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006032:	6013      	str	r3, [r2, #0]
 8006034:	4b9d      	ldr	r3, [pc, #628]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a9c      	ldr	r2, [pc, #624]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 800603a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800603e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d013      	beq.n	8006070 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006048:	f7fd f8f0 	bl	800322c <HAL_GetTick>
 800604c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800604e:	e008      	b.n	8006062 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006050:	f7fd f8ec 	bl	800322c <HAL_GetTick>
 8006054:	4602      	mov	r2, r0
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	2b64      	cmp	r3, #100	@ 0x64
 800605c:	d901      	bls.n	8006062 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	e2b4      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006062:	4b92      	ldr	r3, [pc, #584]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800606a:	2b00      	cmp	r3, #0
 800606c:	d0f0      	beq.n	8006050 <HAL_RCC_OscConfig+0x2a8>
 800606e:	e014      	b.n	800609a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006070:	f7fd f8dc 	bl	800322c <HAL_GetTick>
 8006074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006076:	e008      	b.n	800608a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006078:	f7fd f8d8 	bl	800322c <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	2b64      	cmp	r3, #100	@ 0x64
 8006084:	d901      	bls.n	800608a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e2a0      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800608a:	4b88      	ldr	r3, [pc, #544]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1f0      	bne.n	8006078 <HAL_RCC_OscConfig+0x2d0>
 8006096:	e000      	b.n	800609a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0302 	and.w	r3, r3, #2
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d060      	beq.n	8006168 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	2b04      	cmp	r3, #4
 80060aa:	d005      	beq.n	80060b8 <HAL_RCC_OscConfig+0x310>
 80060ac:	69bb      	ldr	r3, [r7, #24]
 80060ae:	2b0c      	cmp	r3, #12
 80060b0:	d119      	bne.n	80060e6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	2b02      	cmp	r3, #2
 80060b6:	d116      	bne.n	80060e6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060b8:	4b7c      	ldr	r3, [pc, #496]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d005      	beq.n	80060d0 <HAL_RCC_OscConfig+0x328>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d101      	bne.n	80060d0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e27d      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060d0:	4b76      	ldr	r3, [pc, #472]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	691b      	ldr	r3, [r3, #16]
 80060dc:	061b      	lsls	r3, r3, #24
 80060de:	4973      	ldr	r1, [pc, #460]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 80060e0:	4313      	orrs	r3, r2
 80060e2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060e4:	e040      	b.n	8006168 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d023      	beq.n	8006136 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060ee:	4b6f      	ldr	r3, [pc, #444]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a6e      	ldr	r2, [pc, #440]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 80060f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060fa:	f7fd f897 	bl	800322c <HAL_GetTick>
 80060fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006100:	e008      	b.n	8006114 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006102:	f7fd f893 	bl	800322c <HAL_GetTick>
 8006106:	4602      	mov	r2, r0
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	1ad3      	subs	r3, r2, r3
 800610c:	2b02      	cmp	r3, #2
 800610e:	d901      	bls.n	8006114 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e25b      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006114:	4b65      	ldr	r3, [pc, #404]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800611c:	2b00      	cmp	r3, #0
 800611e:	d0f0      	beq.n	8006102 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006120:	4b62      	ldr	r3, [pc, #392]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	061b      	lsls	r3, r3, #24
 800612e:	495f      	ldr	r1, [pc, #380]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006130:	4313      	orrs	r3, r2
 8006132:	604b      	str	r3, [r1, #4]
 8006134:	e018      	b.n	8006168 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006136:	4b5d      	ldr	r3, [pc, #372]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a5c      	ldr	r2, [pc, #368]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 800613c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006140:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006142:	f7fd f873 	bl	800322c <HAL_GetTick>
 8006146:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006148:	e008      	b.n	800615c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800614a:	f7fd f86f 	bl	800322c <HAL_GetTick>
 800614e:	4602      	mov	r2, r0
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	1ad3      	subs	r3, r2, r3
 8006154:	2b02      	cmp	r3, #2
 8006156:	d901      	bls.n	800615c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006158:	2303      	movs	r3, #3
 800615a:	e237      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800615c:	4b53      	ldr	r3, [pc, #332]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006164:	2b00      	cmp	r3, #0
 8006166:	d1f0      	bne.n	800614a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 0308 	and.w	r3, r3, #8
 8006170:	2b00      	cmp	r3, #0
 8006172:	d03c      	beq.n	80061ee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d01c      	beq.n	80061b6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800617c:	4b4b      	ldr	r3, [pc, #300]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 800617e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006182:	4a4a      	ldr	r2, [pc, #296]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006184:	f043 0301 	orr.w	r3, r3, #1
 8006188:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800618c:	f7fd f84e 	bl	800322c <HAL_GetTick>
 8006190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006192:	e008      	b.n	80061a6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006194:	f7fd f84a 	bl	800322c <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d901      	bls.n	80061a6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e212      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80061a6:	4b41      	ldr	r3, [pc, #260]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 80061a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061ac:	f003 0302 	and.w	r3, r3, #2
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d0ef      	beq.n	8006194 <HAL_RCC_OscConfig+0x3ec>
 80061b4:	e01b      	b.n	80061ee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061b6:	4b3d      	ldr	r3, [pc, #244]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 80061b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061bc:	4a3b      	ldr	r2, [pc, #236]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 80061be:	f023 0301 	bic.w	r3, r3, #1
 80061c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061c6:	f7fd f831 	bl	800322c <HAL_GetTick>
 80061ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80061cc:	e008      	b.n	80061e0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061ce:	f7fd f82d 	bl	800322c <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d901      	bls.n	80061e0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	e1f5      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80061e0:	4b32      	ldr	r3, [pc, #200]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 80061e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061e6:	f003 0302 	and.w	r3, r3, #2
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1ef      	bne.n	80061ce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 0304 	and.w	r3, r3, #4
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	f000 80a6 	beq.w	8006348 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061fc:	2300      	movs	r3, #0
 80061fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006200:	4b2a      	ldr	r3, [pc, #168]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006204:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10d      	bne.n	8006228 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800620c:	4b27      	ldr	r3, [pc, #156]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 800620e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006210:	4a26      	ldr	r2, [pc, #152]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006212:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006216:	6593      	str	r3, [r2, #88]	@ 0x58
 8006218:	4b24      	ldr	r3, [pc, #144]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 800621a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800621c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006220:	60bb      	str	r3, [r7, #8]
 8006222:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006224:	2301      	movs	r3, #1
 8006226:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006228:	4b21      	ldr	r3, [pc, #132]	@ (80062b0 <HAL_RCC_OscConfig+0x508>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006230:	2b00      	cmp	r3, #0
 8006232:	d118      	bne.n	8006266 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006234:	4b1e      	ldr	r3, [pc, #120]	@ (80062b0 <HAL_RCC_OscConfig+0x508>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a1d      	ldr	r2, [pc, #116]	@ (80062b0 <HAL_RCC_OscConfig+0x508>)
 800623a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800623e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006240:	f7fc fff4 	bl	800322c <HAL_GetTick>
 8006244:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006246:	e008      	b.n	800625a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006248:	f7fc fff0 	bl	800322c <HAL_GetTick>
 800624c:	4602      	mov	r2, r0
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	2b02      	cmp	r3, #2
 8006254:	d901      	bls.n	800625a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e1b8      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800625a:	4b15      	ldr	r3, [pc, #84]	@ (80062b0 <HAL_RCC_OscConfig+0x508>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006262:	2b00      	cmp	r3, #0
 8006264:	d0f0      	beq.n	8006248 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	2b01      	cmp	r3, #1
 800626c:	d108      	bne.n	8006280 <HAL_RCC_OscConfig+0x4d8>
 800626e:	4b0f      	ldr	r3, [pc, #60]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006274:	4a0d      	ldr	r2, [pc, #52]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006276:	f043 0301 	orr.w	r3, r3, #1
 800627a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800627e:	e029      	b.n	80062d4 <HAL_RCC_OscConfig+0x52c>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	2b05      	cmp	r3, #5
 8006286:	d115      	bne.n	80062b4 <HAL_RCC_OscConfig+0x50c>
 8006288:	4b08      	ldr	r3, [pc, #32]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 800628a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800628e:	4a07      	ldr	r2, [pc, #28]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 8006290:	f043 0304 	orr.w	r3, r3, #4
 8006294:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006298:	4b04      	ldr	r3, [pc, #16]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 800629a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800629e:	4a03      	ldr	r2, [pc, #12]	@ (80062ac <HAL_RCC_OscConfig+0x504>)
 80062a0:	f043 0301 	orr.w	r3, r3, #1
 80062a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80062a8:	e014      	b.n	80062d4 <HAL_RCC_OscConfig+0x52c>
 80062aa:	bf00      	nop
 80062ac:	40021000 	.word	0x40021000
 80062b0:	40007000 	.word	0x40007000
 80062b4:	4b9d      	ldr	r3, [pc, #628]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80062b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062ba:	4a9c      	ldr	r2, [pc, #624]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80062bc:	f023 0301 	bic.w	r3, r3, #1
 80062c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80062c4:	4b99      	ldr	r3, [pc, #612]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80062c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062ca:	4a98      	ldr	r2, [pc, #608]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80062cc:	f023 0304 	bic.w	r3, r3, #4
 80062d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d016      	beq.n	800630a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062dc:	f7fc ffa6 	bl	800322c <HAL_GetTick>
 80062e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062e2:	e00a      	b.n	80062fa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062e4:	f7fc ffa2 	bl	800322c <HAL_GetTick>
 80062e8:	4602      	mov	r2, r0
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d901      	bls.n	80062fa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e168      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062fa:	4b8c      	ldr	r3, [pc, #560]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80062fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b00      	cmp	r3, #0
 8006306:	d0ed      	beq.n	80062e4 <HAL_RCC_OscConfig+0x53c>
 8006308:	e015      	b.n	8006336 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800630a:	f7fc ff8f 	bl	800322c <HAL_GetTick>
 800630e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006310:	e00a      	b.n	8006328 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006312:	f7fc ff8b 	bl	800322c <HAL_GetTick>
 8006316:	4602      	mov	r2, r0
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	1ad3      	subs	r3, r2, r3
 800631c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006320:	4293      	cmp	r3, r2
 8006322:	d901      	bls.n	8006328 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006324:	2303      	movs	r3, #3
 8006326:	e151      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006328:	4b80      	ldr	r3, [pc, #512]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 800632a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800632e:	f003 0302 	and.w	r3, r3, #2
 8006332:	2b00      	cmp	r3, #0
 8006334:	d1ed      	bne.n	8006312 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006336:	7ffb      	ldrb	r3, [r7, #31]
 8006338:	2b01      	cmp	r3, #1
 800633a:	d105      	bne.n	8006348 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800633c:	4b7b      	ldr	r3, [pc, #492]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 800633e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006340:	4a7a      	ldr	r2, [pc, #488]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 8006342:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006346:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0320 	and.w	r3, r3, #32
 8006350:	2b00      	cmp	r3, #0
 8006352:	d03c      	beq.n	80063ce <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006358:	2b00      	cmp	r3, #0
 800635a:	d01c      	beq.n	8006396 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800635c:	4b73      	ldr	r3, [pc, #460]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 800635e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006362:	4a72      	ldr	r2, [pc, #456]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 8006364:	f043 0301 	orr.w	r3, r3, #1
 8006368:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800636c:	f7fc ff5e 	bl	800322c <HAL_GetTick>
 8006370:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006372:	e008      	b.n	8006386 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006374:	f7fc ff5a 	bl	800322c <HAL_GetTick>
 8006378:	4602      	mov	r2, r0
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	1ad3      	subs	r3, r2, r3
 800637e:	2b02      	cmp	r3, #2
 8006380:	d901      	bls.n	8006386 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	e122      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006386:	4b69      	ldr	r3, [pc, #420]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 8006388:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800638c:	f003 0302 	and.w	r3, r3, #2
 8006390:	2b00      	cmp	r3, #0
 8006392:	d0ef      	beq.n	8006374 <HAL_RCC_OscConfig+0x5cc>
 8006394:	e01b      	b.n	80063ce <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006396:	4b65      	ldr	r3, [pc, #404]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 8006398:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800639c:	4a63      	ldr	r2, [pc, #396]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 800639e:	f023 0301 	bic.w	r3, r3, #1
 80063a2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063a6:	f7fc ff41 	bl	800322c <HAL_GetTick>
 80063aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80063ac:	e008      	b.n	80063c0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80063ae:	f7fc ff3d 	bl	800322c <HAL_GetTick>
 80063b2:	4602      	mov	r2, r0
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d901      	bls.n	80063c0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e105      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80063c0:	4b5a      	ldr	r3, [pc, #360]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80063c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d1ef      	bne.n	80063ae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f000 80f9 	beq.w	80065ca <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063dc:	2b02      	cmp	r3, #2
 80063de:	f040 80cf 	bne.w	8006580 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80063e2:	4b52      	ldr	r3, [pc, #328]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80063e4:	68db      	ldr	r3, [r3, #12]
 80063e6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	f003 0203 	and.w	r2, r3, #3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d12c      	bne.n	8006450 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006400:	3b01      	subs	r3, #1
 8006402:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006404:	429a      	cmp	r2, r3
 8006406:	d123      	bne.n	8006450 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006412:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006414:	429a      	cmp	r2, r3
 8006416:	d11b      	bne.n	8006450 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006422:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006424:	429a      	cmp	r2, r3
 8006426:	d113      	bne.n	8006450 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006432:	085b      	lsrs	r3, r3, #1
 8006434:	3b01      	subs	r3, #1
 8006436:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006438:	429a      	cmp	r2, r3
 800643a:	d109      	bne.n	8006450 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006446:	085b      	lsrs	r3, r3, #1
 8006448:	3b01      	subs	r3, #1
 800644a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800644c:	429a      	cmp	r2, r3
 800644e:	d071      	beq.n	8006534 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006450:	69bb      	ldr	r3, [r7, #24]
 8006452:	2b0c      	cmp	r3, #12
 8006454:	d068      	beq.n	8006528 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006456:	4b35      	ldr	r3, [pc, #212]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800645e:	2b00      	cmp	r3, #0
 8006460:	d105      	bne.n	800646e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006462:	4b32      	ldr	r3, [pc, #200]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d001      	beq.n	8006472 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e0ac      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006472:	4b2e      	ldr	r3, [pc, #184]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a2d      	ldr	r2, [pc, #180]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 8006478:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800647c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800647e:	f7fc fed5 	bl	800322c <HAL_GetTick>
 8006482:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006484:	e008      	b.n	8006498 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006486:	f7fc fed1 	bl	800322c <HAL_GetTick>
 800648a:	4602      	mov	r2, r0
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	1ad3      	subs	r3, r2, r3
 8006490:	2b02      	cmp	r3, #2
 8006492:	d901      	bls.n	8006498 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8006494:	2303      	movs	r3, #3
 8006496:	e099      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006498:	4b24      	ldr	r3, [pc, #144]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d1f0      	bne.n	8006486 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80064a4:	4b21      	ldr	r3, [pc, #132]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80064a6:	68da      	ldr	r2, [r3, #12]
 80064a8:	4b21      	ldr	r3, [pc, #132]	@ (8006530 <HAL_RCC_OscConfig+0x788>)
 80064aa:	4013      	ands	r3, r2
 80064ac:	687a      	ldr	r2, [r7, #4]
 80064ae:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80064b4:	3a01      	subs	r2, #1
 80064b6:	0112      	lsls	r2, r2, #4
 80064b8:	4311      	orrs	r1, r2
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80064be:	0212      	lsls	r2, r2, #8
 80064c0:	4311      	orrs	r1, r2
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80064c6:	0852      	lsrs	r2, r2, #1
 80064c8:	3a01      	subs	r2, #1
 80064ca:	0552      	lsls	r2, r2, #21
 80064cc:	4311      	orrs	r1, r2
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80064d2:	0852      	lsrs	r2, r2, #1
 80064d4:	3a01      	subs	r2, #1
 80064d6:	0652      	lsls	r2, r2, #25
 80064d8:	4311      	orrs	r1, r2
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80064de:	06d2      	lsls	r2, r2, #27
 80064e0:	430a      	orrs	r2, r1
 80064e2:	4912      	ldr	r1, [pc, #72]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80064e4:	4313      	orrs	r3, r2
 80064e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80064e8:	4b10      	ldr	r3, [pc, #64]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a0f      	ldr	r2, [pc, #60]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80064ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80064f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80064f4:	4b0d      	ldr	r3, [pc, #52]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	4a0c      	ldr	r2, [pc, #48]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 80064fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80064fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006500:	f7fc fe94 	bl	800322c <HAL_GetTick>
 8006504:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006506:	e008      	b.n	800651a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006508:	f7fc fe90 	bl	800322c <HAL_GetTick>
 800650c:	4602      	mov	r2, r0
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	2b02      	cmp	r3, #2
 8006514:	d901      	bls.n	800651a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e058      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800651a:	4b04      	ldr	r3, [pc, #16]	@ (800652c <HAL_RCC_OscConfig+0x784>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006522:	2b00      	cmp	r3, #0
 8006524:	d0f0      	beq.n	8006508 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006526:	e050      	b.n	80065ca <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	e04f      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
 800652c:	40021000 	.word	0x40021000
 8006530:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006534:	4b27      	ldr	r3, [pc, #156]	@ (80065d4 <HAL_RCC_OscConfig+0x82c>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800653c:	2b00      	cmp	r3, #0
 800653e:	d144      	bne.n	80065ca <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006540:	4b24      	ldr	r3, [pc, #144]	@ (80065d4 <HAL_RCC_OscConfig+0x82c>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a23      	ldr	r2, [pc, #140]	@ (80065d4 <HAL_RCC_OscConfig+0x82c>)
 8006546:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800654a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800654c:	4b21      	ldr	r3, [pc, #132]	@ (80065d4 <HAL_RCC_OscConfig+0x82c>)
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	4a20      	ldr	r2, [pc, #128]	@ (80065d4 <HAL_RCC_OscConfig+0x82c>)
 8006552:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006556:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006558:	f7fc fe68 	bl	800322c <HAL_GetTick>
 800655c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800655e:	e008      	b.n	8006572 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006560:	f7fc fe64 	bl	800322c <HAL_GetTick>
 8006564:	4602      	mov	r2, r0
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	1ad3      	subs	r3, r2, r3
 800656a:	2b02      	cmp	r3, #2
 800656c:	d901      	bls.n	8006572 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e02c      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006572:	4b18      	ldr	r3, [pc, #96]	@ (80065d4 <HAL_RCC_OscConfig+0x82c>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d0f0      	beq.n	8006560 <HAL_RCC_OscConfig+0x7b8>
 800657e:	e024      	b.n	80065ca <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	2b0c      	cmp	r3, #12
 8006584:	d01f      	beq.n	80065c6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006586:	4b13      	ldr	r3, [pc, #76]	@ (80065d4 <HAL_RCC_OscConfig+0x82c>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a12      	ldr	r2, [pc, #72]	@ (80065d4 <HAL_RCC_OscConfig+0x82c>)
 800658c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006590:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006592:	f7fc fe4b 	bl	800322c <HAL_GetTick>
 8006596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006598:	e008      	b.n	80065ac <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800659a:	f7fc fe47 	bl	800322c <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	2b02      	cmp	r3, #2
 80065a6:	d901      	bls.n	80065ac <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80065a8:	2303      	movs	r3, #3
 80065aa:	e00f      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065ac:	4b09      	ldr	r3, [pc, #36]	@ (80065d4 <HAL_RCC_OscConfig+0x82c>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1f0      	bne.n	800659a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80065b8:	4b06      	ldr	r3, [pc, #24]	@ (80065d4 <HAL_RCC_OscConfig+0x82c>)
 80065ba:	68da      	ldr	r2, [r3, #12]
 80065bc:	4905      	ldr	r1, [pc, #20]	@ (80065d4 <HAL_RCC_OscConfig+0x82c>)
 80065be:	4b06      	ldr	r3, [pc, #24]	@ (80065d8 <HAL_RCC_OscConfig+0x830>)
 80065c0:	4013      	ands	r3, r2
 80065c2:	60cb      	str	r3, [r1, #12]
 80065c4:	e001      	b.n	80065ca <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e000      	b.n	80065cc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80065ca:	2300      	movs	r3, #0
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3720      	adds	r7, #32
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	40021000 	.word	0x40021000
 80065d8:	feeefffc 	.word	0xfeeefffc

080065dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b086      	sub	sp, #24
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80065e6:	2300      	movs	r3, #0
 80065e8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d101      	bne.n	80065f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e11d      	b.n	8006830 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80065f4:	4b90      	ldr	r3, [pc, #576]	@ (8006838 <HAL_RCC_ClockConfig+0x25c>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 030f 	and.w	r3, r3, #15
 80065fc:	683a      	ldr	r2, [r7, #0]
 80065fe:	429a      	cmp	r2, r3
 8006600:	d910      	bls.n	8006624 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006602:	4b8d      	ldr	r3, [pc, #564]	@ (8006838 <HAL_RCC_ClockConfig+0x25c>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f023 020f 	bic.w	r2, r3, #15
 800660a:	498b      	ldr	r1, [pc, #556]	@ (8006838 <HAL_RCC_ClockConfig+0x25c>)
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	4313      	orrs	r3, r2
 8006610:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006612:	4b89      	ldr	r3, [pc, #548]	@ (8006838 <HAL_RCC_ClockConfig+0x25c>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 030f 	and.w	r3, r3, #15
 800661a:	683a      	ldr	r2, [r7, #0]
 800661c:	429a      	cmp	r2, r3
 800661e:	d001      	beq.n	8006624 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	e105      	b.n	8006830 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f003 0302 	and.w	r3, r3, #2
 800662c:	2b00      	cmp	r3, #0
 800662e:	d010      	beq.n	8006652 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	689a      	ldr	r2, [r3, #8]
 8006634:	4b81      	ldr	r3, [pc, #516]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800663c:	429a      	cmp	r2, r3
 800663e:	d908      	bls.n	8006652 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006640:	4b7e      	ldr	r3, [pc, #504]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	497b      	ldr	r1, [pc, #492]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 800664e:	4313      	orrs	r3, r2
 8006650:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 0301 	and.w	r3, r3, #1
 800665a:	2b00      	cmp	r3, #0
 800665c:	d079      	beq.n	8006752 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	2b03      	cmp	r3, #3
 8006664:	d11e      	bne.n	80066a4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006666:	4b75      	ldr	r3, [pc, #468]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d101      	bne.n	8006676 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e0dc      	b.n	8006830 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8006676:	f000 fa09 	bl	8006a8c <RCC_GetSysClockFreqFromPLLSource>
 800667a:	4603      	mov	r3, r0
 800667c:	4a70      	ldr	r2, [pc, #448]	@ (8006840 <HAL_RCC_ClockConfig+0x264>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d946      	bls.n	8006710 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006682:	4b6e      	ldr	r3, [pc, #440]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d140      	bne.n	8006710 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800668e:	4b6b      	ldr	r3, [pc, #428]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006696:	4a69      	ldr	r2, [pc, #420]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800669c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800669e:	2380      	movs	r3, #128	@ 0x80
 80066a0:	617b      	str	r3, [r7, #20]
 80066a2:	e035      	b.n	8006710 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d107      	bne.n	80066bc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80066ac:	4b63      	ldr	r3, [pc, #396]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d115      	bne.n	80066e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e0b9      	b.n	8006830 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d107      	bne.n	80066d4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066c4:	4b5d      	ldr	r3, [pc, #372]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d109      	bne.n	80066e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e0ad      	b.n	8006830 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066d4:	4b59      	ldr	r3, [pc, #356]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d101      	bne.n	80066e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e0a5      	b.n	8006830 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80066e4:	f000 f8b4 	bl	8006850 <HAL_RCC_GetSysClockFreq>
 80066e8:	4603      	mov	r3, r0
 80066ea:	4a55      	ldr	r2, [pc, #340]	@ (8006840 <HAL_RCC_ClockConfig+0x264>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d90f      	bls.n	8006710 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80066f0:	4b52      	ldr	r3, [pc, #328]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d109      	bne.n	8006710 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80066fc:	4b4f      	ldr	r3, [pc, #316]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006704:	4a4d      	ldr	r2, [pc, #308]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006706:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800670a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800670c:	2380      	movs	r3, #128	@ 0x80
 800670e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006710:	4b4a      	ldr	r3, [pc, #296]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	f023 0203 	bic.w	r2, r3, #3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	4947      	ldr	r1, [pc, #284]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 800671e:	4313      	orrs	r3, r2
 8006720:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006722:	f7fc fd83 	bl	800322c <HAL_GetTick>
 8006726:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006728:	e00a      	b.n	8006740 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800672a:	f7fc fd7f 	bl	800322c <HAL_GetTick>
 800672e:	4602      	mov	r2, r0
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	1ad3      	subs	r3, r2, r3
 8006734:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006738:	4293      	cmp	r3, r2
 800673a:	d901      	bls.n	8006740 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e077      	b.n	8006830 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006740:	4b3e      	ldr	r3, [pc, #248]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f003 020c 	and.w	r2, r3, #12
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	429a      	cmp	r2, r3
 8006750:	d1eb      	bne.n	800672a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	2b80      	cmp	r3, #128	@ 0x80
 8006756:	d105      	bne.n	8006764 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006758:	4b38      	ldr	r3, [pc, #224]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	4a37      	ldr	r2, [pc, #220]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 800675e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006762:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f003 0302 	and.w	r3, r3, #2
 800676c:	2b00      	cmp	r3, #0
 800676e:	d010      	beq.n	8006792 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	4b31      	ldr	r3, [pc, #196]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800677c:	429a      	cmp	r2, r3
 800677e:	d208      	bcs.n	8006792 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006780:	4b2e      	ldr	r3, [pc, #184]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	492b      	ldr	r1, [pc, #172]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 800678e:	4313      	orrs	r3, r2
 8006790:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006792:	4b29      	ldr	r3, [pc, #164]	@ (8006838 <HAL_RCC_ClockConfig+0x25c>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 030f 	and.w	r3, r3, #15
 800679a:	683a      	ldr	r2, [r7, #0]
 800679c:	429a      	cmp	r2, r3
 800679e:	d210      	bcs.n	80067c2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067a0:	4b25      	ldr	r3, [pc, #148]	@ (8006838 <HAL_RCC_ClockConfig+0x25c>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f023 020f 	bic.w	r2, r3, #15
 80067a8:	4923      	ldr	r1, [pc, #140]	@ (8006838 <HAL_RCC_ClockConfig+0x25c>)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	4313      	orrs	r3, r2
 80067ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067b0:	4b21      	ldr	r3, [pc, #132]	@ (8006838 <HAL_RCC_ClockConfig+0x25c>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 030f 	and.w	r3, r3, #15
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d001      	beq.n	80067c2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e036      	b.n	8006830 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0304 	and.w	r3, r3, #4
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d008      	beq.n	80067e0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067ce:	4b1b      	ldr	r3, [pc, #108]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	4918      	ldr	r1, [pc, #96]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 80067dc:	4313      	orrs	r3, r2
 80067de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f003 0308 	and.w	r3, r3, #8
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d009      	beq.n	8006800 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80067ec:	4b13      	ldr	r3, [pc, #76]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	00db      	lsls	r3, r3, #3
 80067fa:	4910      	ldr	r1, [pc, #64]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 80067fc:	4313      	orrs	r3, r2
 80067fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006800:	f000 f826 	bl	8006850 <HAL_RCC_GetSysClockFreq>
 8006804:	4602      	mov	r2, r0
 8006806:	4b0d      	ldr	r3, [pc, #52]	@ (800683c <HAL_RCC_ClockConfig+0x260>)
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	091b      	lsrs	r3, r3, #4
 800680c:	f003 030f 	and.w	r3, r3, #15
 8006810:	490c      	ldr	r1, [pc, #48]	@ (8006844 <HAL_RCC_ClockConfig+0x268>)
 8006812:	5ccb      	ldrb	r3, [r1, r3]
 8006814:	f003 031f 	and.w	r3, r3, #31
 8006818:	fa22 f303 	lsr.w	r3, r2, r3
 800681c:	4a0a      	ldr	r2, [pc, #40]	@ (8006848 <HAL_RCC_ClockConfig+0x26c>)
 800681e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006820:	4b0a      	ldr	r3, [pc, #40]	@ (800684c <HAL_RCC_ClockConfig+0x270>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4618      	mov	r0, r3
 8006826:	f7fc fcb1 	bl	800318c <HAL_InitTick>
 800682a:	4603      	mov	r3, r0
 800682c:	73fb      	strb	r3, [r7, #15]

  return status;
 800682e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006830:	4618      	mov	r0, r3
 8006832:	3718      	adds	r7, #24
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}
 8006838:	40022000 	.word	0x40022000
 800683c:	40021000 	.word	0x40021000
 8006840:	04c4b400 	.word	0x04c4b400
 8006844:	0800c7e8 	.word	0x0800c7e8
 8006848:	20000030 	.word	0x20000030
 800684c:	20000044 	.word	0x20000044

08006850 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006850:	b480      	push	{r7}
 8006852:	b089      	sub	sp, #36	@ 0x24
 8006854:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006856:	2300      	movs	r3, #0
 8006858:	61fb      	str	r3, [r7, #28]
 800685a:	2300      	movs	r3, #0
 800685c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800685e:	4b3e      	ldr	r3, [pc, #248]	@ (8006958 <HAL_RCC_GetSysClockFreq+0x108>)
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	f003 030c 	and.w	r3, r3, #12
 8006866:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006868:	4b3b      	ldr	r3, [pc, #236]	@ (8006958 <HAL_RCC_GetSysClockFreq+0x108>)
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	f003 0303 	and.w	r3, r3, #3
 8006870:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d005      	beq.n	8006884 <HAL_RCC_GetSysClockFreq+0x34>
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	2b0c      	cmp	r3, #12
 800687c:	d121      	bne.n	80068c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d11e      	bne.n	80068c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006884:	4b34      	ldr	r3, [pc, #208]	@ (8006958 <HAL_RCC_GetSysClockFreq+0x108>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f003 0308 	and.w	r3, r3, #8
 800688c:	2b00      	cmp	r3, #0
 800688e:	d107      	bne.n	80068a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006890:	4b31      	ldr	r3, [pc, #196]	@ (8006958 <HAL_RCC_GetSysClockFreq+0x108>)
 8006892:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006896:	0a1b      	lsrs	r3, r3, #8
 8006898:	f003 030f 	and.w	r3, r3, #15
 800689c:	61fb      	str	r3, [r7, #28]
 800689e:	e005      	b.n	80068ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80068a0:	4b2d      	ldr	r3, [pc, #180]	@ (8006958 <HAL_RCC_GetSysClockFreq+0x108>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	091b      	lsrs	r3, r3, #4
 80068a6:	f003 030f 	and.w	r3, r3, #15
 80068aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80068ac:	4a2b      	ldr	r2, [pc, #172]	@ (800695c <HAL_RCC_GetSysClockFreq+0x10c>)
 80068ae:	69fb      	ldr	r3, [r7, #28]
 80068b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10d      	bne.n	80068d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80068c0:	e00a      	b.n	80068d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	2b04      	cmp	r3, #4
 80068c6:	d102      	bne.n	80068ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80068c8:	4b25      	ldr	r3, [pc, #148]	@ (8006960 <HAL_RCC_GetSysClockFreq+0x110>)
 80068ca:	61bb      	str	r3, [r7, #24]
 80068cc:	e004      	b.n	80068d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	2b08      	cmp	r3, #8
 80068d2:	d101      	bne.n	80068d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80068d4:	4b23      	ldr	r3, [pc, #140]	@ (8006964 <HAL_RCC_GetSysClockFreq+0x114>)
 80068d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	2b0c      	cmp	r3, #12
 80068dc:	d134      	bne.n	8006948 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80068de:	4b1e      	ldr	r3, [pc, #120]	@ (8006958 <HAL_RCC_GetSysClockFreq+0x108>)
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	f003 0303 	and.w	r3, r3, #3
 80068e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d003      	beq.n	80068f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	2b03      	cmp	r3, #3
 80068f2:	d003      	beq.n	80068fc <HAL_RCC_GetSysClockFreq+0xac>
 80068f4:	e005      	b.n	8006902 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80068f6:	4b1a      	ldr	r3, [pc, #104]	@ (8006960 <HAL_RCC_GetSysClockFreq+0x110>)
 80068f8:	617b      	str	r3, [r7, #20]
      break;
 80068fa:	e005      	b.n	8006908 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80068fc:	4b19      	ldr	r3, [pc, #100]	@ (8006964 <HAL_RCC_GetSysClockFreq+0x114>)
 80068fe:	617b      	str	r3, [r7, #20]
      break;
 8006900:	e002      	b.n	8006908 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	617b      	str	r3, [r7, #20]
      break;
 8006906:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006908:	4b13      	ldr	r3, [pc, #76]	@ (8006958 <HAL_RCC_GetSysClockFreq+0x108>)
 800690a:	68db      	ldr	r3, [r3, #12]
 800690c:	091b      	lsrs	r3, r3, #4
 800690e:	f003 030f 	and.w	r3, r3, #15
 8006912:	3301      	adds	r3, #1
 8006914:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006916:	4b10      	ldr	r3, [pc, #64]	@ (8006958 <HAL_RCC_GetSysClockFreq+0x108>)
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	0a1b      	lsrs	r3, r3, #8
 800691c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006920:	697a      	ldr	r2, [r7, #20]
 8006922:	fb03 f202 	mul.w	r2, r3, r2
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	fbb2 f3f3 	udiv	r3, r2, r3
 800692c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800692e:	4b0a      	ldr	r3, [pc, #40]	@ (8006958 <HAL_RCC_GetSysClockFreq+0x108>)
 8006930:	68db      	ldr	r3, [r3, #12]
 8006932:	0e5b      	lsrs	r3, r3, #25
 8006934:	f003 0303 	and.w	r3, r3, #3
 8006938:	3301      	adds	r3, #1
 800693a:	005b      	lsls	r3, r3, #1
 800693c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	fbb2 f3f3 	udiv	r3, r2, r3
 8006946:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006948:	69bb      	ldr	r3, [r7, #24]
}
 800694a:	4618      	mov	r0, r3
 800694c:	3724      	adds	r7, #36	@ 0x24
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop
 8006958:	40021000 	.word	0x40021000
 800695c:	0800c800 	.word	0x0800c800
 8006960:	00f42400 	.word	0x00f42400
 8006964:	007a1200 	.word	0x007a1200

08006968 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006968:	b480      	push	{r7}
 800696a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800696c:	4b03      	ldr	r3, [pc, #12]	@ (800697c <HAL_RCC_GetHCLKFreq+0x14>)
 800696e:	681b      	ldr	r3, [r3, #0]
}
 8006970:	4618      	mov	r0, r3
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	20000030 	.word	0x20000030

08006980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006984:	f7ff fff0 	bl	8006968 <HAL_RCC_GetHCLKFreq>
 8006988:	4602      	mov	r2, r0
 800698a:	4b06      	ldr	r3, [pc, #24]	@ (80069a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	0a1b      	lsrs	r3, r3, #8
 8006990:	f003 0307 	and.w	r3, r3, #7
 8006994:	4904      	ldr	r1, [pc, #16]	@ (80069a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006996:	5ccb      	ldrb	r3, [r1, r3]
 8006998:	f003 031f 	and.w	r3, r3, #31
 800699c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	40021000 	.word	0x40021000
 80069a8:	0800c7f8 	.word	0x0800c7f8

080069ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80069b0:	f7ff ffda 	bl	8006968 <HAL_RCC_GetHCLKFreq>
 80069b4:	4602      	mov	r2, r0
 80069b6:	4b06      	ldr	r3, [pc, #24]	@ (80069d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	0adb      	lsrs	r3, r3, #11
 80069bc:	f003 0307 	and.w	r3, r3, #7
 80069c0:	4904      	ldr	r1, [pc, #16]	@ (80069d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80069c2:	5ccb      	ldrb	r3, [r1, r3]
 80069c4:	f003 031f 	and.w	r3, r3, #31
 80069c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	40021000 	.word	0x40021000
 80069d4:	0800c7f8 	.word	0x0800c7f8

080069d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b086      	sub	sp, #24
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80069e0:	2300      	movs	r3, #0
 80069e2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80069e4:	4b27      	ldr	r3, [pc, #156]	@ (8006a84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80069e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d003      	beq.n	80069f8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80069f0:	f7ff f916 	bl	8005c20 <HAL_PWREx_GetVoltageRange>
 80069f4:	6178      	str	r0, [r7, #20]
 80069f6:	e014      	b.n	8006a22 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80069f8:	4b22      	ldr	r3, [pc, #136]	@ (8006a84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80069fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069fc:	4a21      	ldr	r2, [pc, #132]	@ (8006a84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80069fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a02:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a04:	4b1f      	ldr	r3, [pc, #124]	@ (8006a84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a0c:	60fb      	str	r3, [r7, #12]
 8006a0e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006a10:	f7ff f906 	bl	8005c20 <HAL_PWREx_GetVoltageRange>
 8006a14:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006a16:	4b1b      	ldr	r3, [pc, #108]	@ (8006a84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a1a:	4a1a      	ldr	r2, [pc, #104]	@ (8006a84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006a1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a20:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a28:	d10b      	bne.n	8006a42 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2b80      	cmp	r3, #128	@ 0x80
 8006a2e:	d913      	bls.n	8006a58 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2ba0      	cmp	r3, #160	@ 0xa0
 8006a34:	d902      	bls.n	8006a3c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006a36:	2302      	movs	r3, #2
 8006a38:	613b      	str	r3, [r7, #16]
 8006a3a:	e00d      	b.n	8006a58 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	613b      	str	r3, [r7, #16]
 8006a40:	e00a      	b.n	8006a58 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a46:	d902      	bls.n	8006a4e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006a48:	2302      	movs	r3, #2
 8006a4a:	613b      	str	r3, [r7, #16]
 8006a4c:	e004      	b.n	8006a58 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2b70      	cmp	r3, #112	@ 0x70
 8006a52:	d101      	bne.n	8006a58 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006a54:	2301      	movs	r3, #1
 8006a56:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006a58:	4b0b      	ldr	r3, [pc, #44]	@ (8006a88 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f023 020f 	bic.w	r2, r3, #15
 8006a60:	4909      	ldr	r1, [pc, #36]	@ (8006a88 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	4313      	orrs	r3, r2
 8006a66:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006a68:	4b07      	ldr	r3, [pc, #28]	@ (8006a88 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f003 030f 	and.w	r3, r3, #15
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d001      	beq.n	8006a7a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	e000      	b.n	8006a7c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8006a7a:	2300      	movs	r3, #0
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3718      	adds	r7, #24
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	40021000 	.word	0x40021000
 8006a88:	40022000 	.word	0x40022000

08006a8c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b087      	sub	sp, #28
 8006a90:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006a92:	4b2d      	ldr	r3, [pc, #180]	@ (8006b48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	f003 0303 	and.w	r3, r3, #3
 8006a9a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2b03      	cmp	r3, #3
 8006aa0:	d00b      	beq.n	8006aba <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2b03      	cmp	r3, #3
 8006aa6:	d825      	bhi.n	8006af4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d008      	beq.n	8006ac0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2b02      	cmp	r3, #2
 8006ab2:	d11f      	bne.n	8006af4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006ab4:	4b25      	ldr	r3, [pc, #148]	@ (8006b4c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006ab6:	613b      	str	r3, [r7, #16]
    break;
 8006ab8:	e01f      	b.n	8006afa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006aba:	4b25      	ldr	r3, [pc, #148]	@ (8006b50 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006abc:	613b      	str	r3, [r7, #16]
    break;
 8006abe:	e01c      	b.n	8006afa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006ac0:	4b21      	ldr	r3, [pc, #132]	@ (8006b48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f003 0308 	and.w	r3, r3, #8
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d107      	bne.n	8006adc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006acc:	4b1e      	ldr	r3, [pc, #120]	@ (8006b48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006ace:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ad2:	0a1b      	lsrs	r3, r3, #8
 8006ad4:	f003 030f 	and.w	r3, r3, #15
 8006ad8:	617b      	str	r3, [r7, #20]
 8006ada:	e005      	b.n	8006ae8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006adc:	4b1a      	ldr	r3, [pc, #104]	@ (8006b48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	091b      	lsrs	r3, r3, #4
 8006ae2:	f003 030f 	and.w	r3, r3, #15
 8006ae6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006ae8:	4a1a      	ldr	r2, [pc, #104]	@ (8006b54 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006af0:	613b      	str	r3, [r7, #16]
    break;
 8006af2:	e002      	b.n	8006afa <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006af4:	2300      	movs	r3, #0
 8006af6:	613b      	str	r3, [r7, #16]
    break;
 8006af8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006afa:	4b13      	ldr	r3, [pc, #76]	@ (8006b48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006afc:	68db      	ldr	r3, [r3, #12]
 8006afe:	091b      	lsrs	r3, r3, #4
 8006b00:	f003 030f 	and.w	r3, r3, #15
 8006b04:	3301      	adds	r3, #1
 8006b06:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006b08:	4b0f      	ldr	r3, [pc, #60]	@ (8006b48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	0a1b      	lsrs	r3, r3, #8
 8006b0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b12:	693a      	ldr	r2, [r7, #16]
 8006b14:	fb03 f202 	mul.w	r2, r3, r2
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b1e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006b20:	4b09      	ldr	r3, [pc, #36]	@ (8006b48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	0e5b      	lsrs	r3, r3, #25
 8006b26:	f003 0303 	and.w	r3, r3, #3
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	005b      	lsls	r3, r3, #1
 8006b2e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006b30:	693a      	ldr	r2, [r7, #16]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b38:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006b3a:	683b      	ldr	r3, [r7, #0]
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	371c      	adds	r7, #28
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr
 8006b48:	40021000 	.word	0x40021000
 8006b4c:	00f42400 	.word	0x00f42400
 8006b50:	007a1200 	.word	0x007a1200
 8006b54:	0800c800 	.word	0x0800c800

08006b58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b086      	sub	sp, #24
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006b60:	2300      	movs	r3, #0
 8006b62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006b64:	2300      	movs	r3, #0
 8006b66:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d040      	beq.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b78:	2b80      	cmp	r3, #128	@ 0x80
 8006b7a:	d02a      	beq.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006b7c:	2b80      	cmp	r3, #128	@ 0x80
 8006b7e:	d825      	bhi.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006b80:	2b60      	cmp	r3, #96	@ 0x60
 8006b82:	d026      	beq.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006b84:	2b60      	cmp	r3, #96	@ 0x60
 8006b86:	d821      	bhi.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006b88:	2b40      	cmp	r3, #64	@ 0x40
 8006b8a:	d006      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006b8c:	2b40      	cmp	r3, #64	@ 0x40
 8006b8e:	d81d      	bhi.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d009      	beq.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006b94:	2b20      	cmp	r3, #32
 8006b96:	d010      	beq.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006b98:	e018      	b.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006b9a:	4b89      	ldr	r3, [pc, #548]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	4a88      	ldr	r2, [pc, #544]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ba4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006ba6:	e015      	b.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	3304      	adds	r3, #4
 8006bac:	2100      	movs	r1, #0
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f000 fb02 	bl	80071b8 <RCCEx_PLLSAI1_Config>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006bb8:	e00c      	b.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	3320      	adds	r3, #32
 8006bbe:	2100      	movs	r1, #0
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f000 fbed 	bl	80073a0 <RCCEx_PLLSAI2_Config>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006bca:	e003      	b.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	74fb      	strb	r3, [r7, #19]
      break;
 8006bd0:	e000      	b.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006bd2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006bd4:	7cfb      	ldrb	r3, [r7, #19]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d10b      	bne.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006bda:	4b79      	ldr	r3, [pc, #484]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bdc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006be0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006be8:	4975      	ldr	r1, [pc, #468]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bea:	4313      	orrs	r3, r2
 8006bec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006bf0:	e001      	b.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bf2:	7cfb      	ldrb	r3, [r7, #19]
 8006bf4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d047      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c0a:	d030      	beq.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006c0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c10:	d82a      	bhi.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006c12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c16:	d02a      	beq.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006c18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c1c:	d824      	bhi.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006c1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c22:	d008      	beq.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006c24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c28:	d81e      	bhi.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00a      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006c2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c32:	d010      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006c34:	e018      	b.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006c36:	4b62      	ldr	r3, [pc, #392]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	4a61      	ldr	r2, [pc, #388]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c40:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006c42:	e015      	b.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	3304      	adds	r3, #4
 8006c48:	2100      	movs	r1, #0
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f000 fab4 	bl	80071b8 <RCCEx_PLLSAI1_Config>
 8006c50:	4603      	mov	r3, r0
 8006c52:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006c54:	e00c      	b.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	3320      	adds	r3, #32
 8006c5a:	2100      	movs	r1, #0
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	f000 fb9f 	bl	80073a0 <RCCEx_PLLSAI2_Config>
 8006c62:	4603      	mov	r3, r0
 8006c64:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006c66:	e003      	b.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	74fb      	strb	r3, [r7, #19]
      break;
 8006c6c:	e000      	b.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006c6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c70:	7cfb      	ldrb	r3, [r7, #19]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d10b      	bne.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006c76:	4b52      	ldr	r3, [pc, #328]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c78:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c84:	494e      	ldr	r1, [pc, #312]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006c8c:	e001      	b.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c8e:	7cfb      	ldrb	r3, [r7, #19]
 8006c90:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f000 809f 	beq.w	8006dde <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006ca4:	4b46      	ldr	r3, [pc, #280]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ca8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d101      	bne.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e000      	b.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00d      	beq.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cba:	4b41      	ldr	r3, [pc, #260]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cbe:	4a40      	ldr	r2, [pc, #256]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006cc6:	4b3e      	ldr	r3, [pc, #248]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cce:	60bb      	str	r3, [r7, #8]
 8006cd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006cd6:	4b3b      	ldr	r3, [pc, #236]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a3a      	ldr	r2, [pc, #232]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006cdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ce0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ce2:	f7fc faa3 	bl	800322c <HAL_GetTick>
 8006ce6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006ce8:	e009      	b.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006cea:	f7fc fa9f 	bl	800322c <HAL_GetTick>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	1ad3      	subs	r3, r2, r3
 8006cf4:	2b02      	cmp	r3, #2
 8006cf6:	d902      	bls.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006cf8:	2303      	movs	r3, #3
 8006cfa:	74fb      	strb	r3, [r7, #19]
        break;
 8006cfc:	e005      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006cfe:	4b31      	ldr	r3, [pc, #196]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d0ef      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006d0a:	7cfb      	ldrb	r3, [r7, #19]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d15b      	bne.n	8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006d10:	4b2b      	ldr	r3, [pc, #172]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d1a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d01f      	beq.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d28:	697a      	ldr	r2, [r7, #20]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d019      	beq.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006d2e:	4b24      	ldr	r3, [pc, #144]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d38:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006d3a:	4b21      	ldr	r3, [pc, #132]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d40:	4a1f      	ldr	r2, [pc, #124]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006d4a:	4b1d      	ldr	r3, [pc, #116]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d50:	4a1b      	ldr	r2, [pc, #108]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006d5a:	4a19      	ldr	r2, [pc, #100]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	f003 0301 	and.w	r3, r3, #1
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d016      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d6c:	f7fc fa5e 	bl	800322c <HAL_GetTick>
 8006d70:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d72:	e00b      	b.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d74:	f7fc fa5a 	bl	800322c <HAL_GetTick>
 8006d78:	4602      	mov	r2, r0
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	1ad3      	subs	r3, r2, r3
 8006d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d902      	bls.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006d86:	2303      	movs	r3, #3
 8006d88:	74fb      	strb	r3, [r7, #19]
            break;
 8006d8a:	e006      	b.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d92:	f003 0302 	and.w	r3, r3, #2
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d0ec      	beq.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006d9a:	7cfb      	ldrb	r3, [r7, #19]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d10c      	bne.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006da0:	4b07      	ldr	r3, [pc, #28]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006da6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006db0:	4903      	ldr	r1, [pc, #12]	@ (8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006db2:	4313      	orrs	r3, r2
 8006db4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006db8:	e008      	b.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006dba:	7cfb      	ldrb	r3, [r7, #19]
 8006dbc:	74bb      	strb	r3, [r7, #18]
 8006dbe:	e005      	b.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006dc0:	40021000 	.word	0x40021000
 8006dc4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dc8:	7cfb      	ldrb	r3, [r7, #19]
 8006dca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006dcc:	7c7b      	ldrb	r3, [r7, #17]
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d105      	bne.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006dd2:	4ba0      	ldr	r3, [pc, #640]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dd6:	4a9f      	ldr	r2, [pc, #636]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ddc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 0301 	and.w	r3, r3, #1
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d00a      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006dea:	4b9a      	ldr	r3, [pc, #616]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006df0:	f023 0203 	bic.w	r2, r3, #3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006df8:	4996      	ldr	r1, [pc, #600]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 0302 	and.w	r3, r3, #2
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d00a      	beq.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006e0c:	4b91      	ldr	r3, [pc, #580]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e12:	f023 020c 	bic.w	r2, r3, #12
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e1a:	498e      	ldr	r1, [pc, #568]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 0304 	and.w	r3, r3, #4
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d00a      	beq.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006e2e:	4b89      	ldr	r3, [pc, #548]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e34:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e3c:	4985      	ldr	r1, [pc, #532]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f003 0308 	and.w	r3, r3, #8
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00a      	beq.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006e50:	4b80      	ldr	r3, [pc, #512]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e56:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e5e:	497d      	ldr	r1, [pc, #500]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e60:	4313      	orrs	r3, r2
 8006e62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f003 0310 	and.w	r3, r3, #16
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00a      	beq.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006e72:	4b78      	ldr	r3, [pc, #480]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e80:	4974      	ldr	r1, [pc, #464]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e82:	4313      	orrs	r3, r2
 8006e84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 0320 	and.w	r3, r3, #32
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00a      	beq.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006e94:	4b6f      	ldr	r3, [pc, #444]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e9a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ea2:	496c      	ldr	r1, [pc, #432]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d00a      	beq.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006eb6:	4b67      	ldr	r3, [pc, #412]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ebc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ec4:	4963      	ldr	r1, [pc, #396]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00a      	beq.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006ed8:	4b5e      	ldr	r3, [pc, #376]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ede:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ee6:	495b      	ldr	r1, [pc, #364]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00a      	beq.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006efa:	4b56      	ldr	r3, [pc, #344]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f00:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f08:	4952      	ldr	r1, [pc, #328]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d00a      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006f1c:	4b4d      	ldr	r3, [pc, #308]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f22:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f2a:	494a      	ldr	r1, [pc, #296]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00a      	beq.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f3e:	4b45      	ldr	r3, [pc, #276]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f4c:	4941      	ldr	r1, [pc, #260]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d00a      	beq.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006f60:	4b3c      	ldr	r3, [pc, #240]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f66:	f023 0203 	bic.w	r2, r3, #3
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f6e:	4939      	ldr	r1, [pc, #228]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f70:	4313      	orrs	r3, r2
 8006f72:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d028      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006f82:	4b34      	ldr	r3, [pc, #208]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f88:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f90:	4930      	ldr	r1, [pc, #192]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f92:	4313      	orrs	r3, r2
 8006f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fa0:	d106      	bne.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fa2:	4b2c      	ldr	r3, [pc, #176]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	4a2b      	ldr	r2, [pc, #172]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fa8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006fac:	60d3      	str	r3, [r2, #12]
 8006fae:	e011      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006fb8:	d10c      	bne.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	3304      	adds	r3, #4
 8006fbe:	2101      	movs	r1, #1
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f000 f8f9 	bl	80071b8 <RCCEx_PLLSAI1_Config>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006fca:	7cfb      	ldrb	r3, [r7, #19]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d001      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006fd0:	7cfb      	ldrb	r3, [r7, #19]
 8006fd2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d04d      	beq.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006fe4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006fe8:	d108      	bne.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006fea:	4b1a      	ldr	r3, [pc, #104]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ff0:	4a18      	ldr	r2, [pc, #96]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ff2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006ff6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006ffa:	e012      	b.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006ffc:	4b15      	ldr	r3, [pc, #84]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ffe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007002:	4a14      	ldr	r2, [pc, #80]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007004:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007008:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800700c:	4b11      	ldr	r3, [pc, #68]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800700e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007012:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800701a:	490e      	ldr	r1, [pc, #56]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800701c:	4313      	orrs	r3, r2
 800701e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007026:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800702a:	d106      	bne.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800702c:	4b09      	ldr	r3, [pc, #36]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	4a08      	ldr	r2, [pc, #32]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007032:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007036:	60d3      	str	r3, [r2, #12]
 8007038:	e020      	b.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800703e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007042:	d109      	bne.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007044:	4b03      	ldr	r3, [pc, #12]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	4a02      	ldr	r2, [pc, #8]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800704a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800704e:	60d3      	str	r3, [r2, #12]
 8007050:	e014      	b.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007052:	bf00      	nop
 8007054:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800705c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007060:	d10c      	bne.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	3304      	adds	r3, #4
 8007066:	2101      	movs	r1, #1
 8007068:	4618      	mov	r0, r3
 800706a:	f000 f8a5 	bl	80071b8 <RCCEx_PLLSAI1_Config>
 800706e:	4603      	mov	r3, r0
 8007070:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007072:	7cfb      	ldrb	r3, [r7, #19]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d001      	beq.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8007078:	7cfb      	ldrb	r3, [r7, #19]
 800707a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007084:	2b00      	cmp	r3, #0
 8007086:	d028      	beq.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007088:	4b4a      	ldr	r3, [pc, #296]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800708a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800708e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007096:	4947      	ldr	r1, [pc, #284]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007098:	4313      	orrs	r3, r2
 800709a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070a6:	d106      	bne.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80070a8:	4b42      	ldr	r3, [pc, #264]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	4a41      	ldr	r2, [pc, #260]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070b2:	60d3      	str	r3, [r2, #12]
 80070b4:	e011      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80070be:	d10c      	bne.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	3304      	adds	r3, #4
 80070c4:	2101      	movs	r1, #1
 80070c6:	4618      	mov	r0, r3
 80070c8:	f000 f876 	bl	80071b8 <RCCEx_PLLSAI1_Config>
 80070cc:	4603      	mov	r3, r0
 80070ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80070d0:	7cfb      	ldrb	r3, [r7, #19]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d001      	beq.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80070d6:	7cfb      	ldrb	r3, [r7, #19]
 80070d8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d01e      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80070e6:	4b33      	ldr	r3, [pc, #204]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070ec:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070f6:	492f      	ldr	r1, [pc, #188]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070f8:	4313      	orrs	r3, r2
 80070fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007104:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007108:	d10c      	bne.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	3304      	adds	r3, #4
 800710e:	2102      	movs	r1, #2
 8007110:	4618      	mov	r0, r3
 8007112:	f000 f851 	bl	80071b8 <RCCEx_PLLSAI1_Config>
 8007116:	4603      	mov	r3, r0
 8007118:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800711a:	7cfb      	ldrb	r3, [r7, #19]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d001      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007120:	7cfb      	ldrb	r3, [r7, #19]
 8007122:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800712c:	2b00      	cmp	r3, #0
 800712e:	d00b      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007130:	4b20      	ldr	r3, [pc, #128]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007132:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007136:	f023 0204 	bic.w	r2, r3, #4
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007140:	491c      	ldr	r1, [pc, #112]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007142:	4313      	orrs	r3, r2
 8007144:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007150:	2b00      	cmp	r3, #0
 8007152:	d00b      	beq.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007154:	4b17      	ldr	r3, [pc, #92]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007156:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800715a:	f023 0218 	bic.w	r2, r3, #24
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007164:	4913      	ldr	r1, [pc, #76]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007166:	4313      	orrs	r3, r2
 8007168:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007174:	2b00      	cmp	r3, #0
 8007176:	d017      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007178:	4b0e      	ldr	r3, [pc, #56]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800717a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800717e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007188:	490a      	ldr	r1, [pc, #40]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800718a:	4313      	orrs	r3, r2
 800718c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007196:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800719a:	d105      	bne.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800719c:	4b05      	ldr	r3, [pc, #20]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	4a04      	ldr	r2, [pc, #16]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80071a6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80071a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3718      	adds	r7, #24
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	40021000 	.word	0x40021000

080071b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b084      	sub	sp, #16
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80071c2:	2300      	movs	r3, #0
 80071c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80071c6:	4b72      	ldr	r3, [pc, #456]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	f003 0303 	and.w	r3, r3, #3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d00e      	beq.n	80071f0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80071d2:	4b6f      	ldr	r3, [pc, #444]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	f003 0203 	and.w	r2, r3, #3
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	429a      	cmp	r2, r3
 80071e0:	d103      	bne.n	80071ea <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
       ||
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d142      	bne.n	8007270 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	73fb      	strb	r3, [r7, #15]
 80071ee:	e03f      	b.n	8007270 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2b03      	cmp	r3, #3
 80071f6:	d018      	beq.n	800722a <RCCEx_PLLSAI1_Config+0x72>
 80071f8:	2b03      	cmp	r3, #3
 80071fa:	d825      	bhi.n	8007248 <RCCEx_PLLSAI1_Config+0x90>
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d002      	beq.n	8007206 <RCCEx_PLLSAI1_Config+0x4e>
 8007200:	2b02      	cmp	r3, #2
 8007202:	d009      	beq.n	8007218 <RCCEx_PLLSAI1_Config+0x60>
 8007204:	e020      	b.n	8007248 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007206:	4b62      	ldr	r3, [pc, #392]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f003 0302 	and.w	r3, r3, #2
 800720e:	2b00      	cmp	r3, #0
 8007210:	d11d      	bne.n	800724e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007216:	e01a      	b.n	800724e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007218:	4b5d      	ldr	r3, [pc, #372]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007220:	2b00      	cmp	r3, #0
 8007222:	d116      	bne.n	8007252 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007228:	e013      	b.n	8007252 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800722a:	4b59      	ldr	r3, [pc, #356]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007232:	2b00      	cmp	r3, #0
 8007234:	d10f      	bne.n	8007256 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007236:	4b56      	ldr	r3, [pc, #344]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800723e:	2b00      	cmp	r3, #0
 8007240:	d109      	bne.n	8007256 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007246:	e006      	b.n	8007256 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	73fb      	strb	r3, [r7, #15]
      break;
 800724c:	e004      	b.n	8007258 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800724e:	bf00      	nop
 8007250:	e002      	b.n	8007258 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007252:	bf00      	nop
 8007254:	e000      	b.n	8007258 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007256:	bf00      	nop
    }

    if(status == HAL_OK)
 8007258:	7bfb      	ldrb	r3, [r7, #15]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d108      	bne.n	8007270 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800725e:	4b4c      	ldr	r3, [pc, #304]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	f023 0203 	bic.w	r2, r3, #3
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4949      	ldr	r1, [pc, #292]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 800726c:	4313      	orrs	r3, r2
 800726e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007270:	7bfb      	ldrb	r3, [r7, #15]
 8007272:	2b00      	cmp	r3, #0
 8007274:	f040 8086 	bne.w	8007384 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007278:	4b45      	ldr	r3, [pc, #276]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a44      	ldr	r2, [pc, #272]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 800727e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007282:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007284:	f7fb ffd2 	bl	800322c <HAL_GetTick>
 8007288:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800728a:	e009      	b.n	80072a0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800728c:	f7fb ffce 	bl	800322c <HAL_GetTick>
 8007290:	4602      	mov	r2, r0
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	2b02      	cmp	r3, #2
 8007298:	d902      	bls.n	80072a0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800729a:	2303      	movs	r3, #3
 800729c:	73fb      	strb	r3, [r7, #15]
        break;
 800729e:	e005      	b.n	80072ac <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80072a0:	4b3b      	ldr	r3, [pc, #236]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d1ef      	bne.n	800728c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80072ac:	7bfb      	ldrb	r3, [r7, #15]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d168      	bne.n	8007384 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d113      	bne.n	80072e0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80072b8:	4b35      	ldr	r3, [pc, #212]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 80072ba:	691a      	ldr	r2, [r3, #16]
 80072bc:	4b35      	ldr	r3, [pc, #212]	@ (8007394 <RCCEx_PLLSAI1_Config+0x1dc>)
 80072be:	4013      	ands	r3, r2
 80072c0:	687a      	ldr	r2, [r7, #4]
 80072c2:	6892      	ldr	r2, [r2, #8]
 80072c4:	0211      	lsls	r1, r2, #8
 80072c6:	687a      	ldr	r2, [r7, #4]
 80072c8:	68d2      	ldr	r2, [r2, #12]
 80072ca:	06d2      	lsls	r2, r2, #27
 80072cc:	4311      	orrs	r1, r2
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	6852      	ldr	r2, [r2, #4]
 80072d2:	3a01      	subs	r2, #1
 80072d4:	0112      	lsls	r2, r2, #4
 80072d6:	430a      	orrs	r2, r1
 80072d8:	492d      	ldr	r1, [pc, #180]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	610b      	str	r3, [r1, #16]
 80072de:	e02d      	b.n	800733c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d115      	bne.n	8007312 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80072e6:	4b2a      	ldr	r3, [pc, #168]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 80072e8:	691a      	ldr	r2, [r3, #16]
 80072ea:	4b2b      	ldr	r3, [pc, #172]	@ (8007398 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072ec:	4013      	ands	r3, r2
 80072ee:	687a      	ldr	r2, [r7, #4]
 80072f0:	6892      	ldr	r2, [r2, #8]
 80072f2:	0211      	lsls	r1, r2, #8
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	6912      	ldr	r2, [r2, #16]
 80072f8:	0852      	lsrs	r2, r2, #1
 80072fa:	3a01      	subs	r2, #1
 80072fc:	0552      	lsls	r2, r2, #21
 80072fe:	4311      	orrs	r1, r2
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	6852      	ldr	r2, [r2, #4]
 8007304:	3a01      	subs	r2, #1
 8007306:	0112      	lsls	r2, r2, #4
 8007308:	430a      	orrs	r2, r1
 800730a:	4921      	ldr	r1, [pc, #132]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 800730c:	4313      	orrs	r3, r2
 800730e:	610b      	str	r3, [r1, #16]
 8007310:	e014      	b.n	800733c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007312:	4b1f      	ldr	r3, [pc, #124]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007314:	691a      	ldr	r2, [r3, #16]
 8007316:	4b21      	ldr	r3, [pc, #132]	@ (800739c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007318:	4013      	ands	r3, r2
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	6892      	ldr	r2, [r2, #8]
 800731e:	0211      	lsls	r1, r2, #8
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	6952      	ldr	r2, [r2, #20]
 8007324:	0852      	lsrs	r2, r2, #1
 8007326:	3a01      	subs	r2, #1
 8007328:	0652      	lsls	r2, r2, #25
 800732a:	4311      	orrs	r1, r2
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	6852      	ldr	r2, [r2, #4]
 8007330:	3a01      	subs	r2, #1
 8007332:	0112      	lsls	r2, r2, #4
 8007334:	430a      	orrs	r2, r1
 8007336:	4916      	ldr	r1, [pc, #88]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007338:	4313      	orrs	r3, r2
 800733a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800733c:	4b14      	ldr	r3, [pc, #80]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a13      	ldr	r2, [pc, #76]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007342:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007346:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007348:	f7fb ff70 	bl	800322c <HAL_GetTick>
 800734c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800734e:	e009      	b.n	8007364 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007350:	f7fb ff6c 	bl	800322c <HAL_GetTick>
 8007354:	4602      	mov	r2, r0
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	2b02      	cmp	r3, #2
 800735c:	d902      	bls.n	8007364 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	73fb      	strb	r3, [r7, #15]
          break;
 8007362:	e005      	b.n	8007370 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007364:	4b0a      	ldr	r3, [pc, #40]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800736c:	2b00      	cmp	r3, #0
 800736e:	d0ef      	beq.n	8007350 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007370:	7bfb      	ldrb	r3, [r7, #15]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d106      	bne.n	8007384 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007376:	4b06      	ldr	r3, [pc, #24]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007378:	691a      	ldr	r2, [r3, #16]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	4904      	ldr	r1, [pc, #16]	@ (8007390 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007380:	4313      	orrs	r3, r2
 8007382:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007384:	7bfb      	ldrb	r3, [r7, #15]
}
 8007386:	4618      	mov	r0, r3
 8007388:	3710      	adds	r7, #16
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	40021000 	.word	0x40021000
 8007394:	07ff800f 	.word	0x07ff800f
 8007398:	ff9f800f 	.word	0xff9f800f
 800739c:	f9ff800f 	.word	0xf9ff800f

080073a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b084      	sub	sp, #16
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80073aa:	2300      	movs	r3, #0
 80073ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80073ae:	4b72      	ldr	r3, [pc, #456]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073b0:	68db      	ldr	r3, [r3, #12]
 80073b2:	f003 0303 	and.w	r3, r3, #3
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d00e      	beq.n	80073d8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80073ba:	4b6f      	ldr	r3, [pc, #444]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	f003 0203 	and.w	r2, r3, #3
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d103      	bne.n	80073d2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
       ||
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d142      	bne.n	8007458 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	73fb      	strb	r3, [r7, #15]
 80073d6:	e03f      	b.n	8007458 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2b03      	cmp	r3, #3
 80073de:	d018      	beq.n	8007412 <RCCEx_PLLSAI2_Config+0x72>
 80073e0:	2b03      	cmp	r3, #3
 80073e2:	d825      	bhi.n	8007430 <RCCEx_PLLSAI2_Config+0x90>
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d002      	beq.n	80073ee <RCCEx_PLLSAI2_Config+0x4e>
 80073e8:	2b02      	cmp	r3, #2
 80073ea:	d009      	beq.n	8007400 <RCCEx_PLLSAI2_Config+0x60>
 80073ec:	e020      	b.n	8007430 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80073ee:	4b62      	ldr	r3, [pc, #392]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f003 0302 	and.w	r3, r3, #2
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d11d      	bne.n	8007436 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073fe:	e01a      	b.n	8007436 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007400:	4b5d      	ldr	r3, [pc, #372]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007408:	2b00      	cmp	r3, #0
 800740a:	d116      	bne.n	800743a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007410:	e013      	b.n	800743a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007412:	4b59      	ldr	r3, [pc, #356]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800741a:	2b00      	cmp	r3, #0
 800741c:	d10f      	bne.n	800743e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800741e:	4b56      	ldr	r3, [pc, #344]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007426:	2b00      	cmp	r3, #0
 8007428:	d109      	bne.n	800743e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800742e:	e006      	b.n	800743e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	73fb      	strb	r3, [r7, #15]
      break;
 8007434:	e004      	b.n	8007440 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007436:	bf00      	nop
 8007438:	e002      	b.n	8007440 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800743a:	bf00      	nop
 800743c:	e000      	b.n	8007440 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800743e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007440:	7bfb      	ldrb	r3, [r7, #15]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d108      	bne.n	8007458 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007446:	4b4c      	ldr	r3, [pc, #304]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	f023 0203 	bic.w	r2, r3, #3
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4949      	ldr	r1, [pc, #292]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007454:	4313      	orrs	r3, r2
 8007456:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007458:	7bfb      	ldrb	r3, [r7, #15]
 800745a:	2b00      	cmp	r3, #0
 800745c:	f040 8086 	bne.w	800756c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007460:	4b45      	ldr	r3, [pc, #276]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a44      	ldr	r2, [pc, #272]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007466:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800746a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800746c:	f7fb fede 	bl	800322c <HAL_GetTick>
 8007470:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007472:	e009      	b.n	8007488 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007474:	f7fb feda 	bl	800322c <HAL_GetTick>
 8007478:	4602      	mov	r2, r0
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	1ad3      	subs	r3, r2, r3
 800747e:	2b02      	cmp	r3, #2
 8007480:	d902      	bls.n	8007488 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007482:	2303      	movs	r3, #3
 8007484:	73fb      	strb	r3, [r7, #15]
        break;
 8007486:	e005      	b.n	8007494 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007488:	4b3b      	ldr	r3, [pc, #236]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007490:	2b00      	cmp	r3, #0
 8007492:	d1ef      	bne.n	8007474 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007494:	7bfb      	ldrb	r3, [r7, #15]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d168      	bne.n	800756c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d113      	bne.n	80074c8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80074a0:	4b35      	ldr	r3, [pc, #212]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 80074a2:	695a      	ldr	r2, [r3, #20]
 80074a4:	4b35      	ldr	r3, [pc, #212]	@ (800757c <RCCEx_PLLSAI2_Config+0x1dc>)
 80074a6:	4013      	ands	r3, r2
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	6892      	ldr	r2, [r2, #8]
 80074ac:	0211      	lsls	r1, r2, #8
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	68d2      	ldr	r2, [r2, #12]
 80074b2:	06d2      	lsls	r2, r2, #27
 80074b4:	4311      	orrs	r1, r2
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	6852      	ldr	r2, [r2, #4]
 80074ba:	3a01      	subs	r2, #1
 80074bc:	0112      	lsls	r2, r2, #4
 80074be:	430a      	orrs	r2, r1
 80074c0:	492d      	ldr	r1, [pc, #180]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 80074c2:	4313      	orrs	r3, r2
 80074c4:	614b      	str	r3, [r1, #20]
 80074c6:	e02d      	b.n	8007524 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d115      	bne.n	80074fa <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80074ce:	4b2a      	ldr	r3, [pc, #168]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 80074d0:	695a      	ldr	r2, [r3, #20]
 80074d2:	4b2b      	ldr	r3, [pc, #172]	@ (8007580 <RCCEx_PLLSAI2_Config+0x1e0>)
 80074d4:	4013      	ands	r3, r2
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	6892      	ldr	r2, [r2, #8]
 80074da:	0211      	lsls	r1, r2, #8
 80074dc:	687a      	ldr	r2, [r7, #4]
 80074de:	6912      	ldr	r2, [r2, #16]
 80074e0:	0852      	lsrs	r2, r2, #1
 80074e2:	3a01      	subs	r2, #1
 80074e4:	0552      	lsls	r2, r2, #21
 80074e6:	4311      	orrs	r1, r2
 80074e8:	687a      	ldr	r2, [r7, #4]
 80074ea:	6852      	ldr	r2, [r2, #4]
 80074ec:	3a01      	subs	r2, #1
 80074ee:	0112      	lsls	r2, r2, #4
 80074f0:	430a      	orrs	r2, r1
 80074f2:	4921      	ldr	r1, [pc, #132]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 80074f4:	4313      	orrs	r3, r2
 80074f6:	614b      	str	r3, [r1, #20]
 80074f8:	e014      	b.n	8007524 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80074fa:	4b1f      	ldr	r3, [pc, #124]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 80074fc:	695a      	ldr	r2, [r3, #20]
 80074fe:	4b21      	ldr	r3, [pc, #132]	@ (8007584 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007500:	4013      	ands	r3, r2
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	6892      	ldr	r2, [r2, #8]
 8007506:	0211      	lsls	r1, r2, #8
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	6952      	ldr	r2, [r2, #20]
 800750c:	0852      	lsrs	r2, r2, #1
 800750e:	3a01      	subs	r2, #1
 8007510:	0652      	lsls	r2, r2, #25
 8007512:	4311      	orrs	r1, r2
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	6852      	ldr	r2, [r2, #4]
 8007518:	3a01      	subs	r2, #1
 800751a:	0112      	lsls	r2, r2, #4
 800751c:	430a      	orrs	r2, r1
 800751e:	4916      	ldr	r1, [pc, #88]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007520:	4313      	orrs	r3, r2
 8007522:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007524:	4b14      	ldr	r3, [pc, #80]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a13      	ldr	r2, [pc, #76]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 800752a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800752e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007530:	f7fb fe7c 	bl	800322c <HAL_GetTick>
 8007534:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007536:	e009      	b.n	800754c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007538:	f7fb fe78 	bl	800322c <HAL_GetTick>
 800753c:	4602      	mov	r2, r0
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	1ad3      	subs	r3, r2, r3
 8007542:	2b02      	cmp	r3, #2
 8007544:	d902      	bls.n	800754c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	73fb      	strb	r3, [r7, #15]
          break;
 800754a:	e005      	b.n	8007558 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800754c:	4b0a      	ldr	r3, [pc, #40]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007554:	2b00      	cmp	r3, #0
 8007556:	d0ef      	beq.n	8007538 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007558:	7bfb      	ldrb	r3, [r7, #15]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d106      	bne.n	800756c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800755e:	4b06      	ldr	r3, [pc, #24]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007560:	695a      	ldr	r2, [r3, #20]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	699b      	ldr	r3, [r3, #24]
 8007566:	4904      	ldr	r1, [pc, #16]	@ (8007578 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007568:	4313      	orrs	r3, r2
 800756a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800756c:	7bfb      	ldrb	r3, [r7, #15]
}
 800756e:	4618      	mov	r0, r3
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	40021000 	.word	0x40021000
 800757c:	07ff800f 	.word	0x07ff800f
 8007580:	ff9f800f 	.word	0xff9f800f
 8007584:	f9ff800f 	.word	0xf9ff800f

08007588 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d101      	bne.n	800759a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	e095      	b.n	80076c6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d108      	bne.n	80075b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075aa:	d009      	beq.n	80075c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	61da      	str	r2, [r3, #28]
 80075b2:	e005      	b.n	80075c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d106      	bne.n	80075e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2200      	movs	r2, #0
 80075d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f7fa feac 	bl	8002338 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2202      	movs	r2, #2
 80075e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80075f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	68db      	ldr	r3, [r3, #12]
 80075fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007600:	d902      	bls.n	8007608 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007602:	2300      	movs	r3, #0
 8007604:	60fb      	str	r3, [r7, #12]
 8007606:	e002      	b.n	800760e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007608:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800760c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007616:	d007      	beq.n	8007628 <HAL_SPI_Init+0xa0>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007620:	d002      	beq.n	8007628 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007638:	431a      	orrs	r2, r3
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	691b      	ldr	r3, [r3, #16]
 800763e:	f003 0302 	and.w	r3, r3, #2
 8007642:	431a      	orrs	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	695b      	ldr	r3, [r3, #20]
 8007648:	f003 0301 	and.w	r3, r3, #1
 800764c:	431a      	orrs	r2, r3
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	699b      	ldr	r3, [r3, #24]
 8007652:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007656:	431a      	orrs	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	69db      	ldr	r3, [r3, #28]
 800765c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007660:	431a      	orrs	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a1b      	ldr	r3, [r3, #32]
 8007666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800766a:	ea42 0103 	orr.w	r1, r2, r3
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007672:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	430a      	orrs	r2, r1
 800767c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	699b      	ldr	r3, [r3, #24]
 8007682:	0c1b      	lsrs	r3, r3, #16
 8007684:	f003 0204 	and.w	r2, r3, #4
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800768c:	f003 0310 	and.w	r3, r3, #16
 8007690:	431a      	orrs	r2, r3
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007696:	f003 0308 	and.w	r3, r3, #8
 800769a:	431a      	orrs	r2, r3
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80076a4:	ea42 0103 	orr.w	r1, r2, r3
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3710      	adds	r7, #16
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}

080076ce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076ce:	b580      	push	{r7, lr}
 80076d0:	b088      	sub	sp, #32
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	60f8      	str	r0, [r7, #12]
 80076d6:	60b9      	str	r1, [r7, #8]
 80076d8:	603b      	str	r3, [r7, #0]
 80076da:	4613      	mov	r3, r2
 80076dc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80076de:	f7fb fda5 	bl	800322c <HAL_GetTick>
 80076e2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80076e4:	88fb      	ldrh	r3, [r7, #6]
 80076e6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80076ee:	b2db      	uxtb	r3, r3
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d001      	beq.n	80076f8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80076f4:	2302      	movs	r3, #2
 80076f6:	e15c      	b.n	80079b2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d002      	beq.n	8007704 <HAL_SPI_Transmit+0x36>
 80076fe:	88fb      	ldrh	r3, [r7, #6]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	e154      	b.n	80079b2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800770e:	2b01      	cmp	r3, #1
 8007710:	d101      	bne.n	8007716 <HAL_SPI_Transmit+0x48>
 8007712:	2302      	movs	r3, #2
 8007714:	e14d      	b.n	80079b2 <HAL_SPI_Transmit+0x2e4>
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2201      	movs	r2, #1
 800771a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2203      	movs	r2, #3
 8007722:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2200      	movs	r2, #0
 800772a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	68ba      	ldr	r2, [r7, #8]
 8007730:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	88fa      	ldrh	r2, [r7, #6]
 8007736:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	88fa      	ldrh	r2, [r7, #6]
 800773c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2200      	movs	r2, #0
 8007742:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2200      	movs	r2, #0
 8007748:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2200      	movs	r2, #0
 8007750:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2200      	movs	r2, #0
 800775e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007768:	d10f      	bne.n	800778a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007778:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007788:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007794:	2b40      	cmp	r3, #64	@ 0x40
 8007796:	d007      	beq.n	80077a8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80077a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80077b0:	d952      	bls.n	8007858 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d002      	beq.n	80077c0 <HAL_SPI_Transmit+0xf2>
 80077ba:	8b7b      	ldrh	r3, [r7, #26]
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d145      	bne.n	800784c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077c4:	881a      	ldrh	r2, [r3, #0]
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077d0:	1c9a      	adds	r2, r3, #2
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077da:	b29b      	uxth	r3, r3
 80077dc:	3b01      	subs	r3, #1
 80077de:	b29a      	uxth	r2, r3
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80077e4:	e032      	b.n	800784c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f003 0302 	and.w	r3, r3, #2
 80077f0:	2b02      	cmp	r3, #2
 80077f2:	d112      	bne.n	800781a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077f8:	881a      	ldrh	r2, [r3, #0]
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007804:	1c9a      	adds	r2, r3, #2
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800780e:	b29b      	uxth	r3, r3
 8007810:	3b01      	subs	r3, #1
 8007812:	b29a      	uxth	r2, r3
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007818:	e018      	b.n	800784c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800781a:	f7fb fd07 	bl	800322c <HAL_GetTick>
 800781e:	4602      	mov	r2, r0
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	683a      	ldr	r2, [r7, #0]
 8007826:	429a      	cmp	r2, r3
 8007828:	d803      	bhi.n	8007832 <HAL_SPI_Transmit+0x164>
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007830:	d102      	bne.n	8007838 <HAL_SPI_Transmit+0x16a>
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d109      	bne.n	800784c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2201      	movs	r2, #1
 800783c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007848:	2303      	movs	r3, #3
 800784a:	e0b2      	b.n	80079b2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007850:	b29b      	uxth	r3, r3
 8007852:	2b00      	cmp	r3, #0
 8007854:	d1c7      	bne.n	80077e6 <HAL_SPI_Transmit+0x118>
 8007856:	e083      	b.n	8007960 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d002      	beq.n	8007866 <HAL_SPI_Transmit+0x198>
 8007860:	8b7b      	ldrh	r3, [r7, #26]
 8007862:	2b01      	cmp	r3, #1
 8007864:	d177      	bne.n	8007956 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800786a:	b29b      	uxth	r3, r3
 800786c:	2b01      	cmp	r3, #1
 800786e:	d912      	bls.n	8007896 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007874:	881a      	ldrh	r2, [r3, #0]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007880:	1c9a      	adds	r2, r3, #2
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800788a:	b29b      	uxth	r3, r3
 800788c:	3b02      	subs	r3, #2
 800788e:	b29a      	uxth	r2, r3
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007894:	e05f      	b.n	8007956 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	330c      	adds	r3, #12
 80078a0:	7812      	ldrb	r2, [r2, #0]
 80078a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a8:	1c5a      	adds	r2, r3, #1
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	3b01      	subs	r3, #1
 80078b6:	b29a      	uxth	r2, r3
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80078bc:	e04b      	b.n	8007956 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	f003 0302 	and.w	r3, r3, #2
 80078c8:	2b02      	cmp	r3, #2
 80078ca:	d12b      	bne.n	8007924 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d912      	bls.n	80078fc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078da:	881a      	ldrh	r2, [r3, #0]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078e6:	1c9a      	adds	r2, r3, #2
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	3b02      	subs	r3, #2
 80078f4:	b29a      	uxth	r2, r3
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80078fa:	e02c      	b.n	8007956 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	330c      	adds	r3, #12
 8007906:	7812      	ldrb	r2, [r2, #0]
 8007908:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800790e:	1c5a      	adds	r2, r3, #1
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007918:	b29b      	uxth	r3, r3
 800791a:	3b01      	subs	r3, #1
 800791c:	b29a      	uxth	r2, r3
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007922:	e018      	b.n	8007956 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007924:	f7fb fc82 	bl	800322c <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	683a      	ldr	r2, [r7, #0]
 8007930:	429a      	cmp	r2, r3
 8007932:	d803      	bhi.n	800793c <HAL_SPI_Transmit+0x26e>
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800793a:	d102      	bne.n	8007942 <HAL_SPI_Transmit+0x274>
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d109      	bne.n	8007956 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2201      	movs	r2, #1
 8007946:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2200      	movs	r2, #0
 800794e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007952:	2303      	movs	r3, #3
 8007954:	e02d      	b.n	80079b2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800795a:	b29b      	uxth	r3, r3
 800795c:	2b00      	cmp	r3, #0
 800795e:	d1ae      	bne.n	80078be <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007960:	69fa      	ldr	r2, [r7, #28]
 8007962:	6839      	ldr	r1, [r7, #0]
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f000 fcf5 	bl	8008354 <SPI_EndRxTxTransaction>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d002      	beq.n	8007976 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2220      	movs	r2, #32
 8007974:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d10a      	bne.n	8007994 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800797e:	2300      	movs	r3, #0
 8007980:	617b      	str	r3, [r7, #20]
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	68db      	ldr	r3, [r3, #12]
 8007988:	617b      	str	r3, [r7, #20]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	617b      	str	r3, [r7, #20]
 8007992:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2201      	movs	r2, #1
 8007998:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2200      	movs	r2, #0
 80079a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d001      	beq.n	80079b0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e000      	b.n	80079b2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80079b0:	2300      	movs	r3, #0
  }
}
 80079b2:	4618      	mov	r0, r3
 80079b4:	3720      	adds	r7, #32
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}

080079ba <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079ba:	b580      	push	{r7, lr}
 80079bc:	b088      	sub	sp, #32
 80079be:	af02      	add	r7, sp, #8
 80079c0:	60f8      	str	r0, [r7, #12]
 80079c2:	60b9      	str	r1, [r7, #8]
 80079c4:	603b      	str	r3, [r7, #0]
 80079c6:	4613      	mov	r3, r2
 80079c8:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d001      	beq.n	80079da <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80079d6:	2302      	movs	r3, #2
 80079d8:	e123      	b.n	8007c22 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80079e2:	d112      	bne.n	8007a0a <HAL_SPI_Receive+0x50>
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10e      	bne.n	8007a0a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2204      	movs	r2, #4
 80079f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80079f4:	88fa      	ldrh	r2, [r7, #6]
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	9300      	str	r3, [sp, #0]
 80079fa:	4613      	mov	r3, r2
 80079fc:	68ba      	ldr	r2, [r7, #8]
 80079fe:	68b9      	ldr	r1, [r7, #8]
 8007a00:	68f8      	ldr	r0, [r7, #12]
 8007a02:	f000 f912 	bl	8007c2a <HAL_SPI_TransmitReceive>
 8007a06:	4603      	mov	r3, r0
 8007a08:	e10b      	b.n	8007c22 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a0a:	f7fb fc0f 	bl	800322c <HAL_GetTick>
 8007a0e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d002      	beq.n	8007a1c <HAL_SPI_Receive+0x62>
 8007a16:	88fb      	ldrh	r3, [r7, #6]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d101      	bne.n	8007a20 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e100      	b.n	8007c22 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007a26:	2b01      	cmp	r3, #1
 8007a28:	d101      	bne.n	8007a2e <HAL_SPI_Receive+0x74>
 8007a2a:	2302      	movs	r3, #2
 8007a2c:	e0f9      	b.n	8007c22 <HAL_SPI_Receive+0x268>
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2201      	movs	r2, #1
 8007a32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2204      	movs	r2, #4
 8007a3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2200      	movs	r2, #0
 8007a42:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	68ba      	ldr	r2, [r7, #8]
 8007a48:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	88fa      	ldrh	r2, [r7, #6]
 8007a4e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	88fa      	ldrh	r2, [r7, #6]
 8007a56:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2200      	movs	r2, #0
 8007a64:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2200      	movs	r2, #0
 8007a76:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	68db      	ldr	r3, [r3, #12]
 8007a7c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007a80:	d908      	bls.n	8007a94 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	685a      	ldr	r2, [r3, #4]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007a90:	605a      	str	r2, [r3, #4]
 8007a92:	e007      	b.n	8007aa4 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	685a      	ldr	r2, [r3, #4]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007aa2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007aac:	d10f      	bne.n	8007ace <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007abc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007acc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ad8:	2b40      	cmp	r3, #64	@ 0x40
 8007ada:	d007      	beq.n	8007aec <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007aea:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007af4:	d875      	bhi.n	8007be2 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007af6:	e037      	b.n	8007b68 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	f003 0301 	and.w	r3, r3, #1
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d117      	bne.n	8007b36 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f103 020c 	add.w	r2, r3, #12
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b12:	7812      	ldrb	r2, [r2, #0]
 8007b14:	b2d2      	uxtb	r2, r2
 8007b16:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b1c:	1c5a      	adds	r2, r3, #1
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	b29a      	uxth	r2, r3
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007b34:	e018      	b.n	8007b68 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b36:	f7fb fb79 	bl	800322c <HAL_GetTick>
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	1ad3      	subs	r3, r2, r3
 8007b40:	683a      	ldr	r2, [r7, #0]
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d803      	bhi.n	8007b4e <HAL_SPI_Receive+0x194>
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b4c:	d102      	bne.n	8007b54 <HAL_SPI_Receive+0x19a>
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d109      	bne.n	8007b68 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e05c      	b.n	8007c22 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d1c1      	bne.n	8007af8 <HAL_SPI_Receive+0x13e>
 8007b74:	e03b      	b.n	8007bee <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	f003 0301 	and.w	r3, r3, #1
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	d115      	bne.n	8007bb0 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68da      	ldr	r2, [r3, #12]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b8e:	b292      	uxth	r2, r2
 8007b90:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b96:	1c9a      	adds	r2, r3, #2
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	3b01      	subs	r3, #1
 8007ba6:	b29a      	uxth	r2, r3
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007bae:	e018      	b.n	8007be2 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007bb0:	f7fb fb3c 	bl	800322c <HAL_GetTick>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	1ad3      	subs	r3, r2, r3
 8007bba:	683a      	ldr	r2, [r7, #0]
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d803      	bhi.n	8007bc8 <HAL_SPI_Receive+0x20e>
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bc6:	d102      	bne.n	8007bce <HAL_SPI_Receive+0x214>
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d109      	bne.n	8007be2 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007bde:	2303      	movs	r3, #3
 8007be0:	e01f      	b.n	8007c22 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d1c3      	bne.n	8007b76 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007bee:	697a      	ldr	r2, [r7, #20]
 8007bf0:	6839      	ldr	r1, [r7, #0]
 8007bf2:	68f8      	ldr	r0, [r7, #12]
 8007bf4:	f000 fb56 	bl	80082a4 <SPI_EndRxTransaction>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d002      	beq.n	8007c04 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2220      	movs	r2, #32
 8007c02:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2201      	movs	r2, #1
 8007c08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e000      	b.n	8007c22 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8007c20:	2300      	movs	r3, #0
  }
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3718      	adds	r7, #24
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}

08007c2a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007c2a:	b580      	push	{r7, lr}
 8007c2c:	b08a      	sub	sp, #40	@ 0x28
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	60f8      	str	r0, [r7, #12]
 8007c32:	60b9      	str	r1, [r7, #8]
 8007c34:	607a      	str	r2, [r7, #4]
 8007c36:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007c38:	2301      	movs	r3, #1
 8007c3a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c3c:	f7fb faf6 	bl	800322c <HAL_GetTick>
 8007c40:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c48:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007c50:	887b      	ldrh	r3, [r7, #2]
 8007c52:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007c54:	887b      	ldrh	r3, [r7, #2]
 8007c56:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c58:	7ffb      	ldrb	r3, [r7, #31]
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d00c      	beq.n	8007c78 <HAL_SPI_TransmitReceive+0x4e>
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c64:	d106      	bne.n	8007c74 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d102      	bne.n	8007c74 <HAL_SPI_TransmitReceive+0x4a>
 8007c6e:	7ffb      	ldrb	r3, [r7, #31]
 8007c70:	2b04      	cmp	r3, #4
 8007c72:	d001      	beq.n	8007c78 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007c74:	2302      	movs	r3, #2
 8007c76:	e1f3      	b.n	8008060 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d005      	beq.n	8007c8a <HAL_SPI_TransmitReceive+0x60>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d002      	beq.n	8007c8a <HAL_SPI_TransmitReceive+0x60>
 8007c84:	887b      	ldrh	r3, [r7, #2]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d101      	bne.n	8007c8e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e1e8      	b.n	8008060 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d101      	bne.n	8007c9c <HAL_SPI_TransmitReceive+0x72>
 8007c98:	2302      	movs	r3, #2
 8007c9a:	e1e1      	b.n	8008060 <HAL_SPI_TransmitReceive+0x436>
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	2b04      	cmp	r3, #4
 8007cae:	d003      	beq.n	8007cb8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2205      	movs	r2, #5
 8007cb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	887a      	ldrh	r2, [r7, #2]
 8007cc8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	887a      	ldrh	r2, [r7, #2]
 8007cd0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	68ba      	ldr	r2, [r7, #8]
 8007cd8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	887a      	ldrh	r2, [r7, #2]
 8007cde:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	887a      	ldrh	r2, [r7, #2]
 8007ce4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	68db      	ldr	r3, [r3, #12]
 8007cf6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007cfa:	d802      	bhi.n	8007d02 <HAL_SPI_TransmitReceive+0xd8>
 8007cfc:	8abb      	ldrh	r3, [r7, #20]
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	d908      	bls.n	8007d14 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	685a      	ldr	r2, [r3, #4]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007d10:	605a      	str	r2, [r3, #4]
 8007d12:	e007      	b.n	8007d24 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	685a      	ldr	r2, [r3, #4]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007d22:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d2e:	2b40      	cmp	r3, #64	@ 0x40
 8007d30:	d007      	beq.n	8007d42 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681a      	ldr	r2, [r3, #0]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007d4a:	f240 8083 	bls.w	8007e54 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d002      	beq.n	8007d5c <HAL_SPI_TransmitReceive+0x132>
 8007d56:	8afb      	ldrh	r3, [r7, #22]
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	d16f      	bne.n	8007e3c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d60:	881a      	ldrh	r2, [r3, #0]
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d6c:	1c9a      	adds	r2, r3, #2
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	3b01      	subs	r3, #1
 8007d7a:	b29a      	uxth	r2, r3
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d80:	e05c      	b.n	8007e3c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	689b      	ldr	r3, [r3, #8]
 8007d88:	f003 0302 	and.w	r3, r3, #2
 8007d8c:	2b02      	cmp	r3, #2
 8007d8e:	d11b      	bne.n	8007dc8 <HAL_SPI_TransmitReceive+0x19e>
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d016      	beq.n	8007dc8 <HAL_SPI_TransmitReceive+0x19e>
 8007d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d113      	bne.n	8007dc8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da4:	881a      	ldrh	r2, [r3, #0]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db0:	1c9a      	adds	r2, r3, #2
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	3b01      	subs	r3, #1
 8007dbe:	b29a      	uxth	r2, r3
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	f003 0301 	and.w	r3, r3, #1
 8007dd2:	2b01      	cmp	r3, #1
 8007dd4:	d11c      	bne.n	8007e10 <HAL_SPI_TransmitReceive+0x1e6>
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d016      	beq.n	8007e10 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	68da      	ldr	r2, [r3, #12]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dec:	b292      	uxth	r2, r2
 8007dee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df4:	1c9a      	adds	r2, r3, #2
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	3b01      	subs	r3, #1
 8007e04:	b29a      	uxth	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007e10:	f7fb fa0c 	bl	800322c <HAL_GetTick>
 8007e14:	4602      	mov	r2, r0
 8007e16:	6a3b      	ldr	r3, [r7, #32]
 8007e18:	1ad3      	subs	r3, r2, r3
 8007e1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d80d      	bhi.n	8007e3c <HAL_SPI_TransmitReceive+0x212>
 8007e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e26:	d009      	beq.n	8007e3c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2200      	movs	r2, #0
 8007e34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007e38:	2303      	movs	r3, #3
 8007e3a:	e111      	b.n	8008060 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d19d      	bne.n	8007d82 <HAL_SPI_TransmitReceive+0x158>
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e4c:	b29b      	uxth	r3, r3
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d197      	bne.n	8007d82 <HAL_SPI_TransmitReceive+0x158>
 8007e52:	e0e5      	b.n	8008020 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d003      	beq.n	8007e64 <HAL_SPI_TransmitReceive+0x23a>
 8007e5c:	8afb      	ldrh	r3, [r7, #22]
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	f040 80d1 	bne.w	8008006 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d912      	bls.n	8007e94 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e72:	881a      	ldrh	r2, [r3, #0]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e7e:	1c9a      	adds	r2, r3, #2
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	3b02      	subs	r3, #2
 8007e8c:	b29a      	uxth	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007e92:	e0b8      	b.n	8008006 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	330c      	adds	r3, #12
 8007e9e:	7812      	ldrb	r2, [r2, #0]
 8007ea0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea6:	1c5a      	adds	r2, r3, #1
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	3b01      	subs	r3, #1
 8007eb4:	b29a      	uxth	r2, r3
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007eba:	e0a4      	b.n	8008006 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	f003 0302 	and.w	r3, r3, #2
 8007ec6:	2b02      	cmp	r3, #2
 8007ec8:	d134      	bne.n	8007f34 <HAL_SPI_TransmitReceive+0x30a>
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ece:	b29b      	uxth	r3, r3
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d02f      	beq.n	8007f34 <HAL_SPI_TransmitReceive+0x30a>
 8007ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d12c      	bne.n	8007f34 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d912      	bls.n	8007f0a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee8:	881a      	ldrh	r2, [r3, #0]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef4:	1c9a      	adds	r2, r3, #2
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	3b02      	subs	r3, #2
 8007f02:	b29a      	uxth	r2, r3
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007f08:	e012      	b.n	8007f30 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	330c      	adds	r3, #12
 8007f14:	7812      	ldrb	r2, [r2, #0]
 8007f16:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f1c:	1c5a      	adds	r2, r3, #1
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	3b01      	subs	r3, #1
 8007f2a:	b29a      	uxth	r2, r3
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f30:	2300      	movs	r3, #0
 8007f32:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	f003 0301 	and.w	r3, r3, #1
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d148      	bne.n	8007fd4 <HAL_SPI_TransmitReceive+0x3aa>
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d042      	beq.n	8007fd4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	2b01      	cmp	r3, #1
 8007f58:	d923      	bls.n	8007fa2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	68da      	ldr	r2, [r3, #12]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f64:	b292      	uxth	r2, r2
 8007f66:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f6c:	1c9a      	adds	r2, r3, #2
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	3b02      	subs	r3, #2
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d81f      	bhi.n	8007fd0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	685a      	ldr	r2, [r3, #4]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007f9e:	605a      	str	r2, [r3, #4]
 8007fa0:	e016      	b.n	8007fd0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f103 020c 	add.w	r2, r3, #12
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fae:	7812      	ldrb	r2, [r2, #0]
 8007fb0:	b2d2      	uxtb	r2, r2
 8007fb2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fb8:	1c5a      	adds	r2, r3, #1
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	3b01      	subs	r3, #1
 8007fc8:	b29a      	uxth	r2, r3
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007fd4:	f7fb f92a 	bl	800322c <HAL_GetTick>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	6a3b      	ldr	r3, [r7, #32]
 8007fdc:	1ad3      	subs	r3, r2, r3
 8007fde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d803      	bhi.n	8007fec <HAL_SPI_TransmitReceive+0x3c2>
 8007fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fea:	d102      	bne.n	8007ff2 <HAL_SPI_TransmitReceive+0x3c8>
 8007fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d109      	bne.n	8008006 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008002:	2303      	movs	r3, #3
 8008004:	e02c      	b.n	8008060 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800800a:	b29b      	uxth	r3, r3
 800800c:	2b00      	cmp	r3, #0
 800800e:	f47f af55 	bne.w	8007ebc <HAL_SPI_TransmitReceive+0x292>
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008018:	b29b      	uxth	r3, r3
 800801a:	2b00      	cmp	r3, #0
 800801c:	f47f af4e 	bne.w	8007ebc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008020:	6a3a      	ldr	r2, [r7, #32]
 8008022:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008024:	68f8      	ldr	r0, [r7, #12]
 8008026:	f000 f995 	bl	8008354 <SPI_EndRxTxTransaction>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d008      	beq.n	8008042 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2220      	movs	r2, #32
 8008034:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2200      	movs	r2, #0
 800803a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	e00e      	b.n	8008060 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2201      	movs	r2, #1
 8008046:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2200      	movs	r2, #0
 800804e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008056:	2b00      	cmp	r3, #0
 8008058:	d001      	beq.n	800805e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	e000      	b.n	8008060 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800805e:	2300      	movs	r3, #0
  }
}
 8008060:	4618      	mov	r0, r3
 8008062:	3728      	adds	r7, #40	@ 0x28
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b088      	sub	sp, #32
 800806c:	af00      	add	r7, sp, #0
 800806e:	60f8      	str	r0, [r7, #12]
 8008070:	60b9      	str	r1, [r7, #8]
 8008072:	603b      	str	r3, [r7, #0]
 8008074:	4613      	mov	r3, r2
 8008076:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008078:	f7fb f8d8 	bl	800322c <HAL_GetTick>
 800807c:	4602      	mov	r2, r0
 800807e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008080:	1a9b      	subs	r3, r3, r2
 8008082:	683a      	ldr	r2, [r7, #0]
 8008084:	4413      	add	r3, r2
 8008086:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008088:	f7fb f8d0 	bl	800322c <HAL_GetTick>
 800808c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800808e:	4b39      	ldr	r3, [pc, #228]	@ (8008174 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	015b      	lsls	r3, r3, #5
 8008094:	0d1b      	lsrs	r3, r3, #20
 8008096:	69fa      	ldr	r2, [r7, #28]
 8008098:	fb02 f303 	mul.w	r3, r2, r3
 800809c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800809e:	e054      	b.n	800814a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a6:	d050      	beq.n	800814a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80080a8:	f7fb f8c0 	bl	800322c <HAL_GetTick>
 80080ac:	4602      	mov	r2, r0
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	1ad3      	subs	r3, r2, r3
 80080b2:	69fa      	ldr	r2, [r7, #28]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d902      	bls.n	80080be <SPI_WaitFlagStateUntilTimeout+0x56>
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d13d      	bne.n	800813a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	685a      	ldr	r2, [r3, #4]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80080cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080d6:	d111      	bne.n	80080fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080e0:	d004      	beq.n	80080ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080ea:	d107      	bne.n	80080fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681a      	ldr	r2, [r3, #0]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80080fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008100:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008104:	d10f      	bne.n	8008126 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008114:	601a      	str	r2, [r3, #0]
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008124:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2201      	movs	r2, #1
 800812a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2200      	movs	r2, #0
 8008132:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e017      	b.n	800816a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d101      	bne.n	8008144 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008140:	2300      	movs	r3, #0
 8008142:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	3b01      	subs	r3, #1
 8008148:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	689a      	ldr	r2, [r3, #8]
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	4013      	ands	r3, r2
 8008154:	68ba      	ldr	r2, [r7, #8]
 8008156:	429a      	cmp	r2, r3
 8008158:	bf0c      	ite	eq
 800815a:	2301      	moveq	r3, #1
 800815c:	2300      	movne	r3, #0
 800815e:	b2db      	uxtb	r3, r3
 8008160:	461a      	mov	r2, r3
 8008162:	79fb      	ldrb	r3, [r7, #7]
 8008164:	429a      	cmp	r2, r3
 8008166:	d19b      	bne.n	80080a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3720      	adds	r7, #32
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	20000030 	.word	0x20000030

08008178 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b08a      	sub	sp, #40	@ 0x28
 800817c:	af00      	add	r7, sp, #0
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	60b9      	str	r1, [r7, #8]
 8008182:	607a      	str	r2, [r7, #4]
 8008184:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008186:	2300      	movs	r3, #0
 8008188:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800818a:	f7fb f84f 	bl	800322c <HAL_GetTick>
 800818e:	4602      	mov	r2, r0
 8008190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008192:	1a9b      	subs	r3, r3, r2
 8008194:	683a      	ldr	r2, [r7, #0]
 8008196:	4413      	add	r3, r2
 8008198:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800819a:	f7fb f847 	bl	800322c <HAL_GetTick>
 800819e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	330c      	adds	r3, #12
 80081a6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80081a8:	4b3d      	ldr	r3, [pc, #244]	@ (80082a0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	4613      	mov	r3, r2
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	4413      	add	r3, r2
 80081b2:	00da      	lsls	r2, r3, #3
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	0d1b      	lsrs	r3, r3, #20
 80081b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081ba:	fb02 f303 	mul.w	r3, r2, r3
 80081be:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80081c0:	e060      	b.n	8008284 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80081c8:	d107      	bne.n	80081da <SPI_WaitFifoStateUntilTimeout+0x62>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d104      	bne.n	80081da <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	781b      	ldrb	r3, [r3, #0]
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80081d8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081e0:	d050      	beq.n	8008284 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80081e2:	f7fb f823 	bl	800322c <HAL_GetTick>
 80081e6:	4602      	mov	r2, r0
 80081e8:	6a3b      	ldr	r3, [r7, #32]
 80081ea:	1ad3      	subs	r3, r2, r3
 80081ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d902      	bls.n	80081f8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80081f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d13d      	bne.n	8008274 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	685a      	ldr	r2, [r3, #4]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008206:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008210:	d111      	bne.n	8008236 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800821a:	d004      	beq.n	8008226 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008224:	d107      	bne.n	8008236 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008234:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800823a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800823e:	d10f      	bne.n	8008260 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800824e:	601a      	str	r2, [r3, #0]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800825e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2201      	movs	r2, #1
 8008264:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2200      	movs	r2, #0
 800826c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008270:	2303      	movs	r3, #3
 8008272:	e010      	b.n	8008296 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008274:	69bb      	ldr	r3, [r7, #24]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d101      	bne.n	800827e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800827a:	2300      	movs	r3, #0
 800827c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	3b01      	subs	r3, #1
 8008282:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	689a      	ldr	r2, [r3, #8]
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	4013      	ands	r3, r2
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	429a      	cmp	r2, r3
 8008292:	d196      	bne.n	80081c2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008294:	2300      	movs	r3, #0
}
 8008296:	4618      	mov	r0, r3
 8008298:	3728      	adds	r7, #40	@ 0x28
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
 800829e:	bf00      	nop
 80082a0:	20000030 	.word	0x20000030

080082a4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b086      	sub	sp, #24
 80082a8:	af02      	add	r7, sp, #8
 80082aa:	60f8      	str	r0, [r7, #12]
 80082ac:	60b9      	str	r1, [r7, #8]
 80082ae:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80082b8:	d111      	bne.n	80082de <SPI_EndRxTransaction+0x3a>
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082c2:	d004      	beq.n	80082ce <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80082cc:	d107      	bne.n	80082de <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80082dc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	9300      	str	r3, [sp, #0]
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	2200      	movs	r2, #0
 80082e6:	2180      	movs	r1, #128	@ 0x80
 80082e8:	68f8      	ldr	r0, [r7, #12]
 80082ea:	f7ff febd 	bl	8008068 <SPI_WaitFlagStateUntilTimeout>
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d007      	beq.n	8008304 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082f8:	f043 0220 	orr.w	r2, r3, #32
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e023      	b.n	800834c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800830c:	d11d      	bne.n	800834a <SPI_EndRxTransaction+0xa6>
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008316:	d004      	beq.n	8008322 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	689b      	ldr	r3, [r3, #8]
 800831c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008320:	d113      	bne.n	800834a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	9300      	str	r3, [sp, #0]
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	2200      	movs	r2, #0
 800832a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800832e:	68f8      	ldr	r0, [r7, #12]
 8008330:	f7ff ff22 	bl	8008178 <SPI_WaitFifoStateUntilTimeout>
 8008334:	4603      	mov	r3, r0
 8008336:	2b00      	cmp	r3, #0
 8008338:	d007      	beq.n	800834a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800833e:	f043 0220 	orr.w	r2, r3, #32
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008346:	2303      	movs	r3, #3
 8008348:	e000      	b.n	800834c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800834a:	2300      	movs	r3, #0
}
 800834c:	4618      	mov	r0, r3
 800834e:	3710      	adds	r7, #16
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b086      	sub	sp, #24
 8008358:	af02      	add	r7, sp, #8
 800835a:	60f8      	str	r0, [r7, #12]
 800835c:	60b9      	str	r1, [r7, #8]
 800835e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	9300      	str	r3, [sp, #0]
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	2200      	movs	r2, #0
 8008368:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f7ff ff03 	bl	8008178 <SPI_WaitFifoStateUntilTimeout>
 8008372:	4603      	mov	r3, r0
 8008374:	2b00      	cmp	r3, #0
 8008376:	d007      	beq.n	8008388 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800837c:	f043 0220 	orr.w	r2, r3, #32
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008384:	2303      	movs	r3, #3
 8008386:	e027      	b.n	80083d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	9300      	str	r3, [sp, #0]
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	2200      	movs	r2, #0
 8008390:	2180      	movs	r1, #128	@ 0x80
 8008392:	68f8      	ldr	r0, [r7, #12]
 8008394:	f7ff fe68 	bl	8008068 <SPI_WaitFlagStateUntilTimeout>
 8008398:	4603      	mov	r3, r0
 800839a:	2b00      	cmp	r3, #0
 800839c:	d007      	beq.n	80083ae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083a2:	f043 0220 	orr.w	r2, r3, #32
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80083aa:	2303      	movs	r3, #3
 80083ac:	e014      	b.n	80083d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	9300      	str	r3, [sp, #0]
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	2200      	movs	r2, #0
 80083b6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80083ba:	68f8      	ldr	r0, [r7, #12]
 80083bc:	f7ff fedc 	bl	8008178 <SPI_WaitFifoStateUntilTimeout>
 80083c0:	4603      	mov	r3, r0
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d007      	beq.n	80083d6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083ca:	f043 0220 	orr.w	r2, r3, #32
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80083d2:	2303      	movs	r3, #3
 80083d4:	e000      	b.n	80083d8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80083d6:	2300      	movs	r3, #0
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3710      	adds	r7, #16
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b082      	sub	sp, #8
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d101      	bne.n	80083f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	e049      	b.n	8008486 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083f8:	b2db      	uxtb	r3, r3
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d106      	bne.n	800840c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f7f9 ffda 	bl	80023c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2202      	movs	r2, #2
 8008410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	3304      	adds	r3, #4
 800841c:	4619      	mov	r1, r3
 800841e:	4610      	mov	r0, r2
 8008420:	f001 f89a 	bl	8009558 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2201      	movs	r2, #1
 8008460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2201      	movs	r2, #1
 8008468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2201      	movs	r2, #1
 8008478:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2201      	movs	r2, #1
 8008480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008484:	2300      	movs	r3, #0
}
 8008486:	4618      	mov	r0, r3
 8008488:	3708      	adds	r7, #8
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
	...

08008490 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008490:	b480      	push	{r7}
 8008492:	b085      	sub	sp, #20
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d001      	beq.n	80084a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80084a4:	2301      	movs	r3, #1
 80084a6:	e047      	b.n	8008538 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2202      	movs	r2, #2
 80084ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a23      	ldr	r2, [pc, #140]	@ (8008544 <HAL_TIM_Base_Start+0xb4>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d01d      	beq.n	80084f6 <HAL_TIM_Base_Start+0x66>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084c2:	d018      	beq.n	80084f6 <HAL_TIM_Base_Start+0x66>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a1f      	ldr	r2, [pc, #124]	@ (8008548 <HAL_TIM_Base_Start+0xb8>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d013      	beq.n	80084f6 <HAL_TIM_Base_Start+0x66>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4a1e      	ldr	r2, [pc, #120]	@ (800854c <HAL_TIM_Base_Start+0xbc>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d00e      	beq.n	80084f6 <HAL_TIM_Base_Start+0x66>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a1c      	ldr	r2, [pc, #112]	@ (8008550 <HAL_TIM_Base_Start+0xc0>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d009      	beq.n	80084f6 <HAL_TIM_Base_Start+0x66>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a1b      	ldr	r2, [pc, #108]	@ (8008554 <HAL_TIM_Base_Start+0xc4>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d004      	beq.n	80084f6 <HAL_TIM_Base_Start+0x66>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a19      	ldr	r2, [pc, #100]	@ (8008558 <HAL_TIM_Base_Start+0xc8>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d115      	bne.n	8008522 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	689a      	ldr	r2, [r3, #8]
 80084fc:	4b17      	ldr	r3, [pc, #92]	@ (800855c <HAL_TIM_Base_Start+0xcc>)
 80084fe:	4013      	ands	r3, r2
 8008500:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2b06      	cmp	r3, #6
 8008506:	d015      	beq.n	8008534 <HAL_TIM_Base_Start+0xa4>
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800850e:	d011      	beq.n	8008534 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f042 0201 	orr.w	r2, r2, #1
 800851e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008520:	e008      	b.n	8008534 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f042 0201 	orr.w	r2, r2, #1
 8008530:	601a      	str	r2, [r3, #0]
 8008532:	e000      	b.n	8008536 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008534:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008536:	2300      	movs	r3, #0
}
 8008538:	4618      	mov	r0, r3
 800853a:	3714      	adds	r7, #20
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr
 8008544:	40012c00 	.word	0x40012c00
 8008548:	40000400 	.word	0x40000400
 800854c:	40000800 	.word	0x40000800
 8008550:	40000c00 	.word	0x40000c00
 8008554:	40013400 	.word	0x40013400
 8008558:	40014000 	.word	0x40014000
 800855c:	00010007 	.word	0x00010007

08008560 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b082      	sub	sp, #8
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d101      	bne.n	8008572 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	e049      	b.n	8008606 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008578:	b2db      	uxtb	r3, r3
 800857a:	2b00      	cmp	r3, #0
 800857c:	d106      	bne.n	800858c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 f841 	bl	800860e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2202      	movs	r2, #2
 8008590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	3304      	adds	r3, #4
 800859c:	4619      	mov	r1, r3
 800859e:	4610      	mov	r0, r2
 80085a0:	f000 ffda 	bl	8009558 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2201      	movs	r2, #1
 80085b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2201      	movs	r2, #1
 80085b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2201      	movs	r2, #1
 80085c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2201      	movs	r2, #1
 80085c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2201      	movs	r2, #1
 80085d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2201      	movs	r2, #1
 80085e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2201      	movs	r2, #1
 80085e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2201      	movs	r2, #1
 80085f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2201      	movs	r2, #1
 8008600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008604:	2300      	movs	r3, #0
}
 8008606:	4618      	mov	r0, r3
 8008608:	3708      	adds	r7, #8
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800860e:	b480      	push	{r7}
 8008610:	b083      	sub	sp, #12
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008616:	bf00      	nop
 8008618:	370c      	adds	r7, #12
 800861a:	46bd      	mov	sp, r7
 800861c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008620:	4770      	bx	lr
	...

08008624 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b084      	sub	sp, #16
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d109      	bne.n	8008648 <HAL_TIM_PWM_Start+0x24>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800863a:	b2db      	uxtb	r3, r3
 800863c:	2b01      	cmp	r3, #1
 800863e:	bf14      	ite	ne
 8008640:	2301      	movne	r3, #1
 8008642:	2300      	moveq	r3, #0
 8008644:	b2db      	uxtb	r3, r3
 8008646:	e03c      	b.n	80086c2 <HAL_TIM_PWM_Start+0x9e>
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	2b04      	cmp	r3, #4
 800864c:	d109      	bne.n	8008662 <HAL_TIM_PWM_Start+0x3e>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008654:	b2db      	uxtb	r3, r3
 8008656:	2b01      	cmp	r3, #1
 8008658:	bf14      	ite	ne
 800865a:	2301      	movne	r3, #1
 800865c:	2300      	moveq	r3, #0
 800865e:	b2db      	uxtb	r3, r3
 8008660:	e02f      	b.n	80086c2 <HAL_TIM_PWM_Start+0x9e>
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	2b08      	cmp	r3, #8
 8008666:	d109      	bne.n	800867c <HAL_TIM_PWM_Start+0x58>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800866e:	b2db      	uxtb	r3, r3
 8008670:	2b01      	cmp	r3, #1
 8008672:	bf14      	ite	ne
 8008674:	2301      	movne	r3, #1
 8008676:	2300      	moveq	r3, #0
 8008678:	b2db      	uxtb	r3, r3
 800867a:	e022      	b.n	80086c2 <HAL_TIM_PWM_Start+0x9e>
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	2b0c      	cmp	r3, #12
 8008680:	d109      	bne.n	8008696 <HAL_TIM_PWM_Start+0x72>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008688:	b2db      	uxtb	r3, r3
 800868a:	2b01      	cmp	r3, #1
 800868c:	bf14      	ite	ne
 800868e:	2301      	movne	r3, #1
 8008690:	2300      	moveq	r3, #0
 8008692:	b2db      	uxtb	r3, r3
 8008694:	e015      	b.n	80086c2 <HAL_TIM_PWM_Start+0x9e>
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	2b10      	cmp	r3, #16
 800869a:	d109      	bne.n	80086b0 <HAL_TIM_PWM_Start+0x8c>
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80086a2:	b2db      	uxtb	r3, r3
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	bf14      	ite	ne
 80086a8:	2301      	movne	r3, #1
 80086aa:	2300      	moveq	r3, #0
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	e008      	b.n	80086c2 <HAL_TIM_PWM_Start+0x9e>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	bf14      	ite	ne
 80086bc:	2301      	movne	r3, #1
 80086be:	2300      	moveq	r3, #0
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d001      	beq.n	80086ca <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80086c6:	2301      	movs	r3, #1
 80086c8:	e09c      	b.n	8008804 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d104      	bne.n	80086da <HAL_TIM_PWM_Start+0xb6>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2202      	movs	r2, #2
 80086d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80086d8:	e023      	b.n	8008722 <HAL_TIM_PWM_Start+0xfe>
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	2b04      	cmp	r3, #4
 80086de:	d104      	bne.n	80086ea <HAL_TIM_PWM_Start+0xc6>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2202      	movs	r2, #2
 80086e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80086e8:	e01b      	b.n	8008722 <HAL_TIM_PWM_Start+0xfe>
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	2b08      	cmp	r3, #8
 80086ee:	d104      	bne.n	80086fa <HAL_TIM_PWM_Start+0xd6>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2202      	movs	r2, #2
 80086f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80086f8:	e013      	b.n	8008722 <HAL_TIM_PWM_Start+0xfe>
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	2b0c      	cmp	r3, #12
 80086fe:	d104      	bne.n	800870a <HAL_TIM_PWM_Start+0xe6>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2202      	movs	r2, #2
 8008704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008708:	e00b      	b.n	8008722 <HAL_TIM_PWM_Start+0xfe>
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	2b10      	cmp	r3, #16
 800870e:	d104      	bne.n	800871a <HAL_TIM_PWM_Start+0xf6>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2202      	movs	r2, #2
 8008714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008718:	e003      	b.n	8008722 <HAL_TIM_PWM_Start+0xfe>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2202      	movs	r2, #2
 800871e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	2201      	movs	r2, #1
 8008728:	6839      	ldr	r1, [r7, #0]
 800872a:	4618      	mov	r0, r3
 800872c:	f001 fce2 	bl	800a0f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4a35      	ldr	r2, [pc, #212]	@ (800880c <HAL_TIM_PWM_Start+0x1e8>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d013      	beq.n	8008762 <HAL_TIM_PWM_Start+0x13e>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a34      	ldr	r2, [pc, #208]	@ (8008810 <HAL_TIM_PWM_Start+0x1ec>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d00e      	beq.n	8008762 <HAL_TIM_PWM_Start+0x13e>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a32      	ldr	r2, [pc, #200]	@ (8008814 <HAL_TIM_PWM_Start+0x1f0>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d009      	beq.n	8008762 <HAL_TIM_PWM_Start+0x13e>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a31      	ldr	r2, [pc, #196]	@ (8008818 <HAL_TIM_PWM_Start+0x1f4>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d004      	beq.n	8008762 <HAL_TIM_PWM_Start+0x13e>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a2f      	ldr	r2, [pc, #188]	@ (800881c <HAL_TIM_PWM_Start+0x1f8>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d101      	bne.n	8008766 <HAL_TIM_PWM_Start+0x142>
 8008762:	2301      	movs	r3, #1
 8008764:	e000      	b.n	8008768 <HAL_TIM_PWM_Start+0x144>
 8008766:	2300      	movs	r3, #0
 8008768:	2b00      	cmp	r3, #0
 800876a:	d007      	beq.n	800877c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800877a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a22      	ldr	r2, [pc, #136]	@ (800880c <HAL_TIM_PWM_Start+0x1e8>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d01d      	beq.n	80087c2 <HAL_TIM_PWM_Start+0x19e>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800878e:	d018      	beq.n	80087c2 <HAL_TIM_PWM_Start+0x19e>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a22      	ldr	r2, [pc, #136]	@ (8008820 <HAL_TIM_PWM_Start+0x1fc>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d013      	beq.n	80087c2 <HAL_TIM_PWM_Start+0x19e>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a21      	ldr	r2, [pc, #132]	@ (8008824 <HAL_TIM_PWM_Start+0x200>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d00e      	beq.n	80087c2 <HAL_TIM_PWM_Start+0x19e>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a1f      	ldr	r2, [pc, #124]	@ (8008828 <HAL_TIM_PWM_Start+0x204>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d009      	beq.n	80087c2 <HAL_TIM_PWM_Start+0x19e>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a17      	ldr	r2, [pc, #92]	@ (8008810 <HAL_TIM_PWM_Start+0x1ec>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d004      	beq.n	80087c2 <HAL_TIM_PWM_Start+0x19e>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a15      	ldr	r2, [pc, #84]	@ (8008814 <HAL_TIM_PWM_Start+0x1f0>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d115      	bne.n	80087ee <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	689a      	ldr	r2, [r3, #8]
 80087c8:	4b18      	ldr	r3, [pc, #96]	@ (800882c <HAL_TIM_PWM_Start+0x208>)
 80087ca:	4013      	ands	r3, r2
 80087cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2b06      	cmp	r3, #6
 80087d2:	d015      	beq.n	8008800 <HAL_TIM_PWM_Start+0x1dc>
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087da:	d011      	beq.n	8008800 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f042 0201 	orr.w	r2, r2, #1
 80087ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087ec:	e008      	b.n	8008800 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f042 0201 	orr.w	r2, r2, #1
 80087fc:	601a      	str	r2, [r3, #0]
 80087fe:	e000      	b.n	8008802 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008800:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008802:	2300      	movs	r3, #0
}
 8008804:	4618      	mov	r0, r3
 8008806:	3710      	adds	r7, #16
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	40012c00 	.word	0x40012c00
 8008810:	40013400 	.word	0x40013400
 8008814:	40014000 	.word	0x40014000
 8008818:	40014400 	.word	0x40014400
 800881c:	40014800 	.word	0x40014800
 8008820:	40000400 	.word	0x40000400
 8008824:	40000800 	.word	0x40000800
 8008828:	40000c00 	.word	0x40000c00
 800882c:	00010007 	.word	0x00010007

08008830 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b082      	sub	sp, #8
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d101      	bne.n	8008842 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800883e:	2301      	movs	r3, #1
 8008840:	e049      	b.n	80088d6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008848:	b2db      	uxtb	r3, r3
 800884a:	2b00      	cmp	r3, #0
 800884c:	d106      	bne.n	800885c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 f841 	bl	80088de <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2202      	movs	r2, #2
 8008860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	3304      	adds	r3, #4
 800886c:	4619      	mov	r1, r3
 800886e:	4610      	mov	r0, r2
 8008870:	f000 fe72 	bl	8009558 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2201      	movs	r2, #1
 8008878:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2201      	movs	r2, #1
 8008880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2201      	movs	r2, #1
 8008888:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2201      	movs	r2, #1
 80088b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2201      	movs	r2, #1
 80088c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2201      	movs	r2, #1
 80088c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80088d4:	2300      	movs	r3, #0
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3708      	adds	r7, #8
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}

080088de <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80088de:	b480      	push	{r7}
 80088e0:	b083      	sub	sp, #12
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80088e6:	bf00      	nop
 80088e8:	370c      	adds	r7, #12
 80088ea:	46bd      	mov	sp, r7
 80088ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f0:	4770      	bx	lr
	...

080088f4 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b084      	sub	sp, #16
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
 80088fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d104      	bne.n	800890e <HAL_TIM_IC_Start+0x1a>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800890a:	b2db      	uxtb	r3, r3
 800890c:	e023      	b.n	8008956 <HAL_TIM_IC_Start+0x62>
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	2b04      	cmp	r3, #4
 8008912:	d104      	bne.n	800891e <HAL_TIM_IC_Start+0x2a>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800891a:	b2db      	uxtb	r3, r3
 800891c:	e01b      	b.n	8008956 <HAL_TIM_IC_Start+0x62>
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	2b08      	cmp	r3, #8
 8008922:	d104      	bne.n	800892e <HAL_TIM_IC_Start+0x3a>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800892a:	b2db      	uxtb	r3, r3
 800892c:	e013      	b.n	8008956 <HAL_TIM_IC_Start+0x62>
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	2b0c      	cmp	r3, #12
 8008932:	d104      	bne.n	800893e <HAL_TIM_IC_Start+0x4a>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800893a:	b2db      	uxtb	r3, r3
 800893c:	e00b      	b.n	8008956 <HAL_TIM_IC_Start+0x62>
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	2b10      	cmp	r3, #16
 8008942:	d104      	bne.n	800894e <HAL_TIM_IC_Start+0x5a>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800894a:	b2db      	uxtb	r3, r3
 800894c:	e003      	b.n	8008956 <HAL_TIM_IC_Start+0x62>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008954:	b2db      	uxtb	r3, r3
 8008956:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d104      	bne.n	8008968 <HAL_TIM_IC_Start+0x74>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008964:	b2db      	uxtb	r3, r3
 8008966:	e013      	b.n	8008990 <HAL_TIM_IC_Start+0x9c>
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	2b04      	cmp	r3, #4
 800896c:	d104      	bne.n	8008978 <HAL_TIM_IC_Start+0x84>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008974:	b2db      	uxtb	r3, r3
 8008976:	e00b      	b.n	8008990 <HAL_TIM_IC_Start+0x9c>
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	2b08      	cmp	r3, #8
 800897c:	d104      	bne.n	8008988 <HAL_TIM_IC_Start+0x94>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008984:	b2db      	uxtb	r3, r3
 8008986:	e003      	b.n	8008990 <HAL_TIM_IC_Start+0x9c>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800898e:	b2db      	uxtb	r3, r3
 8008990:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008992:	7bfb      	ldrb	r3, [r7, #15]
 8008994:	2b01      	cmp	r3, #1
 8008996:	d102      	bne.n	800899e <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008998:	7bbb      	ldrb	r3, [r7, #14]
 800899a:	2b01      	cmp	r3, #1
 800899c:	d001      	beq.n	80089a2 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 800899e:	2301      	movs	r3, #1
 80089a0:	e092      	b.n	8008ac8 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d104      	bne.n	80089b2 <HAL_TIM_IC_Start+0xbe>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2202      	movs	r2, #2
 80089ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80089b0:	e023      	b.n	80089fa <HAL_TIM_IC_Start+0x106>
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	2b04      	cmp	r3, #4
 80089b6:	d104      	bne.n	80089c2 <HAL_TIM_IC_Start+0xce>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2202      	movs	r2, #2
 80089bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80089c0:	e01b      	b.n	80089fa <HAL_TIM_IC_Start+0x106>
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	2b08      	cmp	r3, #8
 80089c6:	d104      	bne.n	80089d2 <HAL_TIM_IC_Start+0xde>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2202      	movs	r2, #2
 80089cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80089d0:	e013      	b.n	80089fa <HAL_TIM_IC_Start+0x106>
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	2b0c      	cmp	r3, #12
 80089d6:	d104      	bne.n	80089e2 <HAL_TIM_IC_Start+0xee>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2202      	movs	r2, #2
 80089dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80089e0:	e00b      	b.n	80089fa <HAL_TIM_IC_Start+0x106>
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	2b10      	cmp	r3, #16
 80089e6:	d104      	bne.n	80089f2 <HAL_TIM_IC_Start+0xfe>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2202      	movs	r2, #2
 80089ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80089f0:	e003      	b.n	80089fa <HAL_TIM_IC_Start+0x106>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2202      	movs	r2, #2
 80089f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d104      	bne.n	8008a0a <HAL_TIM_IC_Start+0x116>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2202      	movs	r2, #2
 8008a04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a08:	e013      	b.n	8008a32 <HAL_TIM_IC_Start+0x13e>
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	2b04      	cmp	r3, #4
 8008a0e:	d104      	bne.n	8008a1a <HAL_TIM_IC_Start+0x126>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2202      	movs	r2, #2
 8008a14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a18:	e00b      	b.n	8008a32 <HAL_TIM_IC_Start+0x13e>
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	2b08      	cmp	r3, #8
 8008a1e:	d104      	bne.n	8008a2a <HAL_TIM_IC_Start+0x136>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2202      	movs	r2, #2
 8008a24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008a28:	e003      	b.n	8008a32 <HAL_TIM_IC_Start+0x13e>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2202      	movs	r2, #2
 8008a2e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	2201      	movs	r2, #1
 8008a38:	6839      	ldr	r1, [r7, #0]
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f001 fb5a 	bl	800a0f4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a22      	ldr	r2, [pc, #136]	@ (8008ad0 <HAL_TIM_IC_Start+0x1dc>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d01d      	beq.n	8008a86 <HAL_TIM_IC_Start+0x192>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a52:	d018      	beq.n	8008a86 <HAL_TIM_IC_Start+0x192>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a1e      	ldr	r2, [pc, #120]	@ (8008ad4 <HAL_TIM_IC_Start+0x1e0>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d013      	beq.n	8008a86 <HAL_TIM_IC_Start+0x192>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a1d      	ldr	r2, [pc, #116]	@ (8008ad8 <HAL_TIM_IC_Start+0x1e4>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d00e      	beq.n	8008a86 <HAL_TIM_IC_Start+0x192>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8008adc <HAL_TIM_IC_Start+0x1e8>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d009      	beq.n	8008a86 <HAL_TIM_IC_Start+0x192>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a1a      	ldr	r2, [pc, #104]	@ (8008ae0 <HAL_TIM_IC_Start+0x1ec>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d004      	beq.n	8008a86 <HAL_TIM_IC_Start+0x192>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a18      	ldr	r2, [pc, #96]	@ (8008ae4 <HAL_TIM_IC_Start+0x1f0>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d115      	bne.n	8008ab2 <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	689a      	ldr	r2, [r3, #8]
 8008a8c:	4b16      	ldr	r3, [pc, #88]	@ (8008ae8 <HAL_TIM_IC_Start+0x1f4>)
 8008a8e:	4013      	ands	r3, r2
 8008a90:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	2b06      	cmp	r3, #6
 8008a96:	d015      	beq.n	8008ac4 <HAL_TIM_IC_Start+0x1d0>
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a9e:	d011      	beq.n	8008ac4 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f042 0201 	orr.w	r2, r2, #1
 8008aae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ab0:	e008      	b.n	8008ac4 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f042 0201 	orr.w	r2, r2, #1
 8008ac0:	601a      	str	r2, [r3, #0]
 8008ac2:	e000      	b.n	8008ac6 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ac4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008ac6:	2300      	movs	r3, #0
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3710      	adds	r7, #16
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}
 8008ad0:	40012c00 	.word	0x40012c00
 8008ad4:	40000400 	.word	0x40000400
 8008ad8:	40000800 	.word	0x40000800
 8008adc:	40000c00 	.word	0x40000c00
 8008ae0:	40013400 	.word	0x40013400
 8008ae4:	40014000 	.word	0x40014000
 8008ae8:	00010007 	.word	0x00010007

08008aec <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b084      	sub	sp, #16
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008af6:	2300      	movs	r3, #0
 8008af8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d104      	bne.n	8008b0a <HAL_TIM_IC_Start_IT+0x1e>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	e023      	b.n	8008b52 <HAL_TIM_IC_Start_IT+0x66>
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	2b04      	cmp	r3, #4
 8008b0e:	d104      	bne.n	8008b1a <HAL_TIM_IC_Start_IT+0x2e>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008b16:	b2db      	uxtb	r3, r3
 8008b18:	e01b      	b.n	8008b52 <HAL_TIM_IC_Start_IT+0x66>
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	2b08      	cmp	r3, #8
 8008b1e:	d104      	bne.n	8008b2a <HAL_TIM_IC_Start_IT+0x3e>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	e013      	b.n	8008b52 <HAL_TIM_IC_Start_IT+0x66>
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	2b0c      	cmp	r3, #12
 8008b2e:	d104      	bne.n	8008b3a <HAL_TIM_IC_Start_IT+0x4e>
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b36:	b2db      	uxtb	r3, r3
 8008b38:	e00b      	b.n	8008b52 <HAL_TIM_IC_Start_IT+0x66>
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	2b10      	cmp	r3, #16
 8008b3e:	d104      	bne.n	8008b4a <HAL_TIM_IC_Start_IT+0x5e>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	e003      	b.n	8008b52 <HAL_TIM_IC_Start_IT+0x66>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008b50:	b2db      	uxtb	r3, r3
 8008b52:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d104      	bne.n	8008b64 <HAL_TIM_IC_Start_IT+0x78>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b60:	b2db      	uxtb	r3, r3
 8008b62:	e013      	b.n	8008b8c <HAL_TIM_IC_Start_IT+0xa0>
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	2b04      	cmp	r3, #4
 8008b68:	d104      	bne.n	8008b74 <HAL_TIM_IC_Start_IT+0x88>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	e00b      	b.n	8008b8c <HAL_TIM_IC_Start_IT+0xa0>
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	2b08      	cmp	r3, #8
 8008b78:	d104      	bne.n	8008b84 <HAL_TIM_IC_Start_IT+0x98>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008b80:	b2db      	uxtb	r3, r3
 8008b82:	e003      	b.n	8008b8c <HAL_TIM_IC_Start_IT+0xa0>
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008b8e:	7bbb      	ldrb	r3, [r7, #14]
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d102      	bne.n	8008b9a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008b94:	7b7b      	ldrb	r3, [r7, #13]
 8008b96:	2b01      	cmp	r3, #1
 8008b98:	d001      	beq.n	8008b9e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	e0dd      	b.n	8008d5a <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d104      	bne.n	8008bae <HAL_TIM_IC_Start_IT+0xc2>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2202      	movs	r2, #2
 8008ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008bac:	e023      	b.n	8008bf6 <HAL_TIM_IC_Start_IT+0x10a>
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	2b04      	cmp	r3, #4
 8008bb2:	d104      	bne.n	8008bbe <HAL_TIM_IC_Start_IT+0xd2>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2202      	movs	r2, #2
 8008bb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008bbc:	e01b      	b.n	8008bf6 <HAL_TIM_IC_Start_IT+0x10a>
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	2b08      	cmp	r3, #8
 8008bc2:	d104      	bne.n	8008bce <HAL_TIM_IC_Start_IT+0xe2>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2202      	movs	r2, #2
 8008bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008bcc:	e013      	b.n	8008bf6 <HAL_TIM_IC_Start_IT+0x10a>
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	2b0c      	cmp	r3, #12
 8008bd2:	d104      	bne.n	8008bde <HAL_TIM_IC_Start_IT+0xf2>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2202      	movs	r2, #2
 8008bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008bdc:	e00b      	b.n	8008bf6 <HAL_TIM_IC_Start_IT+0x10a>
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	2b10      	cmp	r3, #16
 8008be2:	d104      	bne.n	8008bee <HAL_TIM_IC_Start_IT+0x102>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2202      	movs	r2, #2
 8008be8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008bec:	e003      	b.n	8008bf6 <HAL_TIM_IC_Start_IT+0x10a>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2202      	movs	r2, #2
 8008bf2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d104      	bne.n	8008c06 <HAL_TIM_IC_Start_IT+0x11a>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2202      	movs	r2, #2
 8008c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c04:	e013      	b.n	8008c2e <HAL_TIM_IC_Start_IT+0x142>
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	2b04      	cmp	r3, #4
 8008c0a:	d104      	bne.n	8008c16 <HAL_TIM_IC_Start_IT+0x12a>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2202      	movs	r2, #2
 8008c10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c14:	e00b      	b.n	8008c2e <HAL_TIM_IC_Start_IT+0x142>
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	2b08      	cmp	r3, #8
 8008c1a:	d104      	bne.n	8008c26 <HAL_TIM_IC_Start_IT+0x13a>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2202      	movs	r2, #2
 8008c20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008c24:	e003      	b.n	8008c2e <HAL_TIM_IC_Start_IT+0x142>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2202      	movs	r2, #2
 8008c2a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	2b0c      	cmp	r3, #12
 8008c32:	d841      	bhi.n	8008cb8 <HAL_TIM_IC_Start_IT+0x1cc>
 8008c34:	a201      	add	r2, pc, #4	@ (adr r2, 8008c3c <HAL_TIM_IC_Start_IT+0x150>)
 8008c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c3a:	bf00      	nop
 8008c3c:	08008c71 	.word	0x08008c71
 8008c40:	08008cb9 	.word	0x08008cb9
 8008c44:	08008cb9 	.word	0x08008cb9
 8008c48:	08008cb9 	.word	0x08008cb9
 8008c4c:	08008c83 	.word	0x08008c83
 8008c50:	08008cb9 	.word	0x08008cb9
 8008c54:	08008cb9 	.word	0x08008cb9
 8008c58:	08008cb9 	.word	0x08008cb9
 8008c5c:	08008c95 	.word	0x08008c95
 8008c60:	08008cb9 	.word	0x08008cb9
 8008c64:	08008cb9 	.word	0x08008cb9
 8008c68:	08008cb9 	.word	0x08008cb9
 8008c6c:	08008ca7 	.word	0x08008ca7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	68da      	ldr	r2, [r3, #12]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f042 0202 	orr.w	r2, r2, #2
 8008c7e:	60da      	str	r2, [r3, #12]
      break;
 8008c80:	e01d      	b.n	8008cbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	68da      	ldr	r2, [r3, #12]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f042 0204 	orr.w	r2, r2, #4
 8008c90:	60da      	str	r2, [r3, #12]
      break;
 8008c92:	e014      	b.n	8008cbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	68da      	ldr	r2, [r3, #12]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f042 0208 	orr.w	r2, r2, #8
 8008ca2:	60da      	str	r2, [r3, #12]
      break;
 8008ca4:	e00b      	b.n	8008cbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	68da      	ldr	r2, [r3, #12]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f042 0210 	orr.w	r2, r2, #16
 8008cb4:	60da      	str	r2, [r3, #12]
      break;
 8008cb6:	e002      	b.n	8008cbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	73fb      	strb	r3, [r7, #15]
      break;
 8008cbc:	bf00      	nop
  }

  if (status == HAL_OK)
 8008cbe:	7bfb      	ldrb	r3, [r7, #15]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d149      	bne.n	8008d58 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	2201      	movs	r2, #1
 8008cca:	6839      	ldr	r1, [r7, #0]
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f001 fa11 	bl	800a0f4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a23      	ldr	r2, [pc, #140]	@ (8008d64 <HAL_TIM_IC_Start_IT+0x278>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d01d      	beq.n	8008d18 <HAL_TIM_IC_Start_IT+0x22c>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ce4:	d018      	beq.n	8008d18 <HAL_TIM_IC_Start_IT+0x22c>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a1f      	ldr	r2, [pc, #124]	@ (8008d68 <HAL_TIM_IC_Start_IT+0x27c>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d013      	beq.n	8008d18 <HAL_TIM_IC_Start_IT+0x22c>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8008d6c <HAL_TIM_IC_Start_IT+0x280>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d00e      	beq.n	8008d18 <HAL_TIM_IC_Start_IT+0x22c>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a1c      	ldr	r2, [pc, #112]	@ (8008d70 <HAL_TIM_IC_Start_IT+0x284>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d009      	beq.n	8008d18 <HAL_TIM_IC_Start_IT+0x22c>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a1a      	ldr	r2, [pc, #104]	@ (8008d74 <HAL_TIM_IC_Start_IT+0x288>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d004      	beq.n	8008d18 <HAL_TIM_IC_Start_IT+0x22c>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a19      	ldr	r2, [pc, #100]	@ (8008d78 <HAL_TIM_IC_Start_IT+0x28c>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d115      	bne.n	8008d44 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	689a      	ldr	r2, [r3, #8]
 8008d1e:	4b17      	ldr	r3, [pc, #92]	@ (8008d7c <HAL_TIM_IC_Start_IT+0x290>)
 8008d20:	4013      	ands	r3, r2
 8008d22:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	2b06      	cmp	r3, #6
 8008d28:	d015      	beq.n	8008d56 <HAL_TIM_IC_Start_IT+0x26a>
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d30:	d011      	beq.n	8008d56 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	681a      	ldr	r2, [r3, #0]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f042 0201 	orr.w	r2, r2, #1
 8008d40:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d42:	e008      	b.n	8008d56 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f042 0201 	orr.w	r2, r2, #1
 8008d52:	601a      	str	r2, [r3, #0]
 8008d54:	e000      	b.n	8008d58 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d56:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	3710      	adds	r7, #16
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}
 8008d62:	bf00      	nop
 8008d64:	40012c00 	.word	0x40012c00
 8008d68:	40000400 	.word	0x40000400
 8008d6c:	40000800 	.word	0x40000800
 8008d70:	40000c00 	.word	0x40000c00
 8008d74:	40013400 	.word	0x40013400
 8008d78:	40014000 	.word	0x40014000
 8008d7c:	00010007 	.word	0x00010007

08008d80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b084      	sub	sp, #16
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	691b      	ldr	r3, [r3, #16]
 8008d96:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	f003 0302 	and.w	r3, r3, #2
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d020      	beq.n	8008de4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f003 0302 	and.w	r3, r3, #2
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d01b      	beq.n	8008de4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f06f 0202 	mvn.w	r2, #2
 8008db4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2201      	movs	r2, #1
 8008dba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	699b      	ldr	r3, [r3, #24]
 8008dc2:	f003 0303 	and.w	r3, r3, #3
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d003      	beq.n	8008dd2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f7f8 fa94 	bl	80012f8 <HAL_TIM_IC_CaptureCallback>
 8008dd0:	e005      	b.n	8008dde <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f000 fba1 	bl	800951a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f000 fba8 	bl	800952e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	f003 0304 	and.w	r3, r3, #4
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d020      	beq.n	8008e30 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	f003 0304 	and.w	r3, r3, #4
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d01b      	beq.n	8008e30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f06f 0204 	mvn.w	r2, #4
 8008e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2202      	movs	r2, #2
 8008e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	699b      	ldr	r3, [r3, #24]
 8008e0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d003      	beq.n	8008e1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f7f8 fa6e 	bl	80012f8 <HAL_TIM_IC_CaptureCallback>
 8008e1c:	e005      	b.n	8008e2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f000 fb7b 	bl	800951a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f000 fb82 	bl	800952e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	f003 0308 	and.w	r3, r3, #8
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d020      	beq.n	8008e7c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	f003 0308 	and.w	r3, r3, #8
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d01b      	beq.n	8008e7c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f06f 0208 	mvn.w	r2, #8
 8008e4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2204      	movs	r2, #4
 8008e52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	69db      	ldr	r3, [r3, #28]
 8008e5a:	f003 0303 	and.w	r3, r3, #3
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d003      	beq.n	8008e6a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f7f8 fa48 	bl	80012f8 <HAL_TIM_IC_CaptureCallback>
 8008e68:	e005      	b.n	8008e76 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f000 fb55 	bl	800951a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f000 fb5c 	bl	800952e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	f003 0310 	and.w	r3, r3, #16
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d020      	beq.n	8008ec8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	f003 0310 	and.w	r3, r3, #16
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d01b      	beq.n	8008ec8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f06f 0210 	mvn.w	r2, #16
 8008e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2208      	movs	r2, #8
 8008e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	69db      	ldr	r3, [r3, #28]
 8008ea6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d003      	beq.n	8008eb6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f7f8 fa22 	bl	80012f8 <HAL_TIM_IC_CaptureCallback>
 8008eb4:	e005      	b.n	8008ec2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 fb2f 	bl	800951a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f000 fb36 	bl	800952e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	f003 0301 	and.w	r3, r3, #1
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d00c      	beq.n	8008eec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	f003 0301 	and.w	r3, r3, #1
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d007      	beq.n	8008eec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f06f 0201 	mvn.w	r2, #1
 8008ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 fb0d 	bl	8009506 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d104      	bne.n	8008f00 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d00c      	beq.n	8008f1a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d007      	beq.n	8008f1a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f001 f9a5 	bl	800a264 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00c      	beq.n	8008f3e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d007      	beq.n	8008f3e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008f36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f001 f99d 	bl	800a278 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d00c      	beq.n	8008f62 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d007      	beq.n	8008f62 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008f5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f000 faf0 	bl	8009542 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	f003 0320 	and.w	r3, r3, #32
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d00c      	beq.n	8008f86 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f003 0320 	and.w	r3, r3, #32
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d007      	beq.n	8008f86 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f06f 0220 	mvn.w	r2, #32
 8008f7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f001 f965 	bl	800a250 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f86:	bf00      	nop
 8008f88:	3710      	adds	r7, #16
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	bd80      	pop	{r7, pc}

08008f8e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008f8e:	b580      	push	{r7, lr}
 8008f90:	b086      	sub	sp, #24
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	60f8      	str	r0, [r7, #12]
 8008f96:	60b9      	str	r1, [r7, #8]
 8008f98:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	d101      	bne.n	8008fac <HAL_TIM_IC_ConfigChannel+0x1e>
 8008fa8:	2302      	movs	r3, #2
 8008faa:	e088      	b.n	80090be <HAL_TIM_IC_ConfigChannel+0x130>
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2201      	movs	r2, #1
 8008fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d11b      	bne.n	8008ff2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008fca:	f000 fed5 	bl	8009d78 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	699a      	ldr	r2, [r3, #24]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f022 020c 	bic.w	r2, r2, #12
 8008fdc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	6999      	ldr	r1, [r3, #24]
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	689a      	ldr	r2, [r3, #8]
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	430a      	orrs	r2, r1
 8008fee:	619a      	str	r2, [r3, #24]
 8008ff0:	e060      	b.n	80090b4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2b04      	cmp	r3, #4
 8008ff6:	d11c      	bne.n	8009032 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8009008:	f000 ff53 	bl	8009eb2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	699a      	ldr	r2, [r3, #24]
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800901a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	6999      	ldr	r1, [r3, #24]
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	689b      	ldr	r3, [r3, #8]
 8009026:	021a      	lsls	r2, r3, #8
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	430a      	orrs	r2, r1
 800902e:	619a      	str	r2, [r3, #24]
 8009030:	e040      	b.n	80090b4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2b08      	cmp	r3, #8
 8009036:	d11b      	bne.n	8009070 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8009048:	f000 ffa0 	bl	8009f8c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	69da      	ldr	r2, [r3, #28]
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f022 020c 	bic.w	r2, r2, #12
 800905a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	69d9      	ldr	r1, [r3, #28]
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	689a      	ldr	r2, [r3, #8]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	430a      	orrs	r2, r1
 800906c:	61da      	str	r2, [r3, #28]
 800906e:	e021      	b.n	80090b4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2b0c      	cmp	r3, #12
 8009074:	d11c      	bne.n	80090b0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8009086:	f000 ffbd 	bl	800a004 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	69da      	ldr	r2, [r3, #28]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009098:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	69d9      	ldr	r1, [r3, #28]
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	021a      	lsls	r2, r3, #8
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	430a      	orrs	r2, r1
 80090ac:	61da      	str	r2, [r3, #28]
 80090ae:	e001      	b.n	80090b4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80090b0:	2301      	movs	r3, #1
 80090b2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80090bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3718      	adds	r7, #24
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
	...

080090c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b086      	sub	sp, #24
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	60b9      	str	r1, [r7, #8]
 80090d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80090d4:	2300      	movs	r3, #0
 80090d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80090de:	2b01      	cmp	r3, #1
 80090e0:	d101      	bne.n	80090e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80090e2:	2302      	movs	r3, #2
 80090e4:	e0ff      	b.n	80092e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	2201      	movs	r2, #1
 80090ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2b14      	cmp	r3, #20
 80090f2:	f200 80f0 	bhi.w	80092d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80090f6:	a201      	add	r2, pc, #4	@ (adr r2, 80090fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80090f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090fc:	08009151 	.word	0x08009151
 8009100:	080092d7 	.word	0x080092d7
 8009104:	080092d7 	.word	0x080092d7
 8009108:	080092d7 	.word	0x080092d7
 800910c:	08009191 	.word	0x08009191
 8009110:	080092d7 	.word	0x080092d7
 8009114:	080092d7 	.word	0x080092d7
 8009118:	080092d7 	.word	0x080092d7
 800911c:	080091d3 	.word	0x080091d3
 8009120:	080092d7 	.word	0x080092d7
 8009124:	080092d7 	.word	0x080092d7
 8009128:	080092d7 	.word	0x080092d7
 800912c:	08009213 	.word	0x08009213
 8009130:	080092d7 	.word	0x080092d7
 8009134:	080092d7 	.word	0x080092d7
 8009138:	080092d7 	.word	0x080092d7
 800913c:	08009255 	.word	0x08009255
 8009140:	080092d7 	.word	0x080092d7
 8009144:	080092d7 	.word	0x080092d7
 8009148:	080092d7 	.word	0x080092d7
 800914c:	08009295 	.word	0x08009295
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	68b9      	ldr	r1, [r7, #8]
 8009156:	4618      	mov	r0, r3
 8009158:	f000 faa4 	bl	80096a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	699a      	ldr	r2, [r3, #24]
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f042 0208 	orr.w	r2, r2, #8
 800916a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	699a      	ldr	r2, [r3, #24]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f022 0204 	bic.w	r2, r2, #4
 800917a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	6999      	ldr	r1, [r3, #24]
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	691a      	ldr	r2, [r3, #16]
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	430a      	orrs	r2, r1
 800918c:	619a      	str	r2, [r3, #24]
      break;
 800918e:	e0a5      	b.n	80092dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68b9      	ldr	r1, [r7, #8]
 8009196:	4618      	mov	r0, r3
 8009198:	f000 fb14 	bl	80097c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	699a      	ldr	r2, [r3, #24]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	699a      	ldr	r2, [r3, #24]
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	6999      	ldr	r1, [r3, #24]
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	691b      	ldr	r3, [r3, #16]
 80091c6:	021a      	lsls	r2, r3, #8
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	430a      	orrs	r2, r1
 80091ce:	619a      	str	r2, [r3, #24]
      break;
 80091d0:	e084      	b.n	80092dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	68b9      	ldr	r1, [r7, #8]
 80091d8:	4618      	mov	r0, r3
 80091da:	f000 fb7d 	bl	80098d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	69da      	ldr	r2, [r3, #28]
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f042 0208 	orr.w	r2, r2, #8
 80091ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	69da      	ldr	r2, [r3, #28]
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f022 0204 	bic.w	r2, r2, #4
 80091fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	69d9      	ldr	r1, [r3, #28]
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	691a      	ldr	r2, [r3, #16]
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	430a      	orrs	r2, r1
 800920e:	61da      	str	r2, [r3, #28]
      break;
 8009210:	e064      	b.n	80092dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	68b9      	ldr	r1, [r7, #8]
 8009218:	4618      	mov	r0, r3
 800921a:	f000 fbe5 	bl	80099e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	69da      	ldr	r2, [r3, #28]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800922c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	69da      	ldr	r2, [r3, #28]
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800923c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	69d9      	ldr	r1, [r3, #28]
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	691b      	ldr	r3, [r3, #16]
 8009248:	021a      	lsls	r2, r3, #8
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	430a      	orrs	r2, r1
 8009250:	61da      	str	r2, [r3, #28]
      break;
 8009252:	e043      	b.n	80092dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	68b9      	ldr	r1, [r7, #8]
 800925a:	4618      	mov	r0, r3
 800925c:	f000 fc2e 	bl	8009abc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f042 0208 	orr.w	r2, r2, #8
 800926e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f022 0204 	bic.w	r2, r2, #4
 800927e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	691a      	ldr	r2, [r3, #16]
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	430a      	orrs	r2, r1
 8009290:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009292:	e023      	b.n	80092dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	68b9      	ldr	r1, [r7, #8]
 800929a:	4618      	mov	r0, r3
 800929c:	f000 fc72 	bl	8009b84 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80092ae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80092be:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	691b      	ldr	r3, [r3, #16]
 80092ca:	021a      	lsls	r2, r3, #8
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	430a      	orrs	r2, r1
 80092d2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80092d4:	e002      	b.n	80092dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80092d6:	2301      	movs	r3, #1
 80092d8:	75fb      	strb	r3, [r7, #23]
      break;
 80092da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2200      	movs	r2, #0
 80092e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80092e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3718      	adds	r7, #24
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
 80092ee:	bf00      	nop

080092f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b084      	sub	sp, #16
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80092fa:	2300      	movs	r3, #0
 80092fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009304:	2b01      	cmp	r3, #1
 8009306:	d101      	bne.n	800930c <HAL_TIM_ConfigClockSource+0x1c>
 8009308:	2302      	movs	r3, #2
 800930a:	e0b6      	b.n	800947a <HAL_TIM_ConfigClockSource+0x18a>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2201      	movs	r2, #1
 8009310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2202      	movs	r2, #2
 8009318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	689b      	ldr	r3, [r3, #8]
 8009322:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800932a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800932e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009336:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	68ba      	ldr	r2, [r7, #8]
 800933e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009348:	d03e      	beq.n	80093c8 <HAL_TIM_ConfigClockSource+0xd8>
 800934a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800934e:	f200 8087 	bhi.w	8009460 <HAL_TIM_ConfigClockSource+0x170>
 8009352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009356:	f000 8086 	beq.w	8009466 <HAL_TIM_ConfigClockSource+0x176>
 800935a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800935e:	d87f      	bhi.n	8009460 <HAL_TIM_ConfigClockSource+0x170>
 8009360:	2b70      	cmp	r3, #112	@ 0x70
 8009362:	d01a      	beq.n	800939a <HAL_TIM_ConfigClockSource+0xaa>
 8009364:	2b70      	cmp	r3, #112	@ 0x70
 8009366:	d87b      	bhi.n	8009460 <HAL_TIM_ConfigClockSource+0x170>
 8009368:	2b60      	cmp	r3, #96	@ 0x60
 800936a:	d050      	beq.n	800940e <HAL_TIM_ConfigClockSource+0x11e>
 800936c:	2b60      	cmp	r3, #96	@ 0x60
 800936e:	d877      	bhi.n	8009460 <HAL_TIM_ConfigClockSource+0x170>
 8009370:	2b50      	cmp	r3, #80	@ 0x50
 8009372:	d03c      	beq.n	80093ee <HAL_TIM_ConfigClockSource+0xfe>
 8009374:	2b50      	cmp	r3, #80	@ 0x50
 8009376:	d873      	bhi.n	8009460 <HAL_TIM_ConfigClockSource+0x170>
 8009378:	2b40      	cmp	r3, #64	@ 0x40
 800937a:	d058      	beq.n	800942e <HAL_TIM_ConfigClockSource+0x13e>
 800937c:	2b40      	cmp	r3, #64	@ 0x40
 800937e:	d86f      	bhi.n	8009460 <HAL_TIM_ConfigClockSource+0x170>
 8009380:	2b30      	cmp	r3, #48	@ 0x30
 8009382:	d064      	beq.n	800944e <HAL_TIM_ConfigClockSource+0x15e>
 8009384:	2b30      	cmp	r3, #48	@ 0x30
 8009386:	d86b      	bhi.n	8009460 <HAL_TIM_ConfigClockSource+0x170>
 8009388:	2b20      	cmp	r3, #32
 800938a:	d060      	beq.n	800944e <HAL_TIM_ConfigClockSource+0x15e>
 800938c:	2b20      	cmp	r3, #32
 800938e:	d867      	bhi.n	8009460 <HAL_TIM_ConfigClockSource+0x170>
 8009390:	2b00      	cmp	r3, #0
 8009392:	d05c      	beq.n	800944e <HAL_TIM_ConfigClockSource+0x15e>
 8009394:	2b10      	cmp	r3, #16
 8009396:	d05a      	beq.n	800944e <HAL_TIM_ConfigClockSource+0x15e>
 8009398:	e062      	b.n	8009460 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80093aa:	f000 fe83 	bl	800a0b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	689b      	ldr	r3, [r3, #8]
 80093b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80093bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	609a      	str	r2, [r3, #8]
      break;
 80093c6:	e04f      	b.n	8009468 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80093d8:	f000 fe6c 	bl	800a0b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	689a      	ldr	r2, [r3, #8]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80093ea:	609a      	str	r2, [r3, #8]
      break;
 80093ec:	e03c      	b.n	8009468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80093fa:	461a      	mov	r2, r3
 80093fc:	f000 fd2a 	bl	8009e54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	2150      	movs	r1, #80	@ 0x50
 8009406:	4618      	mov	r0, r3
 8009408:	f000 fe39 	bl	800a07e <TIM_ITRx_SetConfig>
      break;
 800940c:	e02c      	b.n	8009468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800941a:	461a      	mov	r2, r3
 800941c:	f000 fd86 	bl	8009f2c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2160      	movs	r1, #96	@ 0x60
 8009426:	4618      	mov	r0, r3
 8009428:	f000 fe29 	bl	800a07e <TIM_ITRx_SetConfig>
      break;
 800942c:	e01c      	b.n	8009468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800943a:	461a      	mov	r2, r3
 800943c:	f000 fd0a 	bl	8009e54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	2140      	movs	r1, #64	@ 0x40
 8009446:	4618      	mov	r0, r3
 8009448:	f000 fe19 	bl	800a07e <TIM_ITRx_SetConfig>
      break;
 800944c:	e00c      	b.n	8009468 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681a      	ldr	r2, [r3, #0]
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4619      	mov	r1, r3
 8009458:	4610      	mov	r0, r2
 800945a:	f000 fe10 	bl	800a07e <TIM_ITRx_SetConfig>
      break;
 800945e:	e003      	b.n	8009468 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8009460:	2301      	movs	r3, #1
 8009462:	73fb      	strb	r3, [r7, #15]
      break;
 8009464:	e000      	b.n	8009468 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009466:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2201      	movs	r2, #1
 800946c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2200      	movs	r2, #0
 8009474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009478:	7bfb      	ldrb	r3, [r7, #15]
}
 800947a:	4618      	mov	r0, r3
 800947c:	3710      	adds	r7, #16
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}

08009482 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009482:	b580      	push	{r7, lr}
 8009484:	b082      	sub	sp, #8
 8009486:	af00      	add	r7, sp, #0
 8009488:	6078      	str	r0, [r7, #4]
 800948a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009492:	2b01      	cmp	r3, #1
 8009494:	d101      	bne.n	800949a <HAL_TIM_SlaveConfigSynchro+0x18>
 8009496:	2302      	movs	r3, #2
 8009498:	e031      	b.n	80094fe <HAL_TIM_SlaveConfigSynchro+0x7c>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2201      	movs	r2, #1
 800949e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2202      	movs	r2, #2
 80094a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80094aa:	6839      	ldr	r1, [r7, #0]
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f000 fbcf 	bl	8009c50 <TIM_SlaveTimer_SetConfig>
 80094b2:	4603      	mov	r3, r0
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d009      	beq.n	80094cc <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2201      	movs	r2, #1
 80094bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80094c8:	2301      	movs	r3, #1
 80094ca:	e018      	b.n	80094fe <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	68da      	ldr	r2, [r3, #12]
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80094da:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	68da      	ldr	r2, [r3, #12]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80094ea:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2201      	movs	r2, #1
 80094f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2200      	movs	r2, #0
 80094f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3708      	adds	r7, #8
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}

08009506 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009506:	b480      	push	{r7}
 8009508:	b083      	sub	sp, #12
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800950e:	bf00      	nop
 8009510:	370c      	adds	r7, #12
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr

0800951a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800951a:	b480      	push	{r7}
 800951c:	b083      	sub	sp, #12
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009522:	bf00      	nop
 8009524:	370c      	adds	r7, #12
 8009526:	46bd      	mov	sp, r7
 8009528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952c:	4770      	bx	lr

0800952e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800952e:	b480      	push	{r7}
 8009530:	b083      	sub	sp, #12
 8009532:	af00      	add	r7, sp, #0
 8009534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009536:	bf00      	nop
 8009538:	370c      	adds	r7, #12
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr

08009542 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009542:	b480      	push	{r7}
 8009544:	b083      	sub	sp, #12
 8009546:	af00      	add	r7, sp, #0
 8009548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800954a:	bf00      	nop
 800954c:	370c      	adds	r7, #12
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr
	...

08009558 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009558:	b480      	push	{r7}
 800955a:	b085      	sub	sp, #20
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	4a46      	ldr	r2, [pc, #280]	@ (8009684 <TIM_Base_SetConfig+0x12c>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d013      	beq.n	8009598 <TIM_Base_SetConfig+0x40>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009576:	d00f      	beq.n	8009598 <TIM_Base_SetConfig+0x40>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	4a43      	ldr	r2, [pc, #268]	@ (8009688 <TIM_Base_SetConfig+0x130>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d00b      	beq.n	8009598 <TIM_Base_SetConfig+0x40>
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	4a42      	ldr	r2, [pc, #264]	@ (800968c <TIM_Base_SetConfig+0x134>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d007      	beq.n	8009598 <TIM_Base_SetConfig+0x40>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	4a41      	ldr	r2, [pc, #260]	@ (8009690 <TIM_Base_SetConfig+0x138>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d003      	beq.n	8009598 <TIM_Base_SetConfig+0x40>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	4a40      	ldr	r2, [pc, #256]	@ (8009694 <TIM_Base_SetConfig+0x13c>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d108      	bne.n	80095aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800959e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	68fa      	ldr	r2, [r7, #12]
 80095a6:	4313      	orrs	r3, r2
 80095a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	4a35      	ldr	r2, [pc, #212]	@ (8009684 <TIM_Base_SetConfig+0x12c>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d01f      	beq.n	80095f2 <TIM_Base_SetConfig+0x9a>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095b8:	d01b      	beq.n	80095f2 <TIM_Base_SetConfig+0x9a>
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	4a32      	ldr	r2, [pc, #200]	@ (8009688 <TIM_Base_SetConfig+0x130>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d017      	beq.n	80095f2 <TIM_Base_SetConfig+0x9a>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	4a31      	ldr	r2, [pc, #196]	@ (800968c <TIM_Base_SetConfig+0x134>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d013      	beq.n	80095f2 <TIM_Base_SetConfig+0x9a>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	4a30      	ldr	r2, [pc, #192]	@ (8009690 <TIM_Base_SetConfig+0x138>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d00f      	beq.n	80095f2 <TIM_Base_SetConfig+0x9a>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	4a2f      	ldr	r2, [pc, #188]	@ (8009694 <TIM_Base_SetConfig+0x13c>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d00b      	beq.n	80095f2 <TIM_Base_SetConfig+0x9a>
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	4a2e      	ldr	r2, [pc, #184]	@ (8009698 <TIM_Base_SetConfig+0x140>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d007      	beq.n	80095f2 <TIM_Base_SetConfig+0x9a>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	4a2d      	ldr	r2, [pc, #180]	@ (800969c <TIM_Base_SetConfig+0x144>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d003      	beq.n	80095f2 <TIM_Base_SetConfig+0x9a>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	4a2c      	ldr	r2, [pc, #176]	@ (80096a0 <TIM_Base_SetConfig+0x148>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d108      	bne.n	8009604 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80095f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	68fa      	ldr	r2, [r7, #12]
 8009600:	4313      	orrs	r3, r2
 8009602:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	695b      	ldr	r3, [r3, #20]
 800960e:	4313      	orrs	r3, r2
 8009610:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	68fa      	ldr	r2, [r7, #12]
 8009616:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	689a      	ldr	r2, [r3, #8]
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	4a16      	ldr	r2, [pc, #88]	@ (8009684 <TIM_Base_SetConfig+0x12c>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d00f      	beq.n	8009650 <TIM_Base_SetConfig+0xf8>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	4a18      	ldr	r2, [pc, #96]	@ (8009694 <TIM_Base_SetConfig+0x13c>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d00b      	beq.n	8009650 <TIM_Base_SetConfig+0xf8>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	4a17      	ldr	r2, [pc, #92]	@ (8009698 <TIM_Base_SetConfig+0x140>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d007      	beq.n	8009650 <TIM_Base_SetConfig+0xf8>
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	4a16      	ldr	r2, [pc, #88]	@ (800969c <TIM_Base_SetConfig+0x144>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d003      	beq.n	8009650 <TIM_Base_SetConfig+0xf8>
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	4a15      	ldr	r2, [pc, #84]	@ (80096a0 <TIM_Base_SetConfig+0x148>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d103      	bne.n	8009658 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	691a      	ldr	r2, [r3, #16]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2201      	movs	r2, #1
 800965c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	691b      	ldr	r3, [r3, #16]
 8009662:	f003 0301 	and.w	r3, r3, #1
 8009666:	2b01      	cmp	r3, #1
 8009668:	d105      	bne.n	8009676 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	691b      	ldr	r3, [r3, #16]
 800966e:	f023 0201 	bic.w	r2, r3, #1
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	611a      	str	r2, [r3, #16]
  }
}
 8009676:	bf00      	nop
 8009678:	3714      	adds	r7, #20
 800967a:	46bd      	mov	sp, r7
 800967c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009680:	4770      	bx	lr
 8009682:	bf00      	nop
 8009684:	40012c00 	.word	0x40012c00
 8009688:	40000400 	.word	0x40000400
 800968c:	40000800 	.word	0x40000800
 8009690:	40000c00 	.word	0x40000c00
 8009694:	40013400 	.word	0x40013400
 8009698:	40014000 	.word	0x40014000
 800969c:	40014400 	.word	0x40014400
 80096a0:	40014800 	.word	0x40014800

080096a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b087      	sub	sp, #28
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6a1b      	ldr	r3, [r3, #32]
 80096b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6a1b      	ldr	r3, [r3, #32]
 80096b8:	f023 0201 	bic.w	r2, r3, #1
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	699b      	ldr	r3, [r3, #24]
 80096ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	f023 0303 	bic.w	r3, r3, #3
 80096de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	68fa      	ldr	r2, [r7, #12]
 80096e6:	4313      	orrs	r3, r2
 80096e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	f023 0302 	bic.w	r3, r3, #2
 80096f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	689b      	ldr	r3, [r3, #8]
 80096f6:	697a      	ldr	r2, [r7, #20]
 80096f8:	4313      	orrs	r3, r2
 80096fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	4a2c      	ldr	r2, [pc, #176]	@ (80097b0 <TIM_OC1_SetConfig+0x10c>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d00f      	beq.n	8009724 <TIM_OC1_SetConfig+0x80>
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	4a2b      	ldr	r2, [pc, #172]	@ (80097b4 <TIM_OC1_SetConfig+0x110>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d00b      	beq.n	8009724 <TIM_OC1_SetConfig+0x80>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4a2a      	ldr	r2, [pc, #168]	@ (80097b8 <TIM_OC1_SetConfig+0x114>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d007      	beq.n	8009724 <TIM_OC1_SetConfig+0x80>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	4a29      	ldr	r2, [pc, #164]	@ (80097bc <TIM_OC1_SetConfig+0x118>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d003      	beq.n	8009724 <TIM_OC1_SetConfig+0x80>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	4a28      	ldr	r2, [pc, #160]	@ (80097c0 <TIM_OC1_SetConfig+0x11c>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d10c      	bne.n	800973e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	f023 0308 	bic.w	r3, r3, #8
 800972a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	68db      	ldr	r3, [r3, #12]
 8009730:	697a      	ldr	r2, [r7, #20]
 8009732:	4313      	orrs	r3, r2
 8009734:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009736:	697b      	ldr	r3, [r7, #20]
 8009738:	f023 0304 	bic.w	r3, r3, #4
 800973c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	4a1b      	ldr	r2, [pc, #108]	@ (80097b0 <TIM_OC1_SetConfig+0x10c>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d00f      	beq.n	8009766 <TIM_OC1_SetConfig+0xc2>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	4a1a      	ldr	r2, [pc, #104]	@ (80097b4 <TIM_OC1_SetConfig+0x110>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d00b      	beq.n	8009766 <TIM_OC1_SetConfig+0xc2>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	4a19      	ldr	r2, [pc, #100]	@ (80097b8 <TIM_OC1_SetConfig+0x114>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d007      	beq.n	8009766 <TIM_OC1_SetConfig+0xc2>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	4a18      	ldr	r2, [pc, #96]	@ (80097bc <TIM_OC1_SetConfig+0x118>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d003      	beq.n	8009766 <TIM_OC1_SetConfig+0xc2>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	4a17      	ldr	r2, [pc, #92]	@ (80097c0 <TIM_OC1_SetConfig+0x11c>)
 8009762:	4293      	cmp	r3, r2
 8009764:	d111      	bne.n	800978a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800976c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	695b      	ldr	r3, [r3, #20]
 800977a:	693a      	ldr	r2, [r7, #16]
 800977c:	4313      	orrs	r3, r2
 800977e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	699b      	ldr	r3, [r3, #24]
 8009784:	693a      	ldr	r2, [r7, #16]
 8009786:	4313      	orrs	r3, r2
 8009788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	693a      	ldr	r2, [r7, #16]
 800978e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	685a      	ldr	r2, [r3, #4]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	697a      	ldr	r2, [r7, #20]
 80097a2:	621a      	str	r2, [r3, #32]
}
 80097a4:	bf00      	nop
 80097a6:	371c      	adds	r7, #28
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr
 80097b0:	40012c00 	.word	0x40012c00
 80097b4:	40013400 	.word	0x40013400
 80097b8:	40014000 	.word	0x40014000
 80097bc:	40014400 	.word	0x40014400
 80097c0:	40014800 	.word	0x40014800

080097c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b087      	sub	sp, #28
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a1b      	ldr	r3, [r3, #32]
 80097d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6a1b      	ldr	r3, [r3, #32]
 80097d8:	f023 0210 	bic.w	r2, r3, #16
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	699b      	ldr	r3, [r3, #24]
 80097ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80097f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80097fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	021b      	lsls	r3, r3, #8
 8009806:	68fa      	ldr	r2, [r7, #12]
 8009808:	4313      	orrs	r3, r2
 800980a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	f023 0320 	bic.w	r3, r3, #32
 8009812:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	689b      	ldr	r3, [r3, #8]
 8009818:	011b      	lsls	r3, r3, #4
 800981a:	697a      	ldr	r2, [r7, #20]
 800981c:	4313      	orrs	r3, r2
 800981e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	4a28      	ldr	r2, [pc, #160]	@ (80098c4 <TIM_OC2_SetConfig+0x100>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d003      	beq.n	8009830 <TIM_OC2_SetConfig+0x6c>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	4a27      	ldr	r2, [pc, #156]	@ (80098c8 <TIM_OC2_SetConfig+0x104>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d10d      	bne.n	800984c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009836:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	68db      	ldr	r3, [r3, #12]
 800983c:	011b      	lsls	r3, r3, #4
 800983e:	697a      	ldr	r2, [r7, #20]
 8009840:	4313      	orrs	r3, r2
 8009842:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800984a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	4a1d      	ldr	r2, [pc, #116]	@ (80098c4 <TIM_OC2_SetConfig+0x100>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d00f      	beq.n	8009874 <TIM_OC2_SetConfig+0xb0>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	4a1c      	ldr	r2, [pc, #112]	@ (80098c8 <TIM_OC2_SetConfig+0x104>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d00b      	beq.n	8009874 <TIM_OC2_SetConfig+0xb0>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	4a1b      	ldr	r2, [pc, #108]	@ (80098cc <TIM_OC2_SetConfig+0x108>)
 8009860:	4293      	cmp	r3, r2
 8009862:	d007      	beq.n	8009874 <TIM_OC2_SetConfig+0xb0>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	4a1a      	ldr	r2, [pc, #104]	@ (80098d0 <TIM_OC2_SetConfig+0x10c>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d003      	beq.n	8009874 <TIM_OC2_SetConfig+0xb0>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	4a19      	ldr	r2, [pc, #100]	@ (80098d4 <TIM_OC2_SetConfig+0x110>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d113      	bne.n	800989c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009874:	693b      	ldr	r3, [r7, #16]
 8009876:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800987a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009882:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	695b      	ldr	r3, [r3, #20]
 8009888:	009b      	lsls	r3, r3, #2
 800988a:	693a      	ldr	r2, [r7, #16]
 800988c:	4313      	orrs	r3, r2
 800988e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	699b      	ldr	r3, [r3, #24]
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	693a      	ldr	r2, [r7, #16]
 8009898:	4313      	orrs	r3, r2
 800989a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	693a      	ldr	r2, [r7, #16]
 80098a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	68fa      	ldr	r2, [r7, #12]
 80098a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	685a      	ldr	r2, [r3, #4]
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	697a      	ldr	r2, [r7, #20]
 80098b4:	621a      	str	r2, [r3, #32]
}
 80098b6:	bf00      	nop
 80098b8:	371c      	adds	r7, #28
 80098ba:	46bd      	mov	sp, r7
 80098bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c0:	4770      	bx	lr
 80098c2:	bf00      	nop
 80098c4:	40012c00 	.word	0x40012c00
 80098c8:	40013400 	.word	0x40013400
 80098cc:	40014000 	.word	0x40014000
 80098d0:	40014400 	.word	0x40014400
 80098d4:	40014800 	.word	0x40014800

080098d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80098d8:	b480      	push	{r7}
 80098da:	b087      	sub	sp, #28
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
 80098e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6a1b      	ldr	r3, [r3, #32]
 80098e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6a1b      	ldr	r3, [r3, #32]
 80098ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	69db      	ldr	r3, [r3, #28]
 80098fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800990a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f023 0303 	bic.w	r3, r3, #3
 8009912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	68fa      	ldr	r2, [r7, #12]
 800991a:	4313      	orrs	r3, r2
 800991c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800991e:	697b      	ldr	r3, [r7, #20]
 8009920:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	689b      	ldr	r3, [r3, #8]
 800992a:	021b      	lsls	r3, r3, #8
 800992c:	697a      	ldr	r2, [r7, #20]
 800992e:	4313      	orrs	r3, r2
 8009930:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	4a27      	ldr	r2, [pc, #156]	@ (80099d4 <TIM_OC3_SetConfig+0xfc>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d003      	beq.n	8009942 <TIM_OC3_SetConfig+0x6a>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	4a26      	ldr	r2, [pc, #152]	@ (80099d8 <TIM_OC3_SetConfig+0x100>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d10d      	bne.n	800995e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009948:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	68db      	ldr	r3, [r3, #12]
 800994e:	021b      	lsls	r3, r3, #8
 8009950:	697a      	ldr	r2, [r7, #20]
 8009952:	4313      	orrs	r3, r2
 8009954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800995c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	4a1c      	ldr	r2, [pc, #112]	@ (80099d4 <TIM_OC3_SetConfig+0xfc>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d00f      	beq.n	8009986 <TIM_OC3_SetConfig+0xae>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	4a1b      	ldr	r2, [pc, #108]	@ (80099d8 <TIM_OC3_SetConfig+0x100>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d00b      	beq.n	8009986 <TIM_OC3_SetConfig+0xae>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	4a1a      	ldr	r2, [pc, #104]	@ (80099dc <TIM_OC3_SetConfig+0x104>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d007      	beq.n	8009986 <TIM_OC3_SetConfig+0xae>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	4a19      	ldr	r2, [pc, #100]	@ (80099e0 <TIM_OC3_SetConfig+0x108>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d003      	beq.n	8009986 <TIM_OC3_SetConfig+0xae>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	4a18      	ldr	r2, [pc, #96]	@ (80099e4 <TIM_OC3_SetConfig+0x10c>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d113      	bne.n	80099ae <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800998c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	695b      	ldr	r3, [r3, #20]
 800999a:	011b      	lsls	r3, r3, #4
 800999c:	693a      	ldr	r2, [r7, #16]
 800999e:	4313      	orrs	r3, r2
 80099a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	699b      	ldr	r3, [r3, #24]
 80099a6:	011b      	lsls	r3, r3, #4
 80099a8:	693a      	ldr	r2, [r7, #16]
 80099aa:	4313      	orrs	r3, r2
 80099ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	693a      	ldr	r2, [r7, #16]
 80099b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	68fa      	ldr	r2, [r7, #12]
 80099b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	685a      	ldr	r2, [r3, #4]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	697a      	ldr	r2, [r7, #20]
 80099c6:	621a      	str	r2, [r3, #32]
}
 80099c8:	bf00      	nop
 80099ca:	371c      	adds	r7, #28
 80099cc:	46bd      	mov	sp, r7
 80099ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d2:	4770      	bx	lr
 80099d4:	40012c00 	.word	0x40012c00
 80099d8:	40013400 	.word	0x40013400
 80099dc:	40014000 	.word	0x40014000
 80099e0:	40014400 	.word	0x40014400
 80099e4:	40014800 	.word	0x40014800

080099e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b087      	sub	sp, #28
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6a1b      	ldr	r3, [r3, #32]
 80099f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6a1b      	ldr	r3, [r3, #32]
 80099fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	69db      	ldr	r3, [r3, #28]
 8009a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	021b      	lsls	r3, r3, #8
 8009a2a:	68fa      	ldr	r2, [r7, #12]
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009a36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	689b      	ldr	r3, [r3, #8]
 8009a3c:	031b      	lsls	r3, r3, #12
 8009a3e:	693a      	ldr	r2, [r7, #16]
 8009a40:	4313      	orrs	r3, r2
 8009a42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	4a18      	ldr	r2, [pc, #96]	@ (8009aa8 <TIM_OC4_SetConfig+0xc0>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d00f      	beq.n	8009a6c <TIM_OC4_SetConfig+0x84>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	4a17      	ldr	r2, [pc, #92]	@ (8009aac <TIM_OC4_SetConfig+0xc4>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d00b      	beq.n	8009a6c <TIM_OC4_SetConfig+0x84>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	4a16      	ldr	r2, [pc, #88]	@ (8009ab0 <TIM_OC4_SetConfig+0xc8>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d007      	beq.n	8009a6c <TIM_OC4_SetConfig+0x84>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a15      	ldr	r2, [pc, #84]	@ (8009ab4 <TIM_OC4_SetConfig+0xcc>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d003      	beq.n	8009a6c <TIM_OC4_SetConfig+0x84>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	4a14      	ldr	r2, [pc, #80]	@ (8009ab8 <TIM_OC4_SetConfig+0xd0>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d109      	bne.n	8009a80 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009a72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	695b      	ldr	r3, [r3, #20]
 8009a78:	019b      	lsls	r3, r3, #6
 8009a7a:	697a      	ldr	r2, [r7, #20]
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	697a      	ldr	r2, [r7, #20]
 8009a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	68fa      	ldr	r2, [r7, #12]
 8009a8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	685a      	ldr	r2, [r3, #4]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	693a      	ldr	r2, [r7, #16]
 8009a98:	621a      	str	r2, [r3, #32]
}
 8009a9a:	bf00      	nop
 8009a9c:	371c      	adds	r7, #28
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa4:	4770      	bx	lr
 8009aa6:	bf00      	nop
 8009aa8:	40012c00 	.word	0x40012c00
 8009aac:	40013400 	.word	0x40013400
 8009ab0:	40014000 	.word	0x40014000
 8009ab4:	40014400 	.word	0x40014400
 8009ab8:	40014800 	.word	0x40014800

08009abc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b087      	sub	sp, #28
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6a1b      	ldr	r3, [r3, #32]
 8009aca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6a1b      	ldr	r3, [r3, #32]
 8009ad0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009aee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	68fa      	ldr	r2, [r7, #12]
 8009af6:	4313      	orrs	r3, r2
 8009af8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009afa:	693b      	ldr	r3, [r7, #16]
 8009afc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009b00:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	689b      	ldr	r3, [r3, #8]
 8009b06:	041b      	lsls	r3, r3, #16
 8009b08:	693a      	ldr	r2, [r7, #16]
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	4a17      	ldr	r2, [pc, #92]	@ (8009b70 <TIM_OC5_SetConfig+0xb4>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d00f      	beq.n	8009b36 <TIM_OC5_SetConfig+0x7a>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	4a16      	ldr	r2, [pc, #88]	@ (8009b74 <TIM_OC5_SetConfig+0xb8>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d00b      	beq.n	8009b36 <TIM_OC5_SetConfig+0x7a>
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	4a15      	ldr	r2, [pc, #84]	@ (8009b78 <TIM_OC5_SetConfig+0xbc>)
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d007      	beq.n	8009b36 <TIM_OC5_SetConfig+0x7a>
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	4a14      	ldr	r2, [pc, #80]	@ (8009b7c <TIM_OC5_SetConfig+0xc0>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d003      	beq.n	8009b36 <TIM_OC5_SetConfig+0x7a>
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	4a13      	ldr	r2, [pc, #76]	@ (8009b80 <TIM_OC5_SetConfig+0xc4>)
 8009b32:	4293      	cmp	r3, r2
 8009b34:	d109      	bne.n	8009b4a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b3c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	695b      	ldr	r3, [r3, #20]
 8009b42:	021b      	lsls	r3, r3, #8
 8009b44:	697a      	ldr	r2, [r7, #20]
 8009b46:	4313      	orrs	r3, r2
 8009b48:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	697a      	ldr	r2, [r7, #20]
 8009b4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	68fa      	ldr	r2, [r7, #12]
 8009b54:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	685a      	ldr	r2, [r3, #4]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	693a      	ldr	r2, [r7, #16]
 8009b62:	621a      	str	r2, [r3, #32]
}
 8009b64:	bf00      	nop
 8009b66:	371c      	adds	r7, #28
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6e:	4770      	bx	lr
 8009b70:	40012c00 	.word	0x40012c00
 8009b74:	40013400 	.word	0x40013400
 8009b78:	40014000 	.word	0x40014000
 8009b7c:	40014400 	.word	0x40014400
 8009b80:	40014800 	.word	0x40014800

08009b84 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009b84:	b480      	push	{r7}
 8009b86:	b087      	sub	sp, #28
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
 8009b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6a1b      	ldr	r3, [r3, #32]
 8009b92:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6a1b      	ldr	r3, [r3, #32]
 8009b98:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009bb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009bb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	021b      	lsls	r3, r3, #8
 8009bbe:	68fa      	ldr	r2, [r7, #12]
 8009bc0:	4313      	orrs	r3, r2
 8009bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009bca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	689b      	ldr	r3, [r3, #8]
 8009bd0:	051b      	lsls	r3, r3, #20
 8009bd2:	693a      	ldr	r2, [r7, #16]
 8009bd4:	4313      	orrs	r3, r2
 8009bd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	4a18      	ldr	r2, [pc, #96]	@ (8009c3c <TIM_OC6_SetConfig+0xb8>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d00f      	beq.n	8009c00 <TIM_OC6_SetConfig+0x7c>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	4a17      	ldr	r2, [pc, #92]	@ (8009c40 <TIM_OC6_SetConfig+0xbc>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d00b      	beq.n	8009c00 <TIM_OC6_SetConfig+0x7c>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	4a16      	ldr	r2, [pc, #88]	@ (8009c44 <TIM_OC6_SetConfig+0xc0>)
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d007      	beq.n	8009c00 <TIM_OC6_SetConfig+0x7c>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	4a15      	ldr	r2, [pc, #84]	@ (8009c48 <TIM_OC6_SetConfig+0xc4>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d003      	beq.n	8009c00 <TIM_OC6_SetConfig+0x7c>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	4a14      	ldr	r2, [pc, #80]	@ (8009c4c <TIM_OC6_SetConfig+0xc8>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d109      	bne.n	8009c14 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009c06:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	695b      	ldr	r3, [r3, #20]
 8009c0c:	029b      	lsls	r3, r3, #10
 8009c0e:	697a      	ldr	r2, [r7, #20]
 8009c10:	4313      	orrs	r3, r2
 8009c12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	697a      	ldr	r2, [r7, #20]
 8009c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	68fa      	ldr	r2, [r7, #12]
 8009c1e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	685a      	ldr	r2, [r3, #4]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	693a      	ldr	r2, [r7, #16]
 8009c2c:	621a      	str	r2, [r3, #32]
}
 8009c2e:	bf00      	nop
 8009c30:	371c      	adds	r7, #28
 8009c32:	46bd      	mov	sp, r7
 8009c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c38:	4770      	bx	lr
 8009c3a:	bf00      	nop
 8009c3c:	40012c00 	.word	0x40012c00
 8009c40:	40013400 	.word	0x40013400
 8009c44:	40014000 	.word	0x40014000
 8009c48:	40014400 	.word	0x40014400
 8009c4c:	40014800 	.word	0x40014800

08009c50 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b086      	sub	sp, #24
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	689b      	ldr	r3, [r3, #8]
 8009c64:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c66:	693b      	ldr	r3, [r7, #16]
 8009c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c6c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	685b      	ldr	r3, [r3, #4]
 8009c72:	693a      	ldr	r2, [r7, #16]
 8009c74:	4313      	orrs	r3, r2
 8009c76:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009c7e:	f023 0307 	bic.w	r3, r3, #7
 8009c82:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	693a      	ldr	r2, [r7, #16]
 8009c8a:	4313      	orrs	r3, r2
 8009c8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	693a      	ldr	r2, [r7, #16]
 8009c94:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	2b70      	cmp	r3, #112	@ 0x70
 8009c9c:	d01a      	beq.n	8009cd4 <TIM_SlaveTimer_SetConfig+0x84>
 8009c9e:	2b70      	cmp	r3, #112	@ 0x70
 8009ca0:	d860      	bhi.n	8009d64 <TIM_SlaveTimer_SetConfig+0x114>
 8009ca2:	2b60      	cmp	r3, #96	@ 0x60
 8009ca4:	d054      	beq.n	8009d50 <TIM_SlaveTimer_SetConfig+0x100>
 8009ca6:	2b60      	cmp	r3, #96	@ 0x60
 8009ca8:	d85c      	bhi.n	8009d64 <TIM_SlaveTimer_SetConfig+0x114>
 8009caa:	2b50      	cmp	r3, #80	@ 0x50
 8009cac:	d046      	beq.n	8009d3c <TIM_SlaveTimer_SetConfig+0xec>
 8009cae:	2b50      	cmp	r3, #80	@ 0x50
 8009cb0:	d858      	bhi.n	8009d64 <TIM_SlaveTimer_SetConfig+0x114>
 8009cb2:	2b40      	cmp	r3, #64	@ 0x40
 8009cb4:	d019      	beq.n	8009cea <TIM_SlaveTimer_SetConfig+0x9a>
 8009cb6:	2b40      	cmp	r3, #64	@ 0x40
 8009cb8:	d854      	bhi.n	8009d64 <TIM_SlaveTimer_SetConfig+0x114>
 8009cba:	2b30      	cmp	r3, #48	@ 0x30
 8009cbc:	d055      	beq.n	8009d6a <TIM_SlaveTimer_SetConfig+0x11a>
 8009cbe:	2b30      	cmp	r3, #48	@ 0x30
 8009cc0:	d850      	bhi.n	8009d64 <TIM_SlaveTimer_SetConfig+0x114>
 8009cc2:	2b20      	cmp	r3, #32
 8009cc4:	d051      	beq.n	8009d6a <TIM_SlaveTimer_SetConfig+0x11a>
 8009cc6:	2b20      	cmp	r3, #32
 8009cc8:	d84c      	bhi.n	8009d64 <TIM_SlaveTimer_SetConfig+0x114>
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d04d      	beq.n	8009d6a <TIM_SlaveTimer_SetConfig+0x11a>
 8009cce:	2b10      	cmp	r3, #16
 8009cd0:	d04b      	beq.n	8009d6a <TIM_SlaveTimer_SetConfig+0x11a>
 8009cd2:	e047      	b.n	8009d64 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8009ce4:	f000 f9e6 	bl	800a0b4 <TIM_ETR_SetConfig>
      break;
 8009ce8:	e040      	b.n	8009d6c <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	2b05      	cmp	r3, #5
 8009cf0:	d101      	bne.n	8009cf6 <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	e03b      	b.n	8009d6e <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	6a1b      	ldr	r3, [r3, #32]
 8009cfc:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	6a1a      	ldr	r2, [r3, #32]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f022 0201 	bic.w	r2, r2, #1
 8009d0c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	699b      	ldr	r3, [r3, #24]
 8009d14:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d1c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	691b      	ldr	r3, [r3, #16]
 8009d22:	011b      	lsls	r3, r3, #4
 8009d24:	68ba      	ldr	r2, [r7, #8]
 8009d26:	4313      	orrs	r3, r2
 8009d28:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	68ba      	ldr	r2, [r7, #8]
 8009d30:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	68fa      	ldr	r2, [r7, #12]
 8009d38:	621a      	str	r2, [r3, #32]
      break;
 8009d3a:	e017      	b.n	8009d6c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d48:	461a      	mov	r2, r3
 8009d4a:	f000 f883 	bl	8009e54 <TIM_TI1_ConfigInputStage>
      break;
 8009d4e:	e00d      	b.n	8009d6c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009d5c:	461a      	mov	r2, r3
 8009d5e:	f000 f8e5 	bl	8009f2c <TIM_TI2_ConfigInputStage>
      break;
 8009d62:	e003      	b.n	8009d6c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8009d64:	2301      	movs	r3, #1
 8009d66:	75fb      	strb	r3, [r7, #23]
      break;
 8009d68:	e000      	b.n	8009d6c <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8009d6a:	bf00      	nop
  }

  return status;
 8009d6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3718      	adds	r7, #24
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}
	...

08009d78 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b087      	sub	sp, #28
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	60f8      	str	r0, [r7, #12]
 8009d80:	60b9      	str	r1, [r7, #8]
 8009d82:	607a      	str	r2, [r7, #4]
 8009d84:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	6a1b      	ldr	r3, [r3, #32]
 8009d8a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	6a1b      	ldr	r3, [r3, #32]
 8009d90:	f023 0201 	bic.w	r2, r3, #1
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	699b      	ldr	r3, [r3, #24]
 8009d9c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	4a26      	ldr	r2, [pc, #152]	@ (8009e3c <TIM_TI1_SetConfig+0xc4>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	d017      	beq.n	8009dd6 <TIM_TI1_SetConfig+0x5e>
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009dac:	d013      	beq.n	8009dd6 <TIM_TI1_SetConfig+0x5e>
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	4a23      	ldr	r2, [pc, #140]	@ (8009e40 <TIM_TI1_SetConfig+0xc8>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d00f      	beq.n	8009dd6 <TIM_TI1_SetConfig+0x5e>
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	4a22      	ldr	r2, [pc, #136]	@ (8009e44 <TIM_TI1_SetConfig+0xcc>)
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d00b      	beq.n	8009dd6 <TIM_TI1_SetConfig+0x5e>
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	4a21      	ldr	r2, [pc, #132]	@ (8009e48 <TIM_TI1_SetConfig+0xd0>)
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	d007      	beq.n	8009dd6 <TIM_TI1_SetConfig+0x5e>
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	4a20      	ldr	r2, [pc, #128]	@ (8009e4c <TIM_TI1_SetConfig+0xd4>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d003      	beq.n	8009dd6 <TIM_TI1_SetConfig+0x5e>
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	4a1f      	ldr	r2, [pc, #124]	@ (8009e50 <TIM_TI1_SetConfig+0xd8>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d101      	bne.n	8009dda <TIM_TI1_SetConfig+0x62>
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	e000      	b.n	8009ddc <TIM_TI1_SetConfig+0x64>
 8009dda:	2300      	movs	r3, #0
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d008      	beq.n	8009df2 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009de0:	697b      	ldr	r3, [r7, #20]
 8009de2:	f023 0303 	bic.w	r3, r3, #3
 8009de6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009de8:	697a      	ldr	r2, [r7, #20]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4313      	orrs	r3, r2
 8009dee:	617b      	str	r3, [r7, #20]
 8009df0:	e003      	b.n	8009dfa <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	f043 0301 	orr.w	r3, r3, #1
 8009df8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009e00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	011b      	lsls	r3, r3, #4
 8009e06:	b2db      	uxtb	r3, r3
 8009e08:	697a      	ldr	r2, [r7, #20]
 8009e0a:	4313      	orrs	r3, r2
 8009e0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009e0e:	693b      	ldr	r3, [r7, #16]
 8009e10:	f023 030a 	bic.w	r3, r3, #10
 8009e14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	f003 030a 	and.w	r3, r3, #10
 8009e1c:	693a      	ldr	r2, [r7, #16]
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	697a      	ldr	r2, [r7, #20]
 8009e26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	693a      	ldr	r2, [r7, #16]
 8009e2c:	621a      	str	r2, [r3, #32]
}
 8009e2e:	bf00      	nop
 8009e30:	371c      	adds	r7, #28
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr
 8009e3a:	bf00      	nop
 8009e3c:	40012c00 	.word	0x40012c00
 8009e40:	40000400 	.word	0x40000400
 8009e44:	40000800 	.word	0x40000800
 8009e48:	40000c00 	.word	0x40000c00
 8009e4c:	40013400 	.word	0x40013400
 8009e50:	40014000 	.word	0x40014000

08009e54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b087      	sub	sp, #28
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	60f8      	str	r0, [r7, #12]
 8009e5c:	60b9      	str	r1, [r7, #8]
 8009e5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	6a1b      	ldr	r3, [r3, #32]
 8009e64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	6a1b      	ldr	r3, [r3, #32]
 8009e6a:	f023 0201 	bic.w	r2, r3, #1
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	699b      	ldr	r3, [r3, #24]
 8009e76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009e7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	011b      	lsls	r3, r3, #4
 8009e84:	693a      	ldr	r2, [r7, #16]
 8009e86:	4313      	orrs	r3, r2
 8009e88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	f023 030a 	bic.w	r3, r3, #10
 8009e90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009e92:	697a      	ldr	r2, [r7, #20]
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	4313      	orrs	r3, r2
 8009e98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	693a      	ldr	r2, [r7, #16]
 8009e9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	697a      	ldr	r2, [r7, #20]
 8009ea4:	621a      	str	r2, [r3, #32]
}
 8009ea6:	bf00      	nop
 8009ea8:	371c      	adds	r7, #28
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr

08009eb2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009eb2:	b480      	push	{r7}
 8009eb4:	b087      	sub	sp, #28
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	60f8      	str	r0, [r7, #12]
 8009eba:	60b9      	str	r1, [r7, #8]
 8009ebc:	607a      	str	r2, [r7, #4]
 8009ebe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	6a1b      	ldr	r3, [r3, #32]
 8009ec4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	6a1b      	ldr	r3, [r3, #32]
 8009eca:	f023 0210 	bic.w	r2, r3, #16
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	699b      	ldr	r3, [r3, #24]
 8009ed6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ede:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	021b      	lsls	r3, r3, #8
 8009ee4:	693a      	ldr	r2, [r7, #16]
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009ef0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	031b      	lsls	r3, r3, #12
 8009ef6:	b29b      	uxth	r3, r3
 8009ef8:	693a      	ldr	r2, [r7, #16]
 8009efa:	4313      	orrs	r3, r2
 8009efc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009efe:	697b      	ldr	r3, [r7, #20]
 8009f00:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009f04:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	011b      	lsls	r3, r3, #4
 8009f0a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009f0e:	697a      	ldr	r2, [r7, #20]
 8009f10:	4313      	orrs	r3, r2
 8009f12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	693a      	ldr	r2, [r7, #16]
 8009f18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	697a      	ldr	r2, [r7, #20]
 8009f1e:	621a      	str	r2, [r3, #32]
}
 8009f20:	bf00      	nop
 8009f22:	371c      	adds	r7, #28
 8009f24:	46bd      	mov	sp, r7
 8009f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2a:	4770      	bx	lr

08009f2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b087      	sub	sp, #28
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	60f8      	str	r0, [r7, #12]
 8009f34:	60b9      	str	r1, [r7, #8]
 8009f36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	6a1b      	ldr	r3, [r3, #32]
 8009f3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	6a1b      	ldr	r3, [r3, #32]
 8009f42:	f023 0210 	bic.w	r2, r3, #16
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	699b      	ldr	r3, [r3, #24]
 8009f4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009f50:	693b      	ldr	r3, [r7, #16]
 8009f52:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009f56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	031b      	lsls	r3, r3, #12
 8009f5c:	693a      	ldr	r2, [r7, #16]
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009f68:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009f6a:	68bb      	ldr	r3, [r7, #8]
 8009f6c:	011b      	lsls	r3, r3, #4
 8009f6e:	697a      	ldr	r2, [r7, #20]
 8009f70:	4313      	orrs	r3, r2
 8009f72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	693a      	ldr	r2, [r7, #16]
 8009f78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	697a      	ldr	r2, [r7, #20]
 8009f7e:	621a      	str	r2, [r3, #32]
}
 8009f80:	bf00      	nop
 8009f82:	371c      	adds	r7, #28
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b087      	sub	sp, #28
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	60f8      	str	r0, [r7, #12]
 8009f94:	60b9      	str	r1, [r7, #8]
 8009f96:	607a      	str	r2, [r7, #4]
 8009f98:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	6a1b      	ldr	r3, [r3, #32]
 8009f9e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	6a1b      	ldr	r3, [r3, #32]
 8009fa4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	69db      	ldr	r3, [r3, #28]
 8009fb0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	f023 0303 	bic.w	r3, r3, #3
 8009fb8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8009fba:	693a      	ldr	r2, [r7, #16]
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009fc2:	693b      	ldr	r3, [r7, #16]
 8009fc4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009fc8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	011b      	lsls	r3, r3, #4
 8009fce:	b2db      	uxtb	r3, r3
 8009fd0:	693a      	ldr	r2, [r7, #16]
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009fd6:	697b      	ldr	r3, [r7, #20]
 8009fd8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8009fdc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	021b      	lsls	r3, r3, #8
 8009fe2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8009fe6:	697a      	ldr	r2, [r7, #20]
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	693a      	ldr	r2, [r7, #16]
 8009ff0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	697a      	ldr	r2, [r7, #20]
 8009ff6:	621a      	str	r2, [r3, #32]
}
 8009ff8:	bf00      	nop
 8009ffa:	371c      	adds	r7, #28
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a004:	b480      	push	{r7}
 800a006:	b087      	sub	sp, #28
 800a008:	af00      	add	r7, sp, #0
 800a00a:	60f8      	str	r0, [r7, #12]
 800a00c:	60b9      	str	r1, [r7, #8]
 800a00e:	607a      	str	r2, [r7, #4]
 800a010:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	6a1b      	ldr	r3, [r3, #32]
 800a016:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	6a1b      	ldr	r3, [r3, #32]
 800a01c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	69db      	ldr	r3, [r3, #28]
 800a028:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a02a:	693b      	ldr	r3, [r7, #16]
 800a02c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a030:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	021b      	lsls	r3, r3, #8
 800a036:	693a      	ldr	r2, [r7, #16]
 800a038:	4313      	orrs	r3, r2
 800a03a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a042:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	031b      	lsls	r3, r3, #12
 800a048:	b29b      	uxth	r3, r3
 800a04a:	693a      	ldr	r2, [r7, #16]
 800a04c:	4313      	orrs	r3, r2
 800a04e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800a056:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	031b      	lsls	r3, r3, #12
 800a05c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800a060:	697a      	ldr	r2, [r7, #20]
 800a062:	4313      	orrs	r3, r2
 800a064:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	693a      	ldr	r2, [r7, #16]
 800a06a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	697a      	ldr	r2, [r7, #20]
 800a070:	621a      	str	r2, [r3, #32]
}
 800a072:	bf00      	nop
 800a074:	371c      	adds	r7, #28
 800a076:	46bd      	mov	sp, r7
 800a078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07c:	4770      	bx	lr

0800a07e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a07e:	b480      	push	{r7}
 800a080:	b085      	sub	sp, #20
 800a082:	af00      	add	r7, sp, #0
 800a084:	6078      	str	r0, [r7, #4]
 800a086:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	689b      	ldr	r3, [r3, #8]
 800a08c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a094:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a096:	683a      	ldr	r2, [r7, #0]
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	4313      	orrs	r3, r2
 800a09c:	f043 0307 	orr.w	r3, r3, #7
 800a0a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	68fa      	ldr	r2, [r7, #12]
 800a0a6:	609a      	str	r2, [r3, #8]
}
 800a0a8:	bf00      	nop
 800a0aa:	3714      	adds	r7, #20
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b2:	4770      	bx	lr

0800a0b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b087      	sub	sp, #28
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	60f8      	str	r0, [r7, #12]
 800a0bc:	60b9      	str	r1, [r7, #8]
 800a0be:	607a      	str	r2, [r7, #4]
 800a0c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	689b      	ldr	r3, [r3, #8]
 800a0c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a0ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	021a      	lsls	r2, r3, #8
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	431a      	orrs	r2, r3
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	4313      	orrs	r3, r2
 800a0dc:	697a      	ldr	r2, [r7, #20]
 800a0de:	4313      	orrs	r3, r2
 800a0e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	697a      	ldr	r2, [r7, #20]
 800a0e6:	609a      	str	r2, [r3, #8]
}
 800a0e8:	bf00      	nop
 800a0ea:	371c      	adds	r7, #28
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f2:	4770      	bx	lr

0800a0f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b087      	sub	sp, #28
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	60f8      	str	r0, [r7, #12]
 800a0fc:	60b9      	str	r1, [r7, #8]
 800a0fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	f003 031f 	and.w	r3, r3, #31
 800a106:	2201      	movs	r2, #1
 800a108:	fa02 f303 	lsl.w	r3, r2, r3
 800a10c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	6a1a      	ldr	r2, [r3, #32]
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	43db      	mvns	r3, r3
 800a116:	401a      	ands	r2, r3
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	6a1a      	ldr	r2, [r3, #32]
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	f003 031f 	and.w	r3, r3, #31
 800a126:	6879      	ldr	r1, [r7, #4]
 800a128:	fa01 f303 	lsl.w	r3, r1, r3
 800a12c:	431a      	orrs	r2, r3
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	621a      	str	r2, [r3, #32]
}
 800a132:	bf00      	nop
 800a134:	371c      	adds	r7, #28
 800a136:	46bd      	mov	sp, r7
 800a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13c:	4770      	bx	lr
	...

0800a140 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a140:	b480      	push	{r7}
 800a142:	b085      	sub	sp, #20
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
 800a148:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a150:	2b01      	cmp	r3, #1
 800a152:	d101      	bne.n	800a158 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a154:	2302      	movs	r3, #2
 800a156:	e068      	b.n	800a22a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2201      	movs	r2, #1
 800a15c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2202      	movs	r2, #2
 800a164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	685b      	ldr	r3, [r3, #4]
 800a16e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	689b      	ldr	r3, [r3, #8]
 800a176:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4a2e      	ldr	r2, [pc, #184]	@ (800a238 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d004      	beq.n	800a18c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	4a2d      	ldr	r2, [pc, #180]	@ (800a23c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d108      	bne.n	800a19e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a192:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	68fa      	ldr	r2, [r7, #12]
 800a19a:	4313      	orrs	r3, r2
 800a19c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1a4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	68fa      	ldr	r2, [r7, #12]
 800a1ac:	4313      	orrs	r3, r2
 800a1ae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	68fa      	ldr	r2, [r7, #12]
 800a1b6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4a1e      	ldr	r2, [pc, #120]	@ (800a238 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d01d      	beq.n	800a1fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1ca:	d018      	beq.n	800a1fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a1b      	ldr	r2, [pc, #108]	@ (800a240 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d013      	beq.n	800a1fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	4a1a      	ldr	r2, [pc, #104]	@ (800a244 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d00e      	beq.n	800a1fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4a18      	ldr	r2, [pc, #96]	@ (800a248 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d009      	beq.n	800a1fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	4a13      	ldr	r2, [pc, #76]	@ (800a23c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d004      	beq.n	800a1fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	4a14      	ldr	r2, [pc, #80]	@ (800a24c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	d10c      	bne.n	800a218 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a204:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	689b      	ldr	r3, [r3, #8]
 800a20a:	68ba      	ldr	r2, [r7, #8]
 800a20c:	4313      	orrs	r3, r2
 800a20e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	68ba      	ldr	r2, [r7, #8]
 800a216:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2201      	movs	r2, #1
 800a21c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2200      	movs	r2, #0
 800a224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3714      	adds	r7, #20
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr
 800a236:	bf00      	nop
 800a238:	40012c00 	.word	0x40012c00
 800a23c:	40013400 	.word	0x40013400
 800a240:	40000400 	.word	0x40000400
 800a244:	40000800 	.word	0x40000800
 800a248:	40000c00 	.word	0x40000c00
 800a24c:	40014000 	.word	0x40014000

0800a250 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a250:	b480      	push	{r7}
 800a252:	b083      	sub	sp, #12
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a258:	bf00      	nop
 800a25a:	370c      	adds	r7, #12
 800a25c:	46bd      	mov	sp, r7
 800a25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a262:	4770      	bx	lr

0800a264 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a264:	b480      	push	{r7}
 800a266:	b083      	sub	sp, #12
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a26c:	bf00      	nop
 800a26e:	370c      	adds	r7, #12
 800a270:	46bd      	mov	sp, r7
 800a272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a276:	4770      	bx	lr

0800a278 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a278:	b480      	push	{r7}
 800a27a:	b083      	sub	sp, #12
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a280:	bf00      	nop
 800a282:	370c      	adds	r7, #12
 800a284:	46bd      	mov	sp, r7
 800a286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28a:	4770      	bx	lr

0800a28c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b082      	sub	sp, #8
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d101      	bne.n	800a29e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a29a:	2301      	movs	r3, #1
 800a29c:	e042      	b.n	800a324 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d106      	bne.n	800a2b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f7f8 f937 	bl	8002524 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2224      	movs	r2, #36	@ 0x24
 800a2ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	681a      	ldr	r2, [r3, #0]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f022 0201 	bic.w	r2, r2, #1
 800a2cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d002      	beq.n	800a2dc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f000 fc7c 	bl	800abd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 f97d 	bl	800a5dc <UART_SetConfig>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	2b01      	cmp	r3, #1
 800a2e6:	d101      	bne.n	800a2ec <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	e01b      	b.n	800a324 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	685a      	ldr	r2, [r3, #4]
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a2fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	689a      	ldr	r2, [r3, #8]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a30a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	681a      	ldr	r2, [r3, #0]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f042 0201 	orr.w	r2, r2, #1
 800a31a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 fcfb 	bl	800ad18 <UART_CheckIdleState>
 800a322:	4603      	mov	r3, r0
}
 800a324:	4618      	mov	r0, r3
 800a326:	3708      	adds	r7, #8
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b08a      	sub	sp, #40	@ 0x28
 800a330:	af02      	add	r7, sp, #8
 800a332:	60f8      	str	r0, [r7, #12]
 800a334:	60b9      	str	r1, [r7, #8]
 800a336:	603b      	str	r3, [r7, #0]
 800a338:	4613      	mov	r3, r2
 800a33a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a342:	2b20      	cmp	r3, #32
 800a344:	d17b      	bne.n	800a43e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d002      	beq.n	800a352 <HAL_UART_Transmit+0x26>
 800a34c:	88fb      	ldrh	r3, [r7, #6]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d101      	bne.n	800a356 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a352:	2301      	movs	r3, #1
 800a354:	e074      	b.n	800a440 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2200      	movs	r2, #0
 800a35a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2221      	movs	r2, #33	@ 0x21
 800a362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a366:	f7f8 ff61 	bl	800322c <HAL_GetTick>
 800a36a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	88fa      	ldrh	r2, [r7, #6]
 800a370:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	88fa      	ldrh	r2, [r7, #6]
 800a378:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	689b      	ldr	r3, [r3, #8]
 800a380:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a384:	d108      	bne.n	800a398 <HAL_UART_Transmit+0x6c>
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	691b      	ldr	r3, [r3, #16]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d104      	bne.n	800a398 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a38e:	2300      	movs	r3, #0
 800a390:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	61bb      	str	r3, [r7, #24]
 800a396:	e003      	b.n	800a3a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a39c:	2300      	movs	r3, #0
 800a39e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a3a0:	e030      	b.n	800a404 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	9300      	str	r3, [sp, #0]
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	2180      	movs	r1, #128	@ 0x80
 800a3ac:	68f8      	ldr	r0, [r7, #12]
 800a3ae:	f000 fd5d 	bl	800ae6c <UART_WaitOnFlagUntilTimeout>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d005      	beq.n	800a3c4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	2220      	movs	r2, #32
 800a3bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a3c0:	2303      	movs	r3, #3
 800a3c2:	e03d      	b.n	800a440 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a3c4:	69fb      	ldr	r3, [r7, #28]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d10b      	bne.n	800a3e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a3ca:	69bb      	ldr	r3, [r7, #24]
 800a3cc:	881a      	ldrh	r2, [r3, #0]
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a3d6:	b292      	uxth	r2, r2
 800a3d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a3da:	69bb      	ldr	r3, [r7, #24]
 800a3dc:	3302      	adds	r3, #2
 800a3de:	61bb      	str	r3, [r7, #24]
 800a3e0:	e007      	b.n	800a3f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a3e2:	69fb      	ldr	r3, [r7, #28]
 800a3e4:	781a      	ldrb	r2, [r3, #0]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a3ec:	69fb      	ldr	r3, [r7, #28]
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a3f8:	b29b      	uxth	r3, r3
 800a3fa:	3b01      	subs	r3, #1
 800a3fc:	b29a      	uxth	r2, r3
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d1c8      	bne.n	800a3a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	9300      	str	r3, [sp, #0]
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	2200      	movs	r2, #0
 800a418:	2140      	movs	r1, #64	@ 0x40
 800a41a:	68f8      	ldr	r0, [r7, #12]
 800a41c:	f000 fd26 	bl	800ae6c <UART_WaitOnFlagUntilTimeout>
 800a420:	4603      	mov	r3, r0
 800a422:	2b00      	cmp	r3, #0
 800a424:	d005      	beq.n	800a432 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2220      	movs	r2, #32
 800a42a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a42e:	2303      	movs	r3, #3
 800a430:	e006      	b.n	800a440 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	2220      	movs	r2, #32
 800a436:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a43a:	2300      	movs	r3, #0
 800a43c:	e000      	b.n	800a440 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a43e:	2302      	movs	r3, #2
  }
}
 800a440:	4618      	mov	r0, r3
 800a442:	3720      	adds	r7, #32
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}

0800a448 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b08a      	sub	sp, #40	@ 0x28
 800a44c:	af02      	add	r7, sp, #8
 800a44e:	60f8      	str	r0, [r7, #12]
 800a450:	60b9      	str	r1, [r7, #8]
 800a452:	603b      	str	r3, [r7, #0]
 800a454:	4613      	mov	r3, r2
 800a456:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a45e:	2b20      	cmp	r3, #32
 800a460:	f040 80b6 	bne.w	800a5d0 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d002      	beq.n	800a470 <HAL_UART_Receive+0x28>
 800a46a:	88fb      	ldrh	r3, [r7, #6]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d101      	bne.n	800a474 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800a470:	2301      	movs	r3, #1
 800a472:	e0ae      	b.n	800a5d2 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	2200      	movs	r2, #0
 800a478:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	2222      	movs	r2, #34	@ 0x22
 800a480:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2200      	movs	r2, #0
 800a488:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a48a:	f7f8 fecf 	bl	800322c <HAL_GetTick>
 800a48e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	88fa      	ldrh	r2, [r7, #6]
 800a494:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	88fa      	ldrh	r2, [r7, #6]
 800a49c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	689b      	ldr	r3, [r3, #8]
 800a4a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a4a8:	d10e      	bne.n	800a4c8 <HAL_UART_Receive+0x80>
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	691b      	ldr	r3, [r3, #16]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d105      	bne.n	800a4be <HAL_UART_Receive+0x76>
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a4b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a4bc:	e02d      	b.n	800a51a <HAL_UART_Receive+0xd2>
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	22ff      	movs	r2, #255	@ 0xff
 800a4c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a4c6:	e028      	b.n	800a51a <HAL_UART_Receive+0xd2>
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	689b      	ldr	r3, [r3, #8]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d10d      	bne.n	800a4ec <HAL_UART_Receive+0xa4>
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	691b      	ldr	r3, [r3, #16]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d104      	bne.n	800a4e2 <HAL_UART_Receive+0x9a>
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	22ff      	movs	r2, #255	@ 0xff
 800a4dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a4e0:	e01b      	b.n	800a51a <HAL_UART_Receive+0xd2>
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	227f      	movs	r2, #127	@ 0x7f
 800a4e6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a4ea:	e016      	b.n	800a51a <HAL_UART_Receive+0xd2>
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	689b      	ldr	r3, [r3, #8]
 800a4f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a4f4:	d10d      	bne.n	800a512 <HAL_UART_Receive+0xca>
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	691b      	ldr	r3, [r3, #16]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d104      	bne.n	800a508 <HAL_UART_Receive+0xc0>
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	227f      	movs	r2, #127	@ 0x7f
 800a502:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a506:	e008      	b.n	800a51a <HAL_UART_Receive+0xd2>
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	223f      	movs	r2, #63	@ 0x3f
 800a50c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a510:	e003      	b.n	800a51a <HAL_UART_Receive+0xd2>
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	2200      	movs	r2, #0
 800a516:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a520:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	689b      	ldr	r3, [r3, #8]
 800a526:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a52a:	d108      	bne.n	800a53e <HAL_UART_Receive+0xf6>
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	691b      	ldr	r3, [r3, #16]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d104      	bne.n	800a53e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800a534:	2300      	movs	r3, #0
 800a536:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a538:	68bb      	ldr	r3, [r7, #8]
 800a53a:	61bb      	str	r3, [r7, #24]
 800a53c:	e003      	b.n	800a546 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a542:	2300      	movs	r3, #0
 800a544:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800a546:	e037      	b.n	800a5b8 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	9300      	str	r3, [sp, #0]
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	2200      	movs	r2, #0
 800a550:	2120      	movs	r1, #32
 800a552:	68f8      	ldr	r0, [r7, #12]
 800a554:	f000 fc8a 	bl	800ae6c <UART_WaitOnFlagUntilTimeout>
 800a558:	4603      	mov	r3, r0
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d005      	beq.n	800a56a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	2220      	movs	r2, #32
 800a562:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800a566:	2303      	movs	r3, #3
 800a568:	e033      	b.n	800a5d2 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 800a56a:	69fb      	ldr	r3, [r7, #28]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d10c      	bne.n	800a58a <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a576:	b29a      	uxth	r2, r3
 800a578:	8a7b      	ldrh	r3, [r7, #18]
 800a57a:	4013      	ands	r3, r2
 800a57c:	b29a      	uxth	r2, r3
 800a57e:	69bb      	ldr	r3, [r7, #24]
 800a580:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800a582:	69bb      	ldr	r3, [r7, #24]
 800a584:	3302      	adds	r3, #2
 800a586:	61bb      	str	r3, [r7, #24]
 800a588:	e00d      	b.n	800a5a6 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a590:	b29b      	uxth	r3, r3
 800a592:	b2da      	uxtb	r2, r3
 800a594:	8a7b      	ldrh	r3, [r7, #18]
 800a596:	b2db      	uxtb	r3, r3
 800a598:	4013      	ands	r3, r2
 800a59a:	b2da      	uxtb	r2, r3
 800a59c:	69fb      	ldr	r3, [r7, #28]
 800a59e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800a5a0:	69fb      	ldr	r3, [r7, #28]
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	b29a      	uxth	r2, r3
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a5be:	b29b      	uxth	r3, r3
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d1c1      	bne.n	800a548 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	2220      	movs	r2, #32
 800a5c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	e000      	b.n	800a5d2 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800a5d0:	2302      	movs	r3, #2
  }
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3720      	adds	r7, #32
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}
	...

0800a5dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a5e0:	b08c      	sub	sp, #48	@ 0x30
 800a5e2:	af00      	add	r7, sp, #0
 800a5e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	689a      	ldr	r2, [r3, #8]
 800a5f0:	697b      	ldr	r3, [r7, #20]
 800a5f2:	691b      	ldr	r3, [r3, #16]
 800a5f4:	431a      	orrs	r2, r3
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	695b      	ldr	r3, [r3, #20]
 800a5fa:	431a      	orrs	r2, r3
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	69db      	ldr	r3, [r3, #28]
 800a600:	4313      	orrs	r3, r2
 800a602:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	681a      	ldr	r2, [r3, #0]
 800a60a:	4baa      	ldr	r3, [pc, #680]	@ (800a8b4 <UART_SetConfig+0x2d8>)
 800a60c:	4013      	ands	r3, r2
 800a60e:	697a      	ldr	r2, [r7, #20]
 800a610:	6812      	ldr	r2, [r2, #0]
 800a612:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a614:	430b      	orrs	r3, r1
 800a616:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	685b      	ldr	r3, [r3, #4]
 800a61e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	68da      	ldr	r2, [r3, #12]
 800a626:	697b      	ldr	r3, [r7, #20]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	430a      	orrs	r2, r1
 800a62c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	699b      	ldr	r3, [r3, #24]
 800a632:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a634:	697b      	ldr	r3, [r7, #20]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	4a9f      	ldr	r2, [pc, #636]	@ (800a8b8 <UART_SetConfig+0x2dc>)
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d004      	beq.n	800a648 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	6a1b      	ldr	r3, [r3, #32]
 800a642:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a644:	4313      	orrs	r3, r2
 800a646:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a648:	697b      	ldr	r3, [r7, #20]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	689b      	ldr	r3, [r3, #8]
 800a64e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a652:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a656:	697a      	ldr	r2, [r7, #20]
 800a658:	6812      	ldr	r2, [r2, #0]
 800a65a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a65c:	430b      	orrs	r3, r1
 800a65e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a666:	f023 010f 	bic.w	r1, r3, #15
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	430a      	orrs	r2, r1
 800a674:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	4a90      	ldr	r2, [pc, #576]	@ (800a8bc <UART_SetConfig+0x2e0>)
 800a67c:	4293      	cmp	r3, r2
 800a67e:	d125      	bne.n	800a6cc <UART_SetConfig+0xf0>
 800a680:	4b8f      	ldr	r3, [pc, #572]	@ (800a8c0 <UART_SetConfig+0x2e4>)
 800a682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a686:	f003 0303 	and.w	r3, r3, #3
 800a68a:	2b03      	cmp	r3, #3
 800a68c:	d81a      	bhi.n	800a6c4 <UART_SetConfig+0xe8>
 800a68e:	a201      	add	r2, pc, #4	@ (adr r2, 800a694 <UART_SetConfig+0xb8>)
 800a690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a694:	0800a6a5 	.word	0x0800a6a5
 800a698:	0800a6b5 	.word	0x0800a6b5
 800a69c:	0800a6ad 	.word	0x0800a6ad
 800a6a0:	0800a6bd 	.word	0x0800a6bd
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6aa:	e116      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a6ac:	2302      	movs	r3, #2
 800a6ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6b2:	e112      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a6b4:	2304      	movs	r3, #4
 800a6b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6ba:	e10e      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a6bc:	2308      	movs	r3, #8
 800a6be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6c2:	e10a      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a6c4:	2310      	movs	r3, #16
 800a6c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6ca:	e106      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a6cc:	697b      	ldr	r3, [r7, #20]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	4a7c      	ldr	r2, [pc, #496]	@ (800a8c4 <UART_SetConfig+0x2e8>)
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d138      	bne.n	800a748 <UART_SetConfig+0x16c>
 800a6d6:	4b7a      	ldr	r3, [pc, #488]	@ (800a8c0 <UART_SetConfig+0x2e4>)
 800a6d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6dc:	f003 030c 	and.w	r3, r3, #12
 800a6e0:	2b0c      	cmp	r3, #12
 800a6e2:	d82d      	bhi.n	800a740 <UART_SetConfig+0x164>
 800a6e4:	a201      	add	r2, pc, #4	@ (adr r2, 800a6ec <UART_SetConfig+0x110>)
 800a6e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6ea:	bf00      	nop
 800a6ec:	0800a721 	.word	0x0800a721
 800a6f0:	0800a741 	.word	0x0800a741
 800a6f4:	0800a741 	.word	0x0800a741
 800a6f8:	0800a741 	.word	0x0800a741
 800a6fc:	0800a731 	.word	0x0800a731
 800a700:	0800a741 	.word	0x0800a741
 800a704:	0800a741 	.word	0x0800a741
 800a708:	0800a741 	.word	0x0800a741
 800a70c:	0800a729 	.word	0x0800a729
 800a710:	0800a741 	.word	0x0800a741
 800a714:	0800a741 	.word	0x0800a741
 800a718:	0800a741 	.word	0x0800a741
 800a71c:	0800a739 	.word	0x0800a739
 800a720:	2300      	movs	r3, #0
 800a722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a726:	e0d8      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a728:	2302      	movs	r3, #2
 800a72a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a72e:	e0d4      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a730:	2304      	movs	r3, #4
 800a732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a736:	e0d0      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a738:	2308      	movs	r3, #8
 800a73a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a73e:	e0cc      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a740:	2310      	movs	r3, #16
 800a742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a746:	e0c8      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	4a5e      	ldr	r2, [pc, #376]	@ (800a8c8 <UART_SetConfig+0x2ec>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d125      	bne.n	800a79e <UART_SetConfig+0x1c2>
 800a752:	4b5b      	ldr	r3, [pc, #364]	@ (800a8c0 <UART_SetConfig+0x2e4>)
 800a754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a758:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a75c:	2b30      	cmp	r3, #48	@ 0x30
 800a75e:	d016      	beq.n	800a78e <UART_SetConfig+0x1b2>
 800a760:	2b30      	cmp	r3, #48	@ 0x30
 800a762:	d818      	bhi.n	800a796 <UART_SetConfig+0x1ba>
 800a764:	2b20      	cmp	r3, #32
 800a766:	d00a      	beq.n	800a77e <UART_SetConfig+0x1a2>
 800a768:	2b20      	cmp	r3, #32
 800a76a:	d814      	bhi.n	800a796 <UART_SetConfig+0x1ba>
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d002      	beq.n	800a776 <UART_SetConfig+0x19a>
 800a770:	2b10      	cmp	r3, #16
 800a772:	d008      	beq.n	800a786 <UART_SetConfig+0x1aa>
 800a774:	e00f      	b.n	800a796 <UART_SetConfig+0x1ba>
 800a776:	2300      	movs	r3, #0
 800a778:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a77c:	e0ad      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a77e:	2302      	movs	r3, #2
 800a780:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a784:	e0a9      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a786:	2304      	movs	r3, #4
 800a788:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a78c:	e0a5      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a78e:	2308      	movs	r3, #8
 800a790:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a794:	e0a1      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a796:	2310      	movs	r3, #16
 800a798:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a79c:	e09d      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a79e:	697b      	ldr	r3, [r7, #20]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4a4a      	ldr	r2, [pc, #296]	@ (800a8cc <UART_SetConfig+0x2f0>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d125      	bne.n	800a7f4 <UART_SetConfig+0x218>
 800a7a8:	4b45      	ldr	r3, [pc, #276]	@ (800a8c0 <UART_SetConfig+0x2e4>)
 800a7aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7ae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a7b2:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7b4:	d016      	beq.n	800a7e4 <UART_SetConfig+0x208>
 800a7b6:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7b8:	d818      	bhi.n	800a7ec <UART_SetConfig+0x210>
 800a7ba:	2b80      	cmp	r3, #128	@ 0x80
 800a7bc:	d00a      	beq.n	800a7d4 <UART_SetConfig+0x1f8>
 800a7be:	2b80      	cmp	r3, #128	@ 0x80
 800a7c0:	d814      	bhi.n	800a7ec <UART_SetConfig+0x210>
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d002      	beq.n	800a7cc <UART_SetConfig+0x1f0>
 800a7c6:	2b40      	cmp	r3, #64	@ 0x40
 800a7c8:	d008      	beq.n	800a7dc <UART_SetConfig+0x200>
 800a7ca:	e00f      	b.n	800a7ec <UART_SetConfig+0x210>
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7d2:	e082      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a7d4:	2302      	movs	r3, #2
 800a7d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7da:	e07e      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a7dc:	2304      	movs	r3, #4
 800a7de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7e2:	e07a      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a7e4:	2308      	movs	r3, #8
 800a7e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7ea:	e076      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a7ec:	2310      	movs	r3, #16
 800a7ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7f2:	e072      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	4a35      	ldr	r2, [pc, #212]	@ (800a8d0 <UART_SetConfig+0x2f4>)
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d12a      	bne.n	800a854 <UART_SetConfig+0x278>
 800a7fe:	4b30      	ldr	r3, [pc, #192]	@ (800a8c0 <UART_SetConfig+0x2e4>)
 800a800:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a804:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a808:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a80c:	d01a      	beq.n	800a844 <UART_SetConfig+0x268>
 800a80e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a812:	d81b      	bhi.n	800a84c <UART_SetConfig+0x270>
 800a814:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a818:	d00c      	beq.n	800a834 <UART_SetConfig+0x258>
 800a81a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a81e:	d815      	bhi.n	800a84c <UART_SetConfig+0x270>
 800a820:	2b00      	cmp	r3, #0
 800a822:	d003      	beq.n	800a82c <UART_SetConfig+0x250>
 800a824:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a828:	d008      	beq.n	800a83c <UART_SetConfig+0x260>
 800a82a:	e00f      	b.n	800a84c <UART_SetConfig+0x270>
 800a82c:	2300      	movs	r3, #0
 800a82e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a832:	e052      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a834:	2302      	movs	r3, #2
 800a836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a83a:	e04e      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a83c:	2304      	movs	r3, #4
 800a83e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a842:	e04a      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a844:	2308      	movs	r3, #8
 800a846:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a84a:	e046      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a84c:	2310      	movs	r3, #16
 800a84e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a852:	e042      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a854:	697b      	ldr	r3, [r7, #20]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	4a17      	ldr	r2, [pc, #92]	@ (800a8b8 <UART_SetConfig+0x2dc>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d13a      	bne.n	800a8d4 <UART_SetConfig+0x2f8>
 800a85e:	4b18      	ldr	r3, [pc, #96]	@ (800a8c0 <UART_SetConfig+0x2e4>)
 800a860:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a864:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a868:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a86c:	d01a      	beq.n	800a8a4 <UART_SetConfig+0x2c8>
 800a86e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a872:	d81b      	bhi.n	800a8ac <UART_SetConfig+0x2d0>
 800a874:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a878:	d00c      	beq.n	800a894 <UART_SetConfig+0x2b8>
 800a87a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a87e:	d815      	bhi.n	800a8ac <UART_SetConfig+0x2d0>
 800a880:	2b00      	cmp	r3, #0
 800a882:	d003      	beq.n	800a88c <UART_SetConfig+0x2b0>
 800a884:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a888:	d008      	beq.n	800a89c <UART_SetConfig+0x2c0>
 800a88a:	e00f      	b.n	800a8ac <UART_SetConfig+0x2d0>
 800a88c:	2300      	movs	r3, #0
 800a88e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a892:	e022      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a894:	2302      	movs	r3, #2
 800a896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a89a:	e01e      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a89c:	2304      	movs	r3, #4
 800a89e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8a2:	e01a      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a8a4:	2308      	movs	r3, #8
 800a8a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8aa:	e016      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a8ac:	2310      	movs	r3, #16
 800a8ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8b2:	e012      	b.n	800a8da <UART_SetConfig+0x2fe>
 800a8b4:	cfff69f3 	.word	0xcfff69f3
 800a8b8:	40008000 	.word	0x40008000
 800a8bc:	40013800 	.word	0x40013800
 800a8c0:	40021000 	.word	0x40021000
 800a8c4:	40004400 	.word	0x40004400
 800a8c8:	40004800 	.word	0x40004800
 800a8cc:	40004c00 	.word	0x40004c00
 800a8d0:	40005000 	.word	0x40005000
 800a8d4:	2310      	movs	r3, #16
 800a8d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	4aae      	ldr	r2, [pc, #696]	@ (800ab98 <UART_SetConfig+0x5bc>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	f040 8097 	bne.w	800aa14 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a8e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a8ea:	2b08      	cmp	r3, #8
 800a8ec:	d823      	bhi.n	800a936 <UART_SetConfig+0x35a>
 800a8ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a8f4 <UART_SetConfig+0x318>)
 800a8f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8f4:	0800a919 	.word	0x0800a919
 800a8f8:	0800a937 	.word	0x0800a937
 800a8fc:	0800a921 	.word	0x0800a921
 800a900:	0800a937 	.word	0x0800a937
 800a904:	0800a927 	.word	0x0800a927
 800a908:	0800a937 	.word	0x0800a937
 800a90c:	0800a937 	.word	0x0800a937
 800a910:	0800a937 	.word	0x0800a937
 800a914:	0800a92f 	.word	0x0800a92f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a918:	f7fc f832 	bl	8006980 <HAL_RCC_GetPCLK1Freq>
 800a91c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a91e:	e010      	b.n	800a942 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a920:	4b9e      	ldr	r3, [pc, #632]	@ (800ab9c <UART_SetConfig+0x5c0>)
 800a922:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a924:	e00d      	b.n	800a942 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a926:	f7fb ff93 	bl	8006850 <HAL_RCC_GetSysClockFreq>
 800a92a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a92c:	e009      	b.n	800a942 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a92e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a932:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a934:	e005      	b.n	800a942 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a936:	2300      	movs	r3, #0
 800a938:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a93a:	2301      	movs	r3, #1
 800a93c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a940:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a944:	2b00      	cmp	r3, #0
 800a946:	f000 8130 	beq.w	800abaa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a94e:	4a94      	ldr	r2, [pc, #592]	@ (800aba0 <UART_SetConfig+0x5c4>)
 800a950:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a954:	461a      	mov	r2, r3
 800a956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a958:	fbb3 f3f2 	udiv	r3, r3, r2
 800a95c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a95e:	697b      	ldr	r3, [r7, #20]
 800a960:	685a      	ldr	r2, [r3, #4]
 800a962:	4613      	mov	r3, r2
 800a964:	005b      	lsls	r3, r3, #1
 800a966:	4413      	add	r3, r2
 800a968:	69ba      	ldr	r2, [r7, #24]
 800a96a:	429a      	cmp	r2, r3
 800a96c:	d305      	bcc.n	800a97a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	685b      	ldr	r3, [r3, #4]
 800a972:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a974:	69ba      	ldr	r2, [r7, #24]
 800a976:	429a      	cmp	r2, r3
 800a978:	d903      	bls.n	800a982 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a97a:	2301      	movs	r3, #1
 800a97c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a980:	e113      	b.n	800abaa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a984:	2200      	movs	r2, #0
 800a986:	60bb      	str	r3, [r7, #8]
 800a988:	60fa      	str	r2, [r7, #12]
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a98e:	4a84      	ldr	r2, [pc, #528]	@ (800aba0 <UART_SetConfig+0x5c4>)
 800a990:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a994:	b29b      	uxth	r3, r3
 800a996:	2200      	movs	r2, #0
 800a998:	603b      	str	r3, [r7, #0]
 800a99a:	607a      	str	r2, [r7, #4]
 800a99c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a9a4:	f7f5 fc94 	bl	80002d0 <__aeabi_uldivmod>
 800a9a8:	4602      	mov	r2, r0
 800a9aa:	460b      	mov	r3, r1
 800a9ac:	4610      	mov	r0, r2
 800a9ae:	4619      	mov	r1, r3
 800a9b0:	f04f 0200 	mov.w	r2, #0
 800a9b4:	f04f 0300 	mov.w	r3, #0
 800a9b8:	020b      	lsls	r3, r1, #8
 800a9ba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a9be:	0202      	lsls	r2, r0, #8
 800a9c0:	6979      	ldr	r1, [r7, #20]
 800a9c2:	6849      	ldr	r1, [r1, #4]
 800a9c4:	0849      	lsrs	r1, r1, #1
 800a9c6:	2000      	movs	r0, #0
 800a9c8:	460c      	mov	r4, r1
 800a9ca:	4605      	mov	r5, r0
 800a9cc:	eb12 0804 	adds.w	r8, r2, r4
 800a9d0:	eb43 0905 	adc.w	r9, r3, r5
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	685b      	ldr	r3, [r3, #4]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	469a      	mov	sl, r3
 800a9dc:	4693      	mov	fp, r2
 800a9de:	4652      	mov	r2, sl
 800a9e0:	465b      	mov	r3, fp
 800a9e2:	4640      	mov	r0, r8
 800a9e4:	4649      	mov	r1, r9
 800a9e6:	f7f5 fc73 	bl	80002d0 <__aeabi_uldivmod>
 800a9ea:	4602      	mov	r2, r0
 800a9ec:	460b      	mov	r3, r1
 800a9ee:	4613      	mov	r3, r2
 800a9f0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a9f2:	6a3b      	ldr	r3, [r7, #32]
 800a9f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a9f8:	d308      	bcc.n	800aa0c <UART_SetConfig+0x430>
 800a9fa:	6a3b      	ldr	r3, [r7, #32]
 800a9fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aa00:	d204      	bcs.n	800aa0c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	6a3a      	ldr	r2, [r7, #32]
 800aa08:	60da      	str	r2, [r3, #12]
 800aa0a:	e0ce      	b.n	800abaa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aa12:	e0ca      	b.n	800abaa <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aa14:	697b      	ldr	r3, [r7, #20]
 800aa16:	69db      	ldr	r3, [r3, #28]
 800aa18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa1c:	d166      	bne.n	800aaec <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800aa1e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aa22:	2b08      	cmp	r3, #8
 800aa24:	d827      	bhi.n	800aa76 <UART_SetConfig+0x49a>
 800aa26:	a201      	add	r2, pc, #4	@ (adr r2, 800aa2c <UART_SetConfig+0x450>)
 800aa28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa2c:	0800aa51 	.word	0x0800aa51
 800aa30:	0800aa59 	.word	0x0800aa59
 800aa34:	0800aa61 	.word	0x0800aa61
 800aa38:	0800aa77 	.word	0x0800aa77
 800aa3c:	0800aa67 	.word	0x0800aa67
 800aa40:	0800aa77 	.word	0x0800aa77
 800aa44:	0800aa77 	.word	0x0800aa77
 800aa48:	0800aa77 	.word	0x0800aa77
 800aa4c:	0800aa6f 	.word	0x0800aa6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa50:	f7fb ff96 	bl	8006980 <HAL_RCC_GetPCLK1Freq>
 800aa54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa56:	e014      	b.n	800aa82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa58:	f7fb ffa8 	bl	80069ac <HAL_RCC_GetPCLK2Freq>
 800aa5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa5e:	e010      	b.n	800aa82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa60:	4b4e      	ldr	r3, [pc, #312]	@ (800ab9c <UART_SetConfig+0x5c0>)
 800aa62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa64:	e00d      	b.n	800aa82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa66:	f7fb fef3 	bl	8006850 <HAL_RCC_GetSysClockFreq>
 800aa6a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa6c:	e009      	b.n	800aa82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa74:	e005      	b.n	800aa82 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800aa76:	2300      	movs	r3, #0
 800aa78:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aa80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aa82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	f000 8090 	beq.w	800abaa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa8e:	4a44      	ldr	r2, [pc, #272]	@ (800aba0 <UART_SetConfig+0x5c4>)
 800aa90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa94:	461a      	mov	r2, r3
 800aa96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa98:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa9c:	005a      	lsls	r2, r3, #1
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	685b      	ldr	r3, [r3, #4]
 800aaa2:	085b      	lsrs	r3, r3, #1
 800aaa4:	441a      	add	r2, r3
 800aaa6:	697b      	ldr	r3, [r7, #20]
 800aaa8:	685b      	ldr	r3, [r3, #4]
 800aaaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800aaae:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aab0:	6a3b      	ldr	r3, [r7, #32]
 800aab2:	2b0f      	cmp	r3, #15
 800aab4:	d916      	bls.n	800aae4 <UART_SetConfig+0x508>
 800aab6:	6a3b      	ldr	r3, [r7, #32]
 800aab8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aabc:	d212      	bcs.n	800aae4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aabe:	6a3b      	ldr	r3, [r7, #32]
 800aac0:	b29b      	uxth	r3, r3
 800aac2:	f023 030f 	bic.w	r3, r3, #15
 800aac6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aac8:	6a3b      	ldr	r3, [r7, #32]
 800aaca:	085b      	lsrs	r3, r3, #1
 800aacc:	b29b      	uxth	r3, r3
 800aace:	f003 0307 	and.w	r3, r3, #7
 800aad2:	b29a      	uxth	r2, r3
 800aad4:	8bfb      	ldrh	r3, [r7, #30]
 800aad6:	4313      	orrs	r3, r2
 800aad8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	8bfa      	ldrh	r2, [r7, #30]
 800aae0:	60da      	str	r2, [r3, #12]
 800aae2:	e062      	b.n	800abaa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800aae4:	2301      	movs	r3, #1
 800aae6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aaea:	e05e      	b.n	800abaa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aaec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aaf0:	2b08      	cmp	r3, #8
 800aaf2:	d828      	bhi.n	800ab46 <UART_SetConfig+0x56a>
 800aaf4:	a201      	add	r2, pc, #4	@ (adr r2, 800aafc <UART_SetConfig+0x520>)
 800aaf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aafa:	bf00      	nop
 800aafc:	0800ab21 	.word	0x0800ab21
 800ab00:	0800ab29 	.word	0x0800ab29
 800ab04:	0800ab31 	.word	0x0800ab31
 800ab08:	0800ab47 	.word	0x0800ab47
 800ab0c:	0800ab37 	.word	0x0800ab37
 800ab10:	0800ab47 	.word	0x0800ab47
 800ab14:	0800ab47 	.word	0x0800ab47
 800ab18:	0800ab47 	.word	0x0800ab47
 800ab1c:	0800ab3f 	.word	0x0800ab3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ab20:	f7fb ff2e 	bl	8006980 <HAL_RCC_GetPCLK1Freq>
 800ab24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ab26:	e014      	b.n	800ab52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ab28:	f7fb ff40 	bl	80069ac <HAL_RCC_GetPCLK2Freq>
 800ab2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ab2e:	e010      	b.n	800ab52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ab30:	4b1a      	ldr	r3, [pc, #104]	@ (800ab9c <UART_SetConfig+0x5c0>)
 800ab32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ab34:	e00d      	b.n	800ab52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ab36:	f7fb fe8b 	bl	8006850 <HAL_RCC_GetSysClockFreq>
 800ab3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ab3c:	e009      	b.n	800ab52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ab3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ab44:	e005      	b.n	800ab52 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800ab46:	2300      	movs	r3, #0
 800ab48:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ab50:	bf00      	nop
    }

    if (pclk != 0U)
 800ab52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d028      	beq.n	800abaa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab5c:	4a10      	ldr	r2, [pc, #64]	@ (800aba0 <UART_SetConfig+0x5c4>)
 800ab5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab62:	461a      	mov	r2, r3
 800ab64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab66:	fbb3 f2f2 	udiv	r2, r3, r2
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	085b      	lsrs	r3, r3, #1
 800ab70:	441a      	add	r2, r3
 800ab72:	697b      	ldr	r3, [r7, #20]
 800ab74:	685b      	ldr	r3, [r3, #4]
 800ab76:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab7a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab7c:	6a3b      	ldr	r3, [r7, #32]
 800ab7e:	2b0f      	cmp	r3, #15
 800ab80:	d910      	bls.n	800aba4 <UART_SetConfig+0x5c8>
 800ab82:	6a3b      	ldr	r3, [r7, #32]
 800ab84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab88:	d20c      	bcs.n	800aba4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ab8a:	6a3b      	ldr	r3, [r7, #32]
 800ab8c:	b29a      	uxth	r2, r3
 800ab8e:	697b      	ldr	r3, [r7, #20]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	60da      	str	r2, [r3, #12]
 800ab94:	e009      	b.n	800abaa <UART_SetConfig+0x5ce>
 800ab96:	bf00      	nop
 800ab98:	40008000 	.word	0x40008000
 800ab9c:	00f42400 	.word	0x00f42400
 800aba0:	0800c830 	.word	0x0800c830
      }
      else
      {
        ret = HAL_ERROR;
 800aba4:	2301      	movs	r3, #1
 800aba6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	2201      	movs	r2, #1
 800abae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800abb2:	697b      	ldr	r3, [r7, #20]
 800abb4:	2201      	movs	r2, #1
 800abb6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	2200      	movs	r2, #0
 800abbe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	2200      	movs	r2, #0
 800abc4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800abc6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3730      	adds	r7, #48	@ 0x30
 800abce:	46bd      	mov	sp, r7
 800abd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800abd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b083      	sub	sp, #12
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abe0:	f003 0308 	and.w	r3, r3, #8
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d00a      	beq.n	800abfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	685b      	ldr	r3, [r3, #4]
 800abee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	430a      	orrs	r2, r1
 800abfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac02:	f003 0301 	and.w	r3, r3, #1
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d00a      	beq.n	800ac20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	685b      	ldr	r3, [r3, #4]
 800ac10:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	430a      	orrs	r2, r1
 800ac1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac24:	f003 0302 	and.w	r3, r3, #2
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d00a      	beq.n	800ac42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	685b      	ldr	r3, [r3, #4]
 800ac32:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	430a      	orrs	r2, r1
 800ac40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac46:	f003 0304 	and.w	r3, r3, #4
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d00a      	beq.n	800ac64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	430a      	orrs	r2, r1
 800ac62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac68:	f003 0310 	and.w	r3, r3, #16
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d00a      	beq.n	800ac86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	689b      	ldr	r3, [r3, #8]
 800ac76:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	430a      	orrs	r2, r1
 800ac84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac8a:	f003 0320 	and.w	r3, r3, #32
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d00a      	beq.n	800aca8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	689b      	ldr	r3, [r3, #8]
 800ac98:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	430a      	orrs	r2, r1
 800aca6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d01a      	beq.n	800acea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	430a      	orrs	r2, r1
 800acc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800acd2:	d10a      	bne.n	800acea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	685b      	ldr	r3, [r3, #4]
 800acda:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	430a      	orrs	r2, r1
 800ace8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d00a      	beq.n	800ad0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	685b      	ldr	r3, [r3, #4]
 800acfc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	430a      	orrs	r2, r1
 800ad0a:	605a      	str	r2, [r3, #4]
  }
}
 800ad0c:	bf00      	nop
 800ad0e:	370c      	adds	r7, #12
 800ad10:	46bd      	mov	sp, r7
 800ad12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad16:	4770      	bx	lr

0800ad18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b098      	sub	sp, #96	@ 0x60
 800ad1c:	af02      	add	r7, sp, #8
 800ad1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2200      	movs	r2, #0
 800ad24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ad28:	f7f8 fa80 	bl	800322c <HAL_GetTick>
 800ad2c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	f003 0308 	and.w	r3, r3, #8
 800ad38:	2b08      	cmp	r3, #8
 800ad3a:	d12f      	bne.n	800ad9c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ad40:	9300      	str	r3, [sp, #0]
 800ad42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad44:	2200      	movs	r2, #0
 800ad46:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 f88e 	bl	800ae6c <UART_WaitOnFlagUntilTimeout>
 800ad50:	4603      	mov	r3, r0
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d022      	beq.n	800ad9c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad5e:	e853 3f00 	ldrex	r3, [r3]
 800ad62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ad64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad6a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	461a      	mov	r2, r3
 800ad72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad74:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad76:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad7c:	e841 2300 	strex	r3, r2, [r1]
 800ad80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d1e6      	bne.n	800ad56 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	2220      	movs	r2, #32
 800ad8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2200      	movs	r2, #0
 800ad94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad98:	2303      	movs	r3, #3
 800ad9a:	e063      	b.n	800ae64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f003 0304 	and.w	r3, r3, #4
 800ada6:	2b04      	cmp	r3, #4
 800ada8:	d149      	bne.n	800ae3e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800adaa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800adae:	9300      	str	r3, [sp, #0]
 800adb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800adb2:	2200      	movs	r2, #0
 800adb4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f000 f857 	bl	800ae6c <UART_WaitOnFlagUntilTimeout>
 800adbe:	4603      	mov	r3, r0
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d03c      	beq.n	800ae3e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adcc:	e853 3f00 	ldrex	r3, [r3]
 800add0:	623b      	str	r3, [r7, #32]
   return(result);
 800add2:	6a3b      	ldr	r3, [r7, #32]
 800add4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800add8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	461a      	mov	r2, r3
 800ade0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ade2:	633b      	str	r3, [r7, #48]	@ 0x30
 800ade4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ade6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ade8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800adea:	e841 2300 	strex	r3, r2, [r1]
 800adee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800adf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d1e6      	bne.n	800adc4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	3308      	adds	r3, #8
 800adfc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	e853 3f00 	ldrex	r3, [r3]
 800ae04:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	f023 0301 	bic.w	r3, r3, #1
 800ae0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	3308      	adds	r3, #8
 800ae14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ae16:	61fa      	str	r2, [r7, #28]
 800ae18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae1a:	69b9      	ldr	r1, [r7, #24]
 800ae1c:	69fa      	ldr	r2, [r7, #28]
 800ae1e:	e841 2300 	strex	r3, r2, [r1]
 800ae22:	617b      	str	r3, [r7, #20]
   return(result);
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d1e5      	bne.n	800adf6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2220      	movs	r2, #32
 800ae2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2200      	movs	r2, #0
 800ae36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ae3a:	2303      	movs	r3, #3
 800ae3c:	e012      	b.n	800ae64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2220      	movs	r2, #32
 800ae42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	2220      	movs	r2, #32
 800ae4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2200      	movs	r2, #0
 800ae52:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2200      	movs	r2, #0
 800ae58:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ae62:	2300      	movs	r3, #0
}
 800ae64:	4618      	mov	r0, r3
 800ae66:	3758      	adds	r7, #88	@ 0x58
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd80      	pop	{r7, pc}

0800ae6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b084      	sub	sp, #16
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	60f8      	str	r0, [r7, #12]
 800ae74:	60b9      	str	r1, [r7, #8]
 800ae76:	603b      	str	r3, [r7, #0]
 800ae78:	4613      	mov	r3, r2
 800ae7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae7c:	e04f      	b.n	800af1e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae7e:	69bb      	ldr	r3, [r7, #24]
 800ae80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae84:	d04b      	beq.n	800af1e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae86:	f7f8 f9d1 	bl	800322c <HAL_GetTick>
 800ae8a:	4602      	mov	r2, r0
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	1ad3      	subs	r3, r2, r3
 800ae90:	69ba      	ldr	r2, [r7, #24]
 800ae92:	429a      	cmp	r2, r3
 800ae94:	d302      	bcc.n	800ae9c <UART_WaitOnFlagUntilTimeout+0x30>
 800ae96:	69bb      	ldr	r3, [r7, #24]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d101      	bne.n	800aea0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ae9c:	2303      	movs	r3, #3
 800ae9e:	e04e      	b.n	800af3e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f003 0304 	and.w	r3, r3, #4
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d037      	beq.n	800af1e <UART_WaitOnFlagUntilTimeout+0xb2>
 800aeae:	68bb      	ldr	r3, [r7, #8]
 800aeb0:	2b80      	cmp	r3, #128	@ 0x80
 800aeb2:	d034      	beq.n	800af1e <UART_WaitOnFlagUntilTimeout+0xb2>
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	2b40      	cmp	r3, #64	@ 0x40
 800aeb8:	d031      	beq.n	800af1e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	69db      	ldr	r3, [r3, #28]
 800aec0:	f003 0308 	and.w	r3, r3, #8
 800aec4:	2b08      	cmp	r3, #8
 800aec6:	d110      	bne.n	800aeea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	2208      	movs	r2, #8
 800aece:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aed0:	68f8      	ldr	r0, [r7, #12]
 800aed2:	f000 f838 	bl	800af46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	2208      	movs	r2, #8
 800aeda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	2200      	movs	r2, #0
 800aee2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800aee6:	2301      	movs	r3, #1
 800aee8:	e029      	b.n	800af3e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	69db      	ldr	r3, [r3, #28]
 800aef0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aef4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aef8:	d111      	bne.n	800af1e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800af02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800af04:	68f8      	ldr	r0, [r7, #12]
 800af06:	f000 f81e 	bl	800af46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	2220      	movs	r2, #32
 800af0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	2200      	movs	r2, #0
 800af16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800af1a:	2303      	movs	r3, #3
 800af1c:	e00f      	b.n	800af3e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	69da      	ldr	r2, [r3, #28]
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	4013      	ands	r3, r2
 800af28:	68ba      	ldr	r2, [r7, #8]
 800af2a:	429a      	cmp	r2, r3
 800af2c:	bf0c      	ite	eq
 800af2e:	2301      	moveq	r3, #1
 800af30:	2300      	movne	r3, #0
 800af32:	b2db      	uxtb	r3, r3
 800af34:	461a      	mov	r2, r3
 800af36:	79fb      	ldrb	r3, [r7, #7]
 800af38:	429a      	cmp	r2, r3
 800af3a:	d0a0      	beq.n	800ae7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800af3c:	2300      	movs	r3, #0
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3710      	adds	r7, #16
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}

0800af46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800af46:	b480      	push	{r7}
 800af48:	b095      	sub	sp, #84	@ 0x54
 800af4a:	af00      	add	r7, sp, #0
 800af4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af56:	e853 3f00 	ldrex	r3, [r3]
 800af5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800af5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	461a      	mov	r2, r3
 800af6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af6c:	643b      	str	r3, [r7, #64]	@ 0x40
 800af6e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800af72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800af74:	e841 2300 	strex	r3, r2, [r1]
 800af78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800af7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d1e6      	bne.n	800af4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	3308      	adds	r3, #8
 800af86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af88:	6a3b      	ldr	r3, [r7, #32]
 800af8a:	e853 3f00 	ldrex	r3, [r3]
 800af8e:	61fb      	str	r3, [r7, #28]
   return(result);
 800af90:	69fb      	ldr	r3, [r7, #28]
 800af92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800af96:	f023 0301 	bic.w	r3, r3, #1
 800af9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	3308      	adds	r3, #8
 800afa2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800afa4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800afa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800afaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800afac:	e841 2300 	strex	r3, r2, [r1]
 800afb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800afb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d1e3      	bne.n	800af80 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800afbc:	2b01      	cmp	r3, #1
 800afbe:	d118      	bne.n	800aff2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	e853 3f00 	ldrex	r3, [r3]
 800afcc:	60bb      	str	r3, [r7, #8]
   return(result);
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	f023 0310 	bic.w	r3, r3, #16
 800afd4:	647b      	str	r3, [r7, #68]	@ 0x44
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	461a      	mov	r2, r3
 800afdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afde:	61bb      	str	r3, [r7, #24]
 800afe0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afe2:	6979      	ldr	r1, [r7, #20]
 800afe4:	69ba      	ldr	r2, [r7, #24]
 800afe6:	e841 2300 	strex	r3, r2, [r1]
 800afea:	613b      	str	r3, [r7, #16]
   return(result);
 800afec:	693b      	ldr	r3, [r7, #16]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d1e6      	bne.n	800afc0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2220      	movs	r2, #32
 800aff6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2200      	movs	r2, #0
 800affe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2200      	movs	r2, #0
 800b004:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b006:	bf00      	nop
 800b008:	3754      	adds	r7, #84	@ 0x54
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr

0800b012 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b012:	b480      	push	{r7}
 800b014:	b085      	sub	sp, #20
 800b016:	af00      	add	r7, sp, #0
 800b018:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b020:	2b01      	cmp	r3, #1
 800b022:	d101      	bne.n	800b028 <HAL_UARTEx_DisableFifoMode+0x16>
 800b024:	2302      	movs	r3, #2
 800b026:	e027      	b.n	800b078 <HAL_UARTEx_DisableFifoMode+0x66>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2201      	movs	r2, #1
 800b02c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2224      	movs	r2, #36	@ 0x24
 800b034:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	681a      	ldr	r2, [r3, #0]
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	f022 0201 	bic.w	r2, r2, #1
 800b04e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b056:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2200      	movs	r2, #0
 800b05c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	68fa      	ldr	r2, [r7, #12]
 800b064:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	2220      	movs	r2, #32
 800b06a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2200      	movs	r2, #0
 800b072:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b076:	2300      	movs	r3, #0
}
 800b078:	4618      	mov	r0, r3
 800b07a:	3714      	adds	r7, #20
 800b07c:	46bd      	mov	sp, r7
 800b07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b082:	4770      	bx	lr

0800b084 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b084      	sub	sp, #16
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
 800b08c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b094:	2b01      	cmp	r3, #1
 800b096:	d101      	bne.n	800b09c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b098:	2302      	movs	r3, #2
 800b09a:	e02d      	b.n	800b0f8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	2201      	movs	r2, #1
 800b0a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2224      	movs	r2, #36	@ 0x24
 800b0a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	681a      	ldr	r2, [r3, #0]
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f022 0201 	bic.w	r2, r2, #1
 800b0c2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	689b      	ldr	r3, [r3, #8]
 800b0ca:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	683a      	ldr	r2, [r7, #0]
 800b0d4:	430a      	orrs	r2, r1
 800b0d6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f000 f84f 	bl	800b17c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	68fa      	ldr	r2, [r7, #12]
 800b0e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	2220      	movs	r2, #32
 800b0ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b0f6:	2300      	movs	r3, #0
}
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	3710      	adds	r7, #16
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}

0800b100 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b084      	sub	sp, #16
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b110:	2b01      	cmp	r3, #1
 800b112:	d101      	bne.n	800b118 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b114:	2302      	movs	r3, #2
 800b116:	e02d      	b.n	800b174 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2201      	movs	r2, #1
 800b11c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2224      	movs	r2, #36	@ 0x24
 800b124:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	681a      	ldr	r2, [r3, #0]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f022 0201 	bic.w	r2, r2, #1
 800b13e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	689b      	ldr	r3, [r3, #8]
 800b146:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	683a      	ldr	r2, [r7, #0]
 800b150:	430a      	orrs	r2, r1
 800b152:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 f811 	bl	800b17c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	68fa      	ldr	r2, [r7, #12]
 800b160:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	2220      	movs	r2, #32
 800b166:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	2200      	movs	r2, #0
 800b16e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b172:	2300      	movs	r3, #0
}
 800b174:	4618      	mov	r0, r3
 800b176:	3710      	adds	r7, #16
 800b178:	46bd      	mov	sp, r7
 800b17a:	bd80      	pop	{r7, pc}

0800b17c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b17c:	b480      	push	{r7}
 800b17e:	b085      	sub	sp, #20
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d108      	bne.n	800b19e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2201      	movs	r2, #1
 800b190:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2201      	movs	r2, #1
 800b198:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b19c:	e031      	b.n	800b202 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b19e:	2308      	movs	r3, #8
 800b1a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b1a2:	2308      	movs	r3, #8
 800b1a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	689b      	ldr	r3, [r3, #8]
 800b1ac:	0e5b      	lsrs	r3, r3, #25
 800b1ae:	b2db      	uxtb	r3, r3
 800b1b0:	f003 0307 	and.w	r3, r3, #7
 800b1b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	689b      	ldr	r3, [r3, #8]
 800b1bc:	0f5b      	lsrs	r3, r3, #29
 800b1be:	b2db      	uxtb	r3, r3
 800b1c0:	f003 0307 	and.w	r3, r3, #7
 800b1c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b1c6:	7bbb      	ldrb	r3, [r7, #14]
 800b1c8:	7b3a      	ldrb	r2, [r7, #12]
 800b1ca:	4911      	ldr	r1, [pc, #68]	@ (800b210 <UARTEx_SetNbDataToProcess+0x94>)
 800b1cc:	5c8a      	ldrb	r2, [r1, r2]
 800b1ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b1d2:	7b3a      	ldrb	r2, [r7, #12]
 800b1d4:	490f      	ldr	r1, [pc, #60]	@ (800b214 <UARTEx_SetNbDataToProcess+0x98>)
 800b1d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b1d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800b1dc:	b29a      	uxth	r2, r3
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b1e4:	7bfb      	ldrb	r3, [r7, #15]
 800b1e6:	7b7a      	ldrb	r2, [r7, #13]
 800b1e8:	4909      	ldr	r1, [pc, #36]	@ (800b210 <UARTEx_SetNbDataToProcess+0x94>)
 800b1ea:	5c8a      	ldrb	r2, [r1, r2]
 800b1ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b1f0:	7b7a      	ldrb	r2, [r7, #13]
 800b1f2:	4908      	ldr	r1, [pc, #32]	@ (800b214 <UARTEx_SetNbDataToProcess+0x98>)
 800b1f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b1f6:	fb93 f3f2 	sdiv	r3, r3, r2
 800b1fa:	b29a      	uxth	r2, r3
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b202:	bf00      	nop
 800b204:	3714      	adds	r7, #20
 800b206:	46bd      	mov	sp, r7
 800b208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20c:	4770      	bx	lr
 800b20e:	bf00      	nop
 800b210:	0800c848 	.word	0x0800c848
 800b214:	0800c850 	.word	0x0800c850

0800b218 <arm_sin_f32>:
 800b218:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800b298 <arm_sin_f32+0x80>
 800b21c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b220:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b228:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b22c:	d504      	bpl.n	800b238 <arm_sin_f32+0x20>
 800b22e:	ee17 3a90 	vmov	r3, s15
 800b232:	3b01      	subs	r3, #1
 800b234:	ee07 3a90 	vmov	s15, r3
 800b238:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b23c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800b29c <arm_sin_f32+0x84>
 800b240:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b244:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b248:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800b24c:	ee17 3a90 	vmov	r3, s15
 800b250:	b29b      	uxth	r3, r3
 800b252:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b256:	d21a      	bcs.n	800b28e <arm_sin_f32+0x76>
 800b258:	ee07 3a90 	vmov	s15, r3
 800b25c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b260:	1c59      	adds	r1, r3, #1
 800b262:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b266:	4a0e      	ldr	r2, [pc, #56]	@ (800b2a0 <arm_sin_f32+0x88>)
 800b268:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b26c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b270:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b274:	ed93 7a00 	vldr	s14, [r3]
 800b278:	edd2 6a00 	vldr	s13, [r2]
 800b27c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b280:	ee20 0a26 	vmul.f32	s0, s0, s13
 800b284:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b288:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b28c:	4770      	bx	lr
 800b28e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b292:	2101      	movs	r1, #1
 800b294:	2300      	movs	r3, #0
 800b296:	e7e6      	b.n	800b266 <arm_sin_f32+0x4e>
 800b298:	3e22f983 	.word	0x3e22f983
 800b29c:	44000000 	.word	0x44000000
 800b2a0:	0800c858 	.word	0x0800c858

0800b2a4 <std>:
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	b510      	push	{r4, lr}
 800b2a8:	4604      	mov	r4, r0
 800b2aa:	e9c0 3300 	strd	r3, r3, [r0]
 800b2ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b2b2:	6083      	str	r3, [r0, #8]
 800b2b4:	8181      	strh	r1, [r0, #12]
 800b2b6:	6643      	str	r3, [r0, #100]	@ 0x64
 800b2b8:	81c2      	strh	r2, [r0, #14]
 800b2ba:	6183      	str	r3, [r0, #24]
 800b2bc:	4619      	mov	r1, r3
 800b2be:	2208      	movs	r2, #8
 800b2c0:	305c      	adds	r0, #92	@ 0x5c
 800b2c2:	f000 f95e 	bl	800b582 <memset>
 800b2c6:	4b0d      	ldr	r3, [pc, #52]	@ (800b2fc <std+0x58>)
 800b2c8:	6263      	str	r3, [r4, #36]	@ 0x24
 800b2ca:	4b0d      	ldr	r3, [pc, #52]	@ (800b300 <std+0x5c>)
 800b2cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b2ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b304 <std+0x60>)
 800b2d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b2d2:	4b0d      	ldr	r3, [pc, #52]	@ (800b308 <std+0x64>)
 800b2d4:	6323      	str	r3, [r4, #48]	@ 0x30
 800b2d6:	4b0d      	ldr	r3, [pc, #52]	@ (800b30c <std+0x68>)
 800b2d8:	6224      	str	r4, [r4, #32]
 800b2da:	429c      	cmp	r4, r3
 800b2dc:	d006      	beq.n	800b2ec <std+0x48>
 800b2de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b2e2:	4294      	cmp	r4, r2
 800b2e4:	d002      	beq.n	800b2ec <std+0x48>
 800b2e6:	33d0      	adds	r3, #208	@ 0xd0
 800b2e8:	429c      	cmp	r4, r3
 800b2ea:	d105      	bne.n	800b2f8 <std+0x54>
 800b2ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b2f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2f4:	f000 b9f0 	b.w	800b6d8 <__retarget_lock_init_recursive>
 800b2f8:	bd10      	pop	{r4, pc}
 800b2fa:	bf00      	nop
 800b2fc:	0800b4fd 	.word	0x0800b4fd
 800b300:	0800b51f 	.word	0x0800b51f
 800b304:	0800b557 	.word	0x0800b557
 800b308:	0800b57b 	.word	0x0800b57b
 800b30c:	20000e40 	.word	0x20000e40

0800b310 <stdio_exit_handler>:
 800b310:	4a02      	ldr	r2, [pc, #8]	@ (800b31c <stdio_exit_handler+0xc>)
 800b312:	4903      	ldr	r1, [pc, #12]	@ (800b320 <stdio_exit_handler+0x10>)
 800b314:	4803      	ldr	r0, [pc, #12]	@ (800b324 <stdio_exit_handler+0x14>)
 800b316:	f000 b869 	b.w	800b3ec <_fwalk_sglue>
 800b31a:	bf00      	nop
 800b31c:	2000004c 	.word	0x2000004c
 800b320:	0800c241 	.word	0x0800c241
 800b324:	2000005c 	.word	0x2000005c

0800b328 <cleanup_stdio>:
 800b328:	6841      	ldr	r1, [r0, #4]
 800b32a:	4b0c      	ldr	r3, [pc, #48]	@ (800b35c <cleanup_stdio+0x34>)
 800b32c:	4299      	cmp	r1, r3
 800b32e:	b510      	push	{r4, lr}
 800b330:	4604      	mov	r4, r0
 800b332:	d001      	beq.n	800b338 <cleanup_stdio+0x10>
 800b334:	f000 ff84 	bl	800c240 <_fflush_r>
 800b338:	68a1      	ldr	r1, [r4, #8]
 800b33a:	4b09      	ldr	r3, [pc, #36]	@ (800b360 <cleanup_stdio+0x38>)
 800b33c:	4299      	cmp	r1, r3
 800b33e:	d002      	beq.n	800b346 <cleanup_stdio+0x1e>
 800b340:	4620      	mov	r0, r4
 800b342:	f000 ff7d 	bl	800c240 <_fflush_r>
 800b346:	68e1      	ldr	r1, [r4, #12]
 800b348:	4b06      	ldr	r3, [pc, #24]	@ (800b364 <cleanup_stdio+0x3c>)
 800b34a:	4299      	cmp	r1, r3
 800b34c:	d004      	beq.n	800b358 <cleanup_stdio+0x30>
 800b34e:	4620      	mov	r0, r4
 800b350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b354:	f000 bf74 	b.w	800c240 <_fflush_r>
 800b358:	bd10      	pop	{r4, pc}
 800b35a:	bf00      	nop
 800b35c:	20000e40 	.word	0x20000e40
 800b360:	20000ea8 	.word	0x20000ea8
 800b364:	20000f10 	.word	0x20000f10

0800b368 <global_stdio_init.part.0>:
 800b368:	b510      	push	{r4, lr}
 800b36a:	4b0b      	ldr	r3, [pc, #44]	@ (800b398 <global_stdio_init.part.0+0x30>)
 800b36c:	4c0b      	ldr	r4, [pc, #44]	@ (800b39c <global_stdio_init.part.0+0x34>)
 800b36e:	4a0c      	ldr	r2, [pc, #48]	@ (800b3a0 <global_stdio_init.part.0+0x38>)
 800b370:	601a      	str	r2, [r3, #0]
 800b372:	4620      	mov	r0, r4
 800b374:	2200      	movs	r2, #0
 800b376:	2104      	movs	r1, #4
 800b378:	f7ff ff94 	bl	800b2a4 <std>
 800b37c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b380:	2201      	movs	r2, #1
 800b382:	2109      	movs	r1, #9
 800b384:	f7ff ff8e 	bl	800b2a4 <std>
 800b388:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b38c:	2202      	movs	r2, #2
 800b38e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b392:	2112      	movs	r1, #18
 800b394:	f7ff bf86 	b.w	800b2a4 <std>
 800b398:	20000f78 	.word	0x20000f78
 800b39c:	20000e40 	.word	0x20000e40
 800b3a0:	0800b311 	.word	0x0800b311

0800b3a4 <__sfp_lock_acquire>:
 800b3a4:	4801      	ldr	r0, [pc, #4]	@ (800b3ac <__sfp_lock_acquire+0x8>)
 800b3a6:	f000 b998 	b.w	800b6da <__retarget_lock_acquire_recursive>
 800b3aa:	bf00      	nop
 800b3ac:	20000f81 	.word	0x20000f81

0800b3b0 <__sfp_lock_release>:
 800b3b0:	4801      	ldr	r0, [pc, #4]	@ (800b3b8 <__sfp_lock_release+0x8>)
 800b3b2:	f000 b993 	b.w	800b6dc <__retarget_lock_release_recursive>
 800b3b6:	bf00      	nop
 800b3b8:	20000f81 	.word	0x20000f81

0800b3bc <__sinit>:
 800b3bc:	b510      	push	{r4, lr}
 800b3be:	4604      	mov	r4, r0
 800b3c0:	f7ff fff0 	bl	800b3a4 <__sfp_lock_acquire>
 800b3c4:	6a23      	ldr	r3, [r4, #32]
 800b3c6:	b11b      	cbz	r3, 800b3d0 <__sinit+0x14>
 800b3c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3cc:	f7ff bff0 	b.w	800b3b0 <__sfp_lock_release>
 800b3d0:	4b04      	ldr	r3, [pc, #16]	@ (800b3e4 <__sinit+0x28>)
 800b3d2:	6223      	str	r3, [r4, #32]
 800b3d4:	4b04      	ldr	r3, [pc, #16]	@ (800b3e8 <__sinit+0x2c>)
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d1f5      	bne.n	800b3c8 <__sinit+0xc>
 800b3dc:	f7ff ffc4 	bl	800b368 <global_stdio_init.part.0>
 800b3e0:	e7f2      	b.n	800b3c8 <__sinit+0xc>
 800b3e2:	bf00      	nop
 800b3e4:	0800b329 	.word	0x0800b329
 800b3e8:	20000f78 	.word	0x20000f78

0800b3ec <_fwalk_sglue>:
 800b3ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3f0:	4607      	mov	r7, r0
 800b3f2:	4688      	mov	r8, r1
 800b3f4:	4614      	mov	r4, r2
 800b3f6:	2600      	movs	r6, #0
 800b3f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b3fc:	f1b9 0901 	subs.w	r9, r9, #1
 800b400:	d505      	bpl.n	800b40e <_fwalk_sglue+0x22>
 800b402:	6824      	ldr	r4, [r4, #0]
 800b404:	2c00      	cmp	r4, #0
 800b406:	d1f7      	bne.n	800b3f8 <_fwalk_sglue+0xc>
 800b408:	4630      	mov	r0, r6
 800b40a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b40e:	89ab      	ldrh	r3, [r5, #12]
 800b410:	2b01      	cmp	r3, #1
 800b412:	d907      	bls.n	800b424 <_fwalk_sglue+0x38>
 800b414:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b418:	3301      	adds	r3, #1
 800b41a:	d003      	beq.n	800b424 <_fwalk_sglue+0x38>
 800b41c:	4629      	mov	r1, r5
 800b41e:	4638      	mov	r0, r7
 800b420:	47c0      	blx	r8
 800b422:	4306      	orrs	r6, r0
 800b424:	3568      	adds	r5, #104	@ 0x68
 800b426:	e7e9      	b.n	800b3fc <_fwalk_sglue+0x10>

0800b428 <iprintf>:
 800b428:	b40f      	push	{r0, r1, r2, r3}
 800b42a:	b507      	push	{r0, r1, r2, lr}
 800b42c:	4906      	ldr	r1, [pc, #24]	@ (800b448 <iprintf+0x20>)
 800b42e:	ab04      	add	r3, sp, #16
 800b430:	6808      	ldr	r0, [r1, #0]
 800b432:	f853 2b04 	ldr.w	r2, [r3], #4
 800b436:	6881      	ldr	r1, [r0, #8]
 800b438:	9301      	str	r3, [sp, #4]
 800b43a:	f000 fbd9 	bl	800bbf0 <_vfiprintf_r>
 800b43e:	b003      	add	sp, #12
 800b440:	f85d eb04 	ldr.w	lr, [sp], #4
 800b444:	b004      	add	sp, #16
 800b446:	4770      	bx	lr
 800b448:	20000058 	.word	0x20000058

0800b44c <sniprintf>:
 800b44c:	b40c      	push	{r2, r3}
 800b44e:	b530      	push	{r4, r5, lr}
 800b450:	4b18      	ldr	r3, [pc, #96]	@ (800b4b4 <sniprintf+0x68>)
 800b452:	1e0c      	subs	r4, r1, #0
 800b454:	681d      	ldr	r5, [r3, #0]
 800b456:	b09d      	sub	sp, #116	@ 0x74
 800b458:	da08      	bge.n	800b46c <sniprintf+0x20>
 800b45a:	238b      	movs	r3, #139	@ 0x8b
 800b45c:	602b      	str	r3, [r5, #0]
 800b45e:	f04f 30ff 	mov.w	r0, #4294967295
 800b462:	b01d      	add	sp, #116	@ 0x74
 800b464:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b468:	b002      	add	sp, #8
 800b46a:	4770      	bx	lr
 800b46c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b470:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b474:	f04f 0300 	mov.w	r3, #0
 800b478:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b47a:	bf14      	ite	ne
 800b47c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b480:	4623      	moveq	r3, r4
 800b482:	9304      	str	r3, [sp, #16]
 800b484:	9307      	str	r3, [sp, #28]
 800b486:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b48a:	9002      	str	r0, [sp, #8]
 800b48c:	9006      	str	r0, [sp, #24]
 800b48e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b492:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b494:	ab21      	add	r3, sp, #132	@ 0x84
 800b496:	a902      	add	r1, sp, #8
 800b498:	4628      	mov	r0, r5
 800b49a:	9301      	str	r3, [sp, #4]
 800b49c:	f000 fa82 	bl	800b9a4 <_svfiprintf_r>
 800b4a0:	1c43      	adds	r3, r0, #1
 800b4a2:	bfbc      	itt	lt
 800b4a4:	238b      	movlt	r3, #139	@ 0x8b
 800b4a6:	602b      	strlt	r3, [r5, #0]
 800b4a8:	2c00      	cmp	r4, #0
 800b4aa:	d0da      	beq.n	800b462 <sniprintf+0x16>
 800b4ac:	9b02      	ldr	r3, [sp, #8]
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	701a      	strb	r2, [r3, #0]
 800b4b2:	e7d6      	b.n	800b462 <sniprintf+0x16>
 800b4b4:	20000058 	.word	0x20000058

0800b4b8 <siprintf>:
 800b4b8:	b40e      	push	{r1, r2, r3}
 800b4ba:	b510      	push	{r4, lr}
 800b4bc:	b09d      	sub	sp, #116	@ 0x74
 800b4be:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b4c0:	9002      	str	r0, [sp, #8]
 800b4c2:	9006      	str	r0, [sp, #24]
 800b4c4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b4c8:	480a      	ldr	r0, [pc, #40]	@ (800b4f4 <siprintf+0x3c>)
 800b4ca:	9107      	str	r1, [sp, #28]
 800b4cc:	9104      	str	r1, [sp, #16]
 800b4ce:	490a      	ldr	r1, [pc, #40]	@ (800b4f8 <siprintf+0x40>)
 800b4d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4d4:	9105      	str	r1, [sp, #20]
 800b4d6:	2400      	movs	r4, #0
 800b4d8:	a902      	add	r1, sp, #8
 800b4da:	6800      	ldr	r0, [r0, #0]
 800b4dc:	9301      	str	r3, [sp, #4]
 800b4de:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b4e0:	f000 fa60 	bl	800b9a4 <_svfiprintf_r>
 800b4e4:	9b02      	ldr	r3, [sp, #8]
 800b4e6:	701c      	strb	r4, [r3, #0]
 800b4e8:	b01d      	add	sp, #116	@ 0x74
 800b4ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4ee:	b003      	add	sp, #12
 800b4f0:	4770      	bx	lr
 800b4f2:	bf00      	nop
 800b4f4:	20000058 	.word	0x20000058
 800b4f8:	ffff0208 	.word	0xffff0208

0800b4fc <__sread>:
 800b4fc:	b510      	push	{r4, lr}
 800b4fe:	460c      	mov	r4, r1
 800b500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b504:	f000 f89a 	bl	800b63c <_read_r>
 800b508:	2800      	cmp	r0, #0
 800b50a:	bfab      	itete	ge
 800b50c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b50e:	89a3      	ldrhlt	r3, [r4, #12]
 800b510:	181b      	addge	r3, r3, r0
 800b512:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b516:	bfac      	ite	ge
 800b518:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b51a:	81a3      	strhlt	r3, [r4, #12]
 800b51c:	bd10      	pop	{r4, pc}

0800b51e <__swrite>:
 800b51e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b522:	461f      	mov	r7, r3
 800b524:	898b      	ldrh	r3, [r1, #12]
 800b526:	05db      	lsls	r3, r3, #23
 800b528:	4605      	mov	r5, r0
 800b52a:	460c      	mov	r4, r1
 800b52c:	4616      	mov	r6, r2
 800b52e:	d505      	bpl.n	800b53c <__swrite+0x1e>
 800b530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b534:	2302      	movs	r3, #2
 800b536:	2200      	movs	r2, #0
 800b538:	f000 f86e 	bl	800b618 <_lseek_r>
 800b53c:	89a3      	ldrh	r3, [r4, #12]
 800b53e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b542:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b546:	81a3      	strh	r3, [r4, #12]
 800b548:	4632      	mov	r2, r6
 800b54a:	463b      	mov	r3, r7
 800b54c:	4628      	mov	r0, r5
 800b54e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b552:	f000 b885 	b.w	800b660 <_write_r>

0800b556 <__sseek>:
 800b556:	b510      	push	{r4, lr}
 800b558:	460c      	mov	r4, r1
 800b55a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b55e:	f000 f85b 	bl	800b618 <_lseek_r>
 800b562:	1c43      	adds	r3, r0, #1
 800b564:	89a3      	ldrh	r3, [r4, #12]
 800b566:	bf15      	itete	ne
 800b568:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b56a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b56e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b572:	81a3      	strheq	r3, [r4, #12]
 800b574:	bf18      	it	ne
 800b576:	81a3      	strhne	r3, [r4, #12]
 800b578:	bd10      	pop	{r4, pc}

0800b57a <__sclose>:
 800b57a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b57e:	f000 b83b 	b.w	800b5f8 <_close_r>

0800b582 <memset>:
 800b582:	4402      	add	r2, r0
 800b584:	4603      	mov	r3, r0
 800b586:	4293      	cmp	r3, r2
 800b588:	d100      	bne.n	800b58c <memset+0xa>
 800b58a:	4770      	bx	lr
 800b58c:	f803 1b01 	strb.w	r1, [r3], #1
 800b590:	e7f9      	b.n	800b586 <memset+0x4>

0800b592 <strcat>:
 800b592:	b510      	push	{r4, lr}
 800b594:	4602      	mov	r2, r0
 800b596:	7814      	ldrb	r4, [r2, #0]
 800b598:	4613      	mov	r3, r2
 800b59a:	3201      	adds	r2, #1
 800b59c:	2c00      	cmp	r4, #0
 800b59e:	d1fa      	bne.n	800b596 <strcat+0x4>
 800b5a0:	3b01      	subs	r3, #1
 800b5a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b5a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b5aa:	2a00      	cmp	r2, #0
 800b5ac:	d1f9      	bne.n	800b5a2 <strcat+0x10>
 800b5ae:	bd10      	pop	{r4, pc}

0800b5b0 <strchr>:
 800b5b0:	b2c9      	uxtb	r1, r1
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b5ba:	b112      	cbz	r2, 800b5c2 <strchr+0x12>
 800b5bc:	428a      	cmp	r2, r1
 800b5be:	d1f9      	bne.n	800b5b4 <strchr+0x4>
 800b5c0:	4770      	bx	lr
 800b5c2:	2900      	cmp	r1, #0
 800b5c4:	bf18      	it	ne
 800b5c6:	2000      	movne	r0, #0
 800b5c8:	4770      	bx	lr

0800b5ca <strstr>:
 800b5ca:	780a      	ldrb	r2, [r1, #0]
 800b5cc:	b570      	push	{r4, r5, r6, lr}
 800b5ce:	b96a      	cbnz	r2, 800b5ec <strstr+0x22>
 800b5d0:	bd70      	pop	{r4, r5, r6, pc}
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d109      	bne.n	800b5ea <strstr+0x20>
 800b5d6:	460c      	mov	r4, r1
 800b5d8:	4605      	mov	r5, r0
 800b5da:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d0f6      	beq.n	800b5d0 <strstr+0x6>
 800b5e2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b5e6:	429e      	cmp	r6, r3
 800b5e8:	d0f7      	beq.n	800b5da <strstr+0x10>
 800b5ea:	3001      	adds	r0, #1
 800b5ec:	7803      	ldrb	r3, [r0, #0]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d1ef      	bne.n	800b5d2 <strstr+0x8>
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	e7ec      	b.n	800b5d0 <strstr+0x6>
	...

0800b5f8 <_close_r>:
 800b5f8:	b538      	push	{r3, r4, r5, lr}
 800b5fa:	4d06      	ldr	r5, [pc, #24]	@ (800b614 <_close_r+0x1c>)
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	4604      	mov	r4, r0
 800b600:	4608      	mov	r0, r1
 800b602:	602b      	str	r3, [r5, #0]
 800b604:	f7f7 f879 	bl	80026fa <_close>
 800b608:	1c43      	adds	r3, r0, #1
 800b60a:	d102      	bne.n	800b612 <_close_r+0x1a>
 800b60c:	682b      	ldr	r3, [r5, #0]
 800b60e:	b103      	cbz	r3, 800b612 <_close_r+0x1a>
 800b610:	6023      	str	r3, [r4, #0]
 800b612:	bd38      	pop	{r3, r4, r5, pc}
 800b614:	20000f7c 	.word	0x20000f7c

0800b618 <_lseek_r>:
 800b618:	b538      	push	{r3, r4, r5, lr}
 800b61a:	4d07      	ldr	r5, [pc, #28]	@ (800b638 <_lseek_r+0x20>)
 800b61c:	4604      	mov	r4, r0
 800b61e:	4608      	mov	r0, r1
 800b620:	4611      	mov	r1, r2
 800b622:	2200      	movs	r2, #0
 800b624:	602a      	str	r2, [r5, #0]
 800b626:	461a      	mov	r2, r3
 800b628:	f7f7 f88e 	bl	8002748 <_lseek>
 800b62c:	1c43      	adds	r3, r0, #1
 800b62e:	d102      	bne.n	800b636 <_lseek_r+0x1e>
 800b630:	682b      	ldr	r3, [r5, #0]
 800b632:	b103      	cbz	r3, 800b636 <_lseek_r+0x1e>
 800b634:	6023      	str	r3, [r4, #0]
 800b636:	bd38      	pop	{r3, r4, r5, pc}
 800b638:	20000f7c 	.word	0x20000f7c

0800b63c <_read_r>:
 800b63c:	b538      	push	{r3, r4, r5, lr}
 800b63e:	4d07      	ldr	r5, [pc, #28]	@ (800b65c <_read_r+0x20>)
 800b640:	4604      	mov	r4, r0
 800b642:	4608      	mov	r0, r1
 800b644:	4611      	mov	r1, r2
 800b646:	2200      	movs	r2, #0
 800b648:	602a      	str	r2, [r5, #0]
 800b64a:	461a      	mov	r2, r3
 800b64c:	f7f7 f81c 	bl	8002688 <_read>
 800b650:	1c43      	adds	r3, r0, #1
 800b652:	d102      	bne.n	800b65a <_read_r+0x1e>
 800b654:	682b      	ldr	r3, [r5, #0]
 800b656:	b103      	cbz	r3, 800b65a <_read_r+0x1e>
 800b658:	6023      	str	r3, [r4, #0]
 800b65a:	bd38      	pop	{r3, r4, r5, pc}
 800b65c:	20000f7c 	.word	0x20000f7c

0800b660 <_write_r>:
 800b660:	b538      	push	{r3, r4, r5, lr}
 800b662:	4d07      	ldr	r5, [pc, #28]	@ (800b680 <_write_r+0x20>)
 800b664:	4604      	mov	r4, r0
 800b666:	4608      	mov	r0, r1
 800b668:	4611      	mov	r1, r2
 800b66a:	2200      	movs	r2, #0
 800b66c:	602a      	str	r2, [r5, #0]
 800b66e:	461a      	mov	r2, r3
 800b670:	f7f7 f827 	bl	80026c2 <_write>
 800b674:	1c43      	adds	r3, r0, #1
 800b676:	d102      	bne.n	800b67e <_write_r+0x1e>
 800b678:	682b      	ldr	r3, [r5, #0]
 800b67a:	b103      	cbz	r3, 800b67e <_write_r+0x1e>
 800b67c:	6023      	str	r3, [r4, #0]
 800b67e:	bd38      	pop	{r3, r4, r5, pc}
 800b680:	20000f7c 	.word	0x20000f7c

0800b684 <__errno>:
 800b684:	4b01      	ldr	r3, [pc, #4]	@ (800b68c <__errno+0x8>)
 800b686:	6818      	ldr	r0, [r3, #0]
 800b688:	4770      	bx	lr
 800b68a:	bf00      	nop
 800b68c:	20000058 	.word	0x20000058

0800b690 <__libc_init_array>:
 800b690:	b570      	push	{r4, r5, r6, lr}
 800b692:	4d0d      	ldr	r5, [pc, #52]	@ (800b6c8 <__libc_init_array+0x38>)
 800b694:	4c0d      	ldr	r4, [pc, #52]	@ (800b6cc <__libc_init_array+0x3c>)
 800b696:	1b64      	subs	r4, r4, r5
 800b698:	10a4      	asrs	r4, r4, #2
 800b69a:	2600      	movs	r6, #0
 800b69c:	42a6      	cmp	r6, r4
 800b69e:	d109      	bne.n	800b6b4 <__libc_init_array+0x24>
 800b6a0:	4d0b      	ldr	r5, [pc, #44]	@ (800b6d0 <__libc_init_array+0x40>)
 800b6a2:	4c0c      	ldr	r4, [pc, #48]	@ (800b6d4 <__libc_init_array+0x44>)
 800b6a4:	f000 ff6c 	bl	800c580 <_init>
 800b6a8:	1b64      	subs	r4, r4, r5
 800b6aa:	10a4      	asrs	r4, r4, #2
 800b6ac:	2600      	movs	r6, #0
 800b6ae:	42a6      	cmp	r6, r4
 800b6b0:	d105      	bne.n	800b6be <__libc_init_array+0x2e>
 800b6b2:	bd70      	pop	{r4, r5, r6, pc}
 800b6b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6b8:	4798      	blx	r3
 800b6ba:	3601      	adds	r6, #1
 800b6bc:	e7ee      	b.n	800b69c <__libc_init_array+0xc>
 800b6be:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6c2:	4798      	blx	r3
 800b6c4:	3601      	adds	r6, #1
 800b6c6:	e7f2      	b.n	800b6ae <__libc_init_array+0x1e>
 800b6c8:	0800d098 	.word	0x0800d098
 800b6cc:	0800d098 	.word	0x0800d098
 800b6d0:	0800d098 	.word	0x0800d098
 800b6d4:	0800d09c 	.word	0x0800d09c

0800b6d8 <__retarget_lock_init_recursive>:
 800b6d8:	4770      	bx	lr

0800b6da <__retarget_lock_acquire_recursive>:
 800b6da:	4770      	bx	lr

0800b6dc <__retarget_lock_release_recursive>:
 800b6dc:	4770      	bx	lr

0800b6de <memcpy>:
 800b6de:	440a      	add	r2, r1
 800b6e0:	4291      	cmp	r1, r2
 800b6e2:	f100 33ff 	add.w	r3, r0, #4294967295
 800b6e6:	d100      	bne.n	800b6ea <memcpy+0xc>
 800b6e8:	4770      	bx	lr
 800b6ea:	b510      	push	{r4, lr}
 800b6ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b6f4:	4291      	cmp	r1, r2
 800b6f6:	d1f9      	bne.n	800b6ec <memcpy+0xe>
 800b6f8:	bd10      	pop	{r4, pc}
	...

0800b6fc <_free_r>:
 800b6fc:	b538      	push	{r3, r4, r5, lr}
 800b6fe:	4605      	mov	r5, r0
 800b700:	2900      	cmp	r1, #0
 800b702:	d041      	beq.n	800b788 <_free_r+0x8c>
 800b704:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b708:	1f0c      	subs	r4, r1, #4
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	bfb8      	it	lt
 800b70e:	18e4      	addlt	r4, r4, r3
 800b710:	f000 f8e0 	bl	800b8d4 <__malloc_lock>
 800b714:	4a1d      	ldr	r2, [pc, #116]	@ (800b78c <_free_r+0x90>)
 800b716:	6813      	ldr	r3, [r2, #0]
 800b718:	b933      	cbnz	r3, 800b728 <_free_r+0x2c>
 800b71a:	6063      	str	r3, [r4, #4]
 800b71c:	6014      	str	r4, [r2, #0]
 800b71e:	4628      	mov	r0, r5
 800b720:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b724:	f000 b8dc 	b.w	800b8e0 <__malloc_unlock>
 800b728:	42a3      	cmp	r3, r4
 800b72a:	d908      	bls.n	800b73e <_free_r+0x42>
 800b72c:	6820      	ldr	r0, [r4, #0]
 800b72e:	1821      	adds	r1, r4, r0
 800b730:	428b      	cmp	r3, r1
 800b732:	bf01      	itttt	eq
 800b734:	6819      	ldreq	r1, [r3, #0]
 800b736:	685b      	ldreq	r3, [r3, #4]
 800b738:	1809      	addeq	r1, r1, r0
 800b73a:	6021      	streq	r1, [r4, #0]
 800b73c:	e7ed      	b.n	800b71a <_free_r+0x1e>
 800b73e:	461a      	mov	r2, r3
 800b740:	685b      	ldr	r3, [r3, #4]
 800b742:	b10b      	cbz	r3, 800b748 <_free_r+0x4c>
 800b744:	42a3      	cmp	r3, r4
 800b746:	d9fa      	bls.n	800b73e <_free_r+0x42>
 800b748:	6811      	ldr	r1, [r2, #0]
 800b74a:	1850      	adds	r0, r2, r1
 800b74c:	42a0      	cmp	r0, r4
 800b74e:	d10b      	bne.n	800b768 <_free_r+0x6c>
 800b750:	6820      	ldr	r0, [r4, #0]
 800b752:	4401      	add	r1, r0
 800b754:	1850      	adds	r0, r2, r1
 800b756:	4283      	cmp	r3, r0
 800b758:	6011      	str	r1, [r2, #0]
 800b75a:	d1e0      	bne.n	800b71e <_free_r+0x22>
 800b75c:	6818      	ldr	r0, [r3, #0]
 800b75e:	685b      	ldr	r3, [r3, #4]
 800b760:	6053      	str	r3, [r2, #4]
 800b762:	4408      	add	r0, r1
 800b764:	6010      	str	r0, [r2, #0]
 800b766:	e7da      	b.n	800b71e <_free_r+0x22>
 800b768:	d902      	bls.n	800b770 <_free_r+0x74>
 800b76a:	230c      	movs	r3, #12
 800b76c:	602b      	str	r3, [r5, #0]
 800b76e:	e7d6      	b.n	800b71e <_free_r+0x22>
 800b770:	6820      	ldr	r0, [r4, #0]
 800b772:	1821      	adds	r1, r4, r0
 800b774:	428b      	cmp	r3, r1
 800b776:	bf04      	itt	eq
 800b778:	6819      	ldreq	r1, [r3, #0]
 800b77a:	685b      	ldreq	r3, [r3, #4]
 800b77c:	6063      	str	r3, [r4, #4]
 800b77e:	bf04      	itt	eq
 800b780:	1809      	addeq	r1, r1, r0
 800b782:	6021      	streq	r1, [r4, #0]
 800b784:	6054      	str	r4, [r2, #4]
 800b786:	e7ca      	b.n	800b71e <_free_r+0x22>
 800b788:	bd38      	pop	{r3, r4, r5, pc}
 800b78a:	bf00      	nop
 800b78c:	20000f88 	.word	0x20000f88

0800b790 <sbrk_aligned>:
 800b790:	b570      	push	{r4, r5, r6, lr}
 800b792:	4e0f      	ldr	r6, [pc, #60]	@ (800b7d0 <sbrk_aligned+0x40>)
 800b794:	460c      	mov	r4, r1
 800b796:	6831      	ldr	r1, [r6, #0]
 800b798:	4605      	mov	r5, r0
 800b79a:	b911      	cbnz	r1, 800b7a2 <sbrk_aligned+0x12>
 800b79c:	f000 fe26 	bl	800c3ec <_sbrk_r>
 800b7a0:	6030      	str	r0, [r6, #0]
 800b7a2:	4621      	mov	r1, r4
 800b7a4:	4628      	mov	r0, r5
 800b7a6:	f000 fe21 	bl	800c3ec <_sbrk_r>
 800b7aa:	1c43      	adds	r3, r0, #1
 800b7ac:	d103      	bne.n	800b7b6 <sbrk_aligned+0x26>
 800b7ae:	f04f 34ff 	mov.w	r4, #4294967295
 800b7b2:	4620      	mov	r0, r4
 800b7b4:	bd70      	pop	{r4, r5, r6, pc}
 800b7b6:	1cc4      	adds	r4, r0, #3
 800b7b8:	f024 0403 	bic.w	r4, r4, #3
 800b7bc:	42a0      	cmp	r0, r4
 800b7be:	d0f8      	beq.n	800b7b2 <sbrk_aligned+0x22>
 800b7c0:	1a21      	subs	r1, r4, r0
 800b7c2:	4628      	mov	r0, r5
 800b7c4:	f000 fe12 	bl	800c3ec <_sbrk_r>
 800b7c8:	3001      	adds	r0, #1
 800b7ca:	d1f2      	bne.n	800b7b2 <sbrk_aligned+0x22>
 800b7cc:	e7ef      	b.n	800b7ae <sbrk_aligned+0x1e>
 800b7ce:	bf00      	nop
 800b7d0:	20000f84 	.word	0x20000f84

0800b7d4 <_malloc_r>:
 800b7d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7d8:	1ccd      	adds	r5, r1, #3
 800b7da:	f025 0503 	bic.w	r5, r5, #3
 800b7de:	3508      	adds	r5, #8
 800b7e0:	2d0c      	cmp	r5, #12
 800b7e2:	bf38      	it	cc
 800b7e4:	250c      	movcc	r5, #12
 800b7e6:	2d00      	cmp	r5, #0
 800b7e8:	4606      	mov	r6, r0
 800b7ea:	db01      	blt.n	800b7f0 <_malloc_r+0x1c>
 800b7ec:	42a9      	cmp	r1, r5
 800b7ee:	d904      	bls.n	800b7fa <_malloc_r+0x26>
 800b7f0:	230c      	movs	r3, #12
 800b7f2:	6033      	str	r3, [r6, #0]
 800b7f4:	2000      	movs	r0, #0
 800b7f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b8d0 <_malloc_r+0xfc>
 800b7fe:	f000 f869 	bl	800b8d4 <__malloc_lock>
 800b802:	f8d8 3000 	ldr.w	r3, [r8]
 800b806:	461c      	mov	r4, r3
 800b808:	bb44      	cbnz	r4, 800b85c <_malloc_r+0x88>
 800b80a:	4629      	mov	r1, r5
 800b80c:	4630      	mov	r0, r6
 800b80e:	f7ff ffbf 	bl	800b790 <sbrk_aligned>
 800b812:	1c43      	adds	r3, r0, #1
 800b814:	4604      	mov	r4, r0
 800b816:	d158      	bne.n	800b8ca <_malloc_r+0xf6>
 800b818:	f8d8 4000 	ldr.w	r4, [r8]
 800b81c:	4627      	mov	r7, r4
 800b81e:	2f00      	cmp	r7, #0
 800b820:	d143      	bne.n	800b8aa <_malloc_r+0xd6>
 800b822:	2c00      	cmp	r4, #0
 800b824:	d04b      	beq.n	800b8be <_malloc_r+0xea>
 800b826:	6823      	ldr	r3, [r4, #0]
 800b828:	4639      	mov	r1, r7
 800b82a:	4630      	mov	r0, r6
 800b82c:	eb04 0903 	add.w	r9, r4, r3
 800b830:	f000 fddc 	bl	800c3ec <_sbrk_r>
 800b834:	4581      	cmp	r9, r0
 800b836:	d142      	bne.n	800b8be <_malloc_r+0xea>
 800b838:	6821      	ldr	r1, [r4, #0]
 800b83a:	1a6d      	subs	r5, r5, r1
 800b83c:	4629      	mov	r1, r5
 800b83e:	4630      	mov	r0, r6
 800b840:	f7ff ffa6 	bl	800b790 <sbrk_aligned>
 800b844:	3001      	adds	r0, #1
 800b846:	d03a      	beq.n	800b8be <_malloc_r+0xea>
 800b848:	6823      	ldr	r3, [r4, #0]
 800b84a:	442b      	add	r3, r5
 800b84c:	6023      	str	r3, [r4, #0]
 800b84e:	f8d8 3000 	ldr.w	r3, [r8]
 800b852:	685a      	ldr	r2, [r3, #4]
 800b854:	bb62      	cbnz	r2, 800b8b0 <_malloc_r+0xdc>
 800b856:	f8c8 7000 	str.w	r7, [r8]
 800b85a:	e00f      	b.n	800b87c <_malloc_r+0xa8>
 800b85c:	6822      	ldr	r2, [r4, #0]
 800b85e:	1b52      	subs	r2, r2, r5
 800b860:	d420      	bmi.n	800b8a4 <_malloc_r+0xd0>
 800b862:	2a0b      	cmp	r2, #11
 800b864:	d917      	bls.n	800b896 <_malloc_r+0xc2>
 800b866:	1961      	adds	r1, r4, r5
 800b868:	42a3      	cmp	r3, r4
 800b86a:	6025      	str	r5, [r4, #0]
 800b86c:	bf18      	it	ne
 800b86e:	6059      	strne	r1, [r3, #4]
 800b870:	6863      	ldr	r3, [r4, #4]
 800b872:	bf08      	it	eq
 800b874:	f8c8 1000 	streq.w	r1, [r8]
 800b878:	5162      	str	r2, [r4, r5]
 800b87a:	604b      	str	r3, [r1, #4]
 800b87c:	4630      	mov	r0, r6
 800b87e:	f000 f82f 	bl	800b8e0 <__malloc_unlock>
 800b882:	f104 000b 	add.w	r0, r4, #11
 800b886:	1d23      	adds	r3, r4, #4
 800b888:	f020 0007 	bic.w	r0, r0, #7
 800b88c:	1ac2      	subs	r2, r0, r3
 800b88e:	bf1c      	itt	ne
 800b890:	1a1b      	subne	r3, r3, r0
 800b892:	50a3      	strne	r3, [r4, r2]
 800b894:	e7af      	b.n	800b7f6 <_malloc_r+0x22>
 800b896:	6862      	ldr	r2, [r4, #4]
 800b898:	42a3      	cmp	r3, r4
 800b89a:	bf0c      	ite	eq
 800b89c:	f8c8 2000 	streq.w	r2, [r8]
 800b8a0:	605a      	strne	r2, [r3, #4]
 800b8a2:	e7eb      	b.n	800b87c <_malloc_r+0xa8>
 800b8a4:	4623      	mov	r3, r4
 800b8a6:	6864      	ldr	r4, [r4, #4]
 800b8a8:	e7ae      	b.n	800b808 <_malloc_r+0x34>
 800b8aa:	463c      	mov	r4, r7
 800b8ac:	687f      	ldr	r7, [r7, #4]
 800b8ae:	e7b6      	b.n	800b81e <_malloc_r+0x4a>
 800b8b0:	461a      	mov	r2, r3
 800b8b2:	685b      	ldr	r3, [r3, #4]
 800b8b4:	42a3      	cmp	r3, r4
 800b8b6:	d1fb      	bne.n	800b8b0 <_malloc_r+0xdc>
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	6053      	str	r3, [r2, #4]
 800b8bc:	e7de      	b.n	800b87c <_malloc_r+0xa8>
 800b8be:	230c      	movs	r3, #12
 800b8c0:	6033      	str	r3, [r6, #0]
 800b8c2:	4630      	mov	r0, r6
 800b8c4:	f000 f80c 	bl	800b8e0 <__malloc_unlock>
 800b8c8:	e794      	b.n	800b7f4 <_malloc_r+0x20>
 800b8ca:	6005      	str	r5, [r0, #0]
 800b8cc:	e7d6      	b.n	800b87c <_malloc_r+0xa8>
 800b8ce:	bf00      	nop
 800b8d0:	20000f88 	.word	0x20000f88

0800b8d4 <__malloc_lock>:
 800b8d4:	4801      	ldr	r0, [pc, #4]	@ (800b8dc <__malloc_lock+0x8>)
 800b8d6:	f7ff bf00 	b.w	800b6da <__retarget_lock_acquire_recursive>
 800b8da:	bf00      	nop
 800b8dc:	20000f80 	.word	0x20000f80

0800b8e0 <__malloc_unlock>:
 800b8e0:	4801      	ldr	r0, [pc, #4]	@ (800b8e8 <__malloc_unlock+0x8>)
 800b8e2:	f7ff befb 	b.w	800b6dc <__retarget_lock_release_recursive>
 800b8e6:	bf00      	nop
 800b8e8:	20000f80 	.word	0x20000f80

0800b8ec <__ssputs_r>:
 800b8ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8f0:	688e      	ldr	r6, [r1, #8]
 800b8f2:	461f      	mov	r7, r3
 800b8f4:	42be      	cmp	r6, r7
 800b8f6:	680b      	ldr	r3, [r1, #0]
 800b8f8:	4682      	mov	sl, r0
 800b8fa:	460c      	mov	r4, r1
 800b8fc:	4690      	mov	r8, r2
 800b8fe:	d82d      	bhi.n	800b95c <__ssputs_r+0x70>
 800b900:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b904:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b908:	d026      	beq.n	800b958 <__ssputs_r+0x6c>
 800b90a:	6965      	ldr	r5, [r4, #20]
 800b90c:	6909      	ldr	r1, [r1, #16]
 800b90e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b912:	eba3 0901 	sub.w	r9, r3, r1
 800b916:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b91a:	1c7b      	adds	r3, r7, #1
 800b91c:	444b      	add	r3, r9
 800b91e:	106d      	asrs	r5, r5, #1
 800b920:	429d      	cmp	r5, r3
 800b922:	bf38      	it	cc
 800b924:	461d      	movcc	r5, r3
 800b926:	0553      	lsls	r3, r2, #21
 800b928:	d527      	bpl.n	800b97a <__ssputs_r+0x8e>
 800b92a:	4629      	mov	r1, r5
 800b92c:	f7ff ff52 	bl	800b7d4 <_malloc_r>
 800b930:	4606      	mov	r6, r0
 800b932:	b360      	cbz	r0, 800b98e <__ssputs_r+0xa2>
 800b934:	6921      	ldr	r1, [r4, #16]
 800b936:	464a      	mov	r2, r9
 800b938:	f7ff fed1 	bl	800b6de <memcpy>
 800b93c:	89a3      	ldrh	r3, [r4, #12]
 800b93e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b946:	81a3      	strh	r3, [r4, #12]
 800b948:	6126      	str	r6, [r4, #16]
 800b94a:	6165      	str	r5, [r4, #20]
 800b94c:	444e      	add	r6, r9
 800b94e:	eba5 0509 	sub.w	r5, r5, r9
 800b952:	6026      	str	r6, [r4, #0]
 800b954:	60a5      	str	r5, [r4, #8]
 800b956:	463e      	mov	r6, r7
 800b958:	42be      	cmp	r6, r7
 800b95a:	d900      	bls.n	800b95e <__ssputs_r+0x72>
 800b95c:	463e      	mov	r6, r7
 800b95e:	6820      	ldr	r0, [r4, #0]
 800b960:	4632      	mov	r2, r6
 800b962:	4641      	mov	r1, r8
 800b964:	f000 fd28 	bl	800c3b8 <memmove>
 800b968:	68a3      	ldr	r3, [r4, #8]
 800b96a:	1b9b      	subs	r3, r3, r6
 800b96c:	60a3      	str	r3, [r4, #8]
 800b96e:	6823      	ldr	r3, [r4, #0]
 800b970:	4433      	add	r3, r6
 800b972:	6023      	str	r3, [r4, #0]
 800b974:	2000      	movs	r0, #0
 800b976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b97a:	462a      	mov	r2, r5
 800b97c:	f000 fd46 	bl	800c40c <_realloc_r>
 800b980:	4606      	mov	r6, r0
 800b982:	2800      	cmp	r0, #0
 800b984:	d1e0      	bne.n	800b948 <__ssputs_r+0x5c>
 800b986:	6921      	ldr	r1, [r4, #16]
 800b988:	4650      	mov	r0, sl
 800b98a:	f7ff feb7 	bl	800b6fc <_free_r>
 800b98e:	230c      	movs	r3, #12
 800b990:	f8ca 3000 	str.w	r3, [sl]
 800b994:	89a3      	ldrh	r3, [r4, #12]
 800b996:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b99a:	81a3      	strh	r3, [r4, #12]
 800b99c:	f04f 30ff 	mov.w	r0, #4294967295
 800b9a0:	e7e9      	b.n	800b976 <__ssputs_r+0x8a>
	...

0800b9a4 <_svfiprintf_r>:
 800b9a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9a8:	4698      	mov	r8, r3
 800b9aa:	898b      	ldrh	r3, [r1, #12]
 800b9ac:	061b      	lsls	r3, r3, #24
 800b9ae:	b09d      	sub	sp, #116	@ 0x74
 800b9b0:	4607      	mov	r7, r0
 800b9b2:	460d      	mov	r5, r1
 800b9b4:	4614      	mov	r4, r2
 800b9b6:	d510      	bpl.n	800b9da <_svfiprintf_r+0x36>
 800b9b8:	690b      	ldr	r3, [r1, #16]
 800b9ba:	b973      	cbnz	r3, 800b9da <_svfiprintf_r+0x36>
 800b9bc:	2140      	movs	r1, #64	@ 0x40
 800b9be:	f7ff ff09 	bl	800b7d4 <_malloc_r>
 800b9c2:	6028      	str	r0, [r5, #0]
 800b9c4:	6128      	str	r0, [r5, #16]
 800b9c6:	b930      	cbnz	r0, 800b9d6 <_svfiprintf_r+0x32>
 800b9c8:	230c      	movs	r3, #12
 800b9ca:	603b      	str	r3, [r7, #0]
 800b9cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b9d0:	b01d      	add	sp, #116	@ 0x74
 800b9d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9d6:	2340      	movs	r3, #64	@ 0x40
 800b9d8:	616b      	str	r3, [r5, #20]
 800b9da:	2300      	movs	r3, #0
 800b9dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9de:	2320      	movs	r3, #32
 800b9e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b9e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b9e8:	2330      	movs	r3, #48	@ 0x30
 800b9ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bb88 <_svfiprintf_r+0x1e4>
 800b9ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b9f2:	f04f 0901 	mov.w	r9, #1
 800b9f6:	4623      	mov	r3, r4
 800b9f8:	469a      	mov	sl, r3
 800b9fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9fe:	b10a      	cbz	r2, 800ba04 <_svfiprintf_r+0x60>
 800ba00:	2a25      	cmp	r2, #37	@ 0x25
 800ba02:	d1f9      	bne.n	800b9f8 <_svfiprintf_r+0x54>
 800ba04:	ebba 0b04 	subs.w	fp, sl, r4
 800ba08:	d00b      	beq.n	800ba22 <_svfiprintf_r+0x7e>
 800ba0a:	465b      	mov	r3, fp
 800ba0c:	4622      	mov	r2, r4
 800ba0e:	4629      	mov	r1, r5
 800ba10:	4638      	mov	r0, r7
 800ba12:	f7ff ff6b 	bl	800b8ec <__ssputs_r>
 800ba16:	3001      	adds	r0, #1
 800ba18:	f000 80a7 	beq.w	800bb6a <_svfiprintf_r+0x1c6>
 800ba1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba1e:	445a      	add	r2, fp
 800ba20:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba22:	f89a 3000 	ldrb.w	r3, [sl]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	f000 809f 	beq.w	800bb6a <_svfiprintf_r+0x1c6>
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	f04f 32ff 	mov.w	r2, #4294967295
 800ba32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba36:	f10a 0a01 	add.w	sl, sl, #1
 800ba3a:	9304      	str	r3, [sp, #16]
 800ba3c:	9307      	str	r3, [sp, #28]
 800ba3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ba42:	931a      	str	r3, [sp, #104]	@ 0x68
 800ba44:	4654      	mov	r4, sl
 800ba46:	2205      	movs	r2, #5
 800ba48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba4c:	484e      	ldr	r0, [pc, #312]	@ (800bb88 <_svfiprintf_r+0x1e4>)
 800ba4e:	f7f4 fbef 	bl	8000230 <memchr>
 800ba52:	9a04      	ldr	r2, [sp, #16]
 800ba54:	b9d8      	cbnz	r0, 800ba8e <_svfiprintf_r+0xea>
 800ba56:	06d0      	lsls	r0, r2, #27
 800ba58:	bf44      	itt	mi
 800ba5a:	2320      	movmi	r3, #32
 800ba5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba60:	0711      	lsls	r1, r2, #28
 800ba62:	bf44      	itt	mi
 800ba64:	232b      	movmi	r3, #43	@ 0x2b
 800ba66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba6a:	f89a 3000 	ldrb.w	r3, [sl]
 800ba6e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba70:	d015      	beq.n	800ba9e <_svfiprintf_r+0xfa>
 800ba72:	9a07      	ldr	r2, [sp, #28]
 800ba74:	4654      	mov	r4, sl
 800ba76:	2000      	movs	r0, #0
 800ba78:	f04f 0c0a 	mov.w	ip, #10
 800ba7c:	4621      	mov	r1, r4
 800ba7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba82:	3b30      	subs	r3, #48	@ 0x30
 800ba84:	2b09      	cmp	r3, #9
 800ba86:	d94b      	bls.n	800bb20 <_svfiprintf_r+0x17c>
 800ba88:	b1b0      	cbz	r0, 800bab8 <_svfiprintf_r+0x114>
 800ba8a:	9207      	str	r2, [sp, #28]
 800ba8c:	e014      	b.n	800bab8 <_svfiprintf_r+0x114>
 800ba8e:	eba0 0308 	sub.w	r3, r0, r8
 800ba92:	fa09 f303 	lsl.w	r3, r9, r3
 800ba96:	4313      	orrs	r3, r2
 800ba98:	9304      	str	r3, [sp, #16]
 800ba9a:	46a2      	mov	sl, r4
 800ba9c:	e7d2      	b.n	800ba44 <_svfiprintf_r+0xa0>
 800ba9e:	9b03      	ldr	r3, [sp, #12]
 800baa0:	1d19      	adds	r1, r3, #4
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	9103      	str	r1, [sp, #12]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	bfbb      	ittet	lt
 800baaa:	425b      	neglt	r3, r3
 800baac:	f042 0202 	orrlt.w	r2, r2, #2
 800bab0:	9307      	strge	r3, [sp, #28]
 800bab2:	9307      	strlt	r3, [sp, #28]
 800bab4:	bfb8      	it	lt
 800bab6:	9204      	strlt	r2, [sp, #16]
 800bab8:	7823      	ldrb	r3, [r4, #0]
 800baba:	2b2e      	cmp	r3, #46	@ 0x2e
 800babc:	d10a      	bne.n	800bad4 <_svfiprintf_r+0x130>
 800babe:	7863      	ldrb	r3, [r4, #1]
 800bac0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bac2:	d132      	bne.n	800bb2a <_svfiprintf_r+0x186>
 800bac4:	9b03      	ldr	r3, [sp, #12]
 800bac6:	1d1a      	adds	r2, r3, #4
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	9203      	str	r2, [sp, #12]
 800bacc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bad0:	3402      	adds	r4, #2
 800bad2:	9305      	str	r3, [sp, #20]
 800bad4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bb98 <_svfiprintf_r+0x1f4>
 800bad8:	7821      	ldrb	r1, [r4, #0]
 800bada:	2203      	movs	r2, #3
 800badc:	4650      	mov	r0, sl
 800bade:	f7f4 fba7 	bl	8000230 <memchr>
 800bae2:	b138      	cbz	r0, 800baf4 <_svfiprintf_r+0x150>
 800bae4:	9b04      	ldr	r3, [sp, #16]
 800bae6:	eba0 000a 	sub.w	r0, r0, sl
 800baea:	2240      	movs	r2, #64	@ 0x40
 800baec:	4082      	lsls	r2, r0
 800baee:	4313      	orrs	r3, r2
 800baf0:	3401      	adds	r4, #1
 800baf2:	9304      	str	r3, [sp, #16]
 800baf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baf8:	4824      	ldr	r0, [pc, #144]	@ (800bb8c <_svfiprintf_r+0x1e8>)
 800bafa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bafe:	2206      	movs	r2, #6
 800bb00:	f7f4 fb96 	bl	8000230 <memchr>
 800bb04:	2800      	cmp	r0, #0
 800bb06:	d036      	beq.n	800bb76 <_svfiprintf_r+0x1d2>
 800bb08:	4b21      	ldr	r3, [pc, #132]	@ (800bb90 <_svfiprintf_r+0x1ec>)
 800bb0a:	bb1b      	cbnz	r3, 800bb54 <_svfiprintf_r+0x1b0>
 800bb0c:	9b03      	ldr	r3, [sp, #12]
 800bb0e:	3307      	adds	r3, #7
 800bb10:	f023 0307 	bic.w	r3, r3, #7
 800bb14:	3308      	adds	r3, #8
 800bb16:	9303      	str	r3, [sp, #12]
 800bb18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb1a:	4433      	add	r3, r6
 800bb1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb1e:	e76a      	b.n	800b9f6 <_svfiprintf_r+0x52>
 800bb20:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb24:	460c      	mov	r4, r1
 800bb26:	2001      	movs	r0, #1
 800bb28:	e7a8      	b.n	800ba7c <_svfiprintf_r+0xd8>
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	3401      	adds	r4, #1
 800bb2e:	9305      	str	r3, [sp, #20]
 800bb30:	4619      	mov	r1, r3
 800bb32:	f04f 0c0a 	mov.w	ip, #10
 800bb36:	4620      	mov	r0, r4
 800bb38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb3c:	3a30      	subs	r2, #48	@ 0x30
 800bb3e:	2a09      	cmp	r2, #9
 800bb40:	d903      	bls.n	800bb4a <_svfiprintf_r+0x1a6>
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d0c6      	beq.n	800bad4 <_svfiprintf_r+0x130>
 800bb46:	9105      	str	r1, [sp, #20]
 800bb48:	e7c4      	b.n	800bad4 <_svfiprintf_r+0x130>
 800bb4a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb4e:	4604      	mov	r4, r0
 800bb50:	2301      	movs	r3, #1
 800bb52:	e7f0      	b.n	800bb36 <_svfiprintf_r+0x192>
 800bb54:	ab03      	add	r3, sp, #12
 800bb56:	9300      	str	r3, [sp, #0]
 800bb58:	462a      	mov	r2, r5
 800bb5a:	4b0e      	ldr	r3, [pc, #56]	@ (800bb94 <_svfiprintf_r+0x1f0>)
 800bb5c:	a904      	add	r1, sp, #16
 800bb5e:	4638      	mov	r0, r7
 800bb60:	f3af 8000 	nop.w
 800bb64:	1c42      	adds	r2, r0, #1
 800bb66:	4606      	mov	r6, r0
 800bb68:	d1d6      	bne.n	800bb18 <_svfiprintf_r+0x174>
 800bb6a:	89ab      	ldrh	r3, [r5, #12]
 800bb6c:	065b      	lsls	r3, r3, #25
 800bb6e:	f53f af2d 	bmi.w	800b9cc <_svfiprintf_r+0x28>
 800bb72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bb74:	e72c      	b.n	800b9d0 <_svfiprintf_r+0x2c>
 800bb76:	ab03      	add	r3, sp, #12
 800bb78:	9300      	str	r3, [sp, #0]
 800bb7a:	462a      	mov	r2, r5
 800bb7c:	4b05      	ldr	r3, [pc, #20]	@ (800bb94 <_svfiprintf_r+0x1f0>)
 800bb7e:	a904      	add	r1, sp, #16
 800bb80:	4638      	mov	r0, r7
 800bb82:	f000 f9bb 	bl	800befc <_printf_i>
 800bb86:	e7ed      	b.n	800bb64 <_svfiprintf_r+0x1c0>
 800bb88:	0800d05c 	.word	0x0800d05c
 800bb8c:	0800d066 	.word	0x0800d066
 800bb90:	00000000 	.word	0x00000000
 800bb94:	0800b8ed 	.word	0x0800b8ed
 800bb98:	0800d062 	.word	0x0800d062

0800bb9c <__sfputc_r>:
 800bb9c:	6893      	ldr	r3, [r2, #8]
 800bb9e:	3b01      	subs	r3, #1
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	b410      	push	{r4}
 800bba4:	6093      	str	r3, [r2, #8]
 800bba6:	da08      	bge.n	800bbba <__sfputc_r+0x1e>
 800bba8:	6994      	ldr	r4, [r2, #24]
 800bbaa:	42a3      	cmp	r3, r4
 800bbac:	db01      	blt.n	800bbb2 <__sfputc_r+0x16>
 800bbae:	290a      	cmp	r1, #10
 800bbb0:	d103      	bne.n	800bbba <__sfputc_r+0x1e>
 800bbb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbb6:	f000 bb6b 	b.w	800c290 <__swbuf_r>
 800bbba:	6813      	ldr	r3, [r2, #0]
 800bbbc:	1c58      	adds	r0, r3, #1
 800bbbe:	6010      	str	r0, [r2, #0]
 800bbc0:	7019      	strb	r1, [r3, #0]
 800bbc2:	4608      	mov	r0, r1
 800bbc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbc8:	4770      	bx	lr

0800bbca <__sfputs_r>:
 800bbca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbcc:	4606      	mov	r6, r0
 800bbce:	460f      	mov	r7, r1
 800bbd0:	4614      	mov	r4, r2
 800bbd2:	18d5      	adds	r5, r2, r3
 800bbd4:	42ac      	cmp	r4, r5
 800bbd6:	d101      	bne.n	800bbdc <__sfputs_r+0x12>
 800bbd8:	2000      	movs	r0, #0
 800bbda:	e007      	b.n	800bbec <__sfputs_r+0x22>
 800bbdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbe0:	463a      	mov	r2, r7
 800bbe2:	4630      	mov	r0, r6
 800bbe4:	f7ff ffda 	bl	800bb9c <__sfputc_r>
 800bbe8:	1c43      	adds	r3, r0, #1
 800bbea:	d1f3      	bne.n	800bbd4 <__sfputs_r+0xa>
 800bbec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bbf0 <_vfiprintf_r>:
 800bbf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbf4:	460d      	mov	r5, r1
 800bbf6:	b09d      	sub	sp, #116	@ 0x74
 800bbf8:	4614      	mov	r4, r2
 800bbfa:	4698      	mov	r8, r3
 800bbfc:	4606      	mov	r6, r0
 800bbfe:	b118      	cbz	r0, 800bc08 <_vfiprintf_r+0x18>
 800bc00:	6a03      	ldr	r3, [r0, #32]
 800bc02:	b90b      	cbnz	r3, 800bc08 <_vfiprintf_r+0x18>
 800bc04:	f7ff fbda 	bl	800b3bc <__sinit>
 800bc08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc0a:	07d9      	lsls	r1, r3, #31
 800bc0c:	d405      	bmi.n	800bc1a <_vfiprintf_r+0x2a>
 800bc0e:	89ab      	ldrh	r3, [r5, #12]
 800bc10:	059a      	lsls	r2, r3, #22
 800bc12:	d402      	bmi.n	800bc1a <_vfiprintf_r+0x2a>
 800bc14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc16:	f7ff fd60 	bl	800b6da <__retarget_lock_acquire_recursive>
 800bc1a:	89ab      	ldrh	r3, [r5, #12]
 800bc1c:	071b      	lsls	r3, r3, #28
 800bc1e:	d501      	bpl.n	800bc24 <_vfiprintf_r+0x34>
 800bc20:	692b      	ldr	r3, [r5, #16]
 800bc22:	b99b      	cbnz	r3, 800bc4c <_vfiprintf_r+0x5c>
 800bc24:	4629      	mov	r1, r5
 800bc26:	4630      	mov	r0, r6
 800bc28:	f000 fb70 	bl	800c30c <__swsetup_r>
 800bc2c:	b170      	cbz	r0, 800bc4c <_vfiprintf_r+0x5c>
 800bc2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc30:	07dc      	lsls	r4, r3, #31
 800bc32:	d504      	bpl.n	800bc3e <_vfiprintf_r+0x4e>
 800bc34:	f04f 30ff 	mov.w	r0, #4294967295
 800bc38:	b01d      	add	sp, #116	@ 0x74
 800bc3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc3e:	89ab      	ldrh	r3, [r5, #12]
 800bc40:	0598      	lsls	r0, r3, #22
 800bc42:	d4f7      	bmi.n	800bc34 <_vfiprintf_r+0x44>
 800bc44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc46:	f7ff fd49 	bl	800b6dc <__retarget_lock_release_recursive>
 800bc4a:	e7f3      	b.n	800bc34 <_vfiprintf_r+0x44>
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc50:	2320      	movs	r3, #32
 800bc52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc56:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc5a:	2330      	movs	r3, #48	@ 0x30
 800bc5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800be0c <_vfiprintf_r+0x21c>
 800bc60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc64:	f04f 0901 	mov.w	r9, #1
 800bc68:	4623      	mov	r3, r4
 800bc6a:	469a      	mov	sl, r3
 800bc6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc70:	b10a      	cbz	r2, 800bc76 <_vfiprintf_r+0x86>
 800bc72:	2a25      	cmp	r2, #37	@ 0x25
 800bc74:	d1f9      	bne.n	800bc6a <_vfiprintf_r+0x7a>
 800bc76:	ebba 0b04 	subs.w	fp, sl, r4
 800bc7a:	d00b      	beq.n	800bc94 <_vfiprintf_r+0xa4>
 800bc7c:	465b      	mov	r3, fp
 800bc7e:	4622      	mov	r2, r4
 800bc80:	4629      	mov	r1, r5
 800bc82:	4630      	mov	r0, r6
 800bc84:	f7ff ffa1 	bl	800bbca <__sfputs_r>
 800bc88:	3001      	adds	r0, #1
 800bc8a:	f000 80a7 	beq.w	800bddc <_vfiprintf_r+0x1ec>
 800bc8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc90:	445a      	add	r2, fp
 800bc92:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc94:	f89a 3000 	ldrb.w	r3, [sl]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	f000 809f 	beq.w	800bddc <_vfiprintf_r+0x1ec>
 800bc9e:	2300      	movs	r3, #0
 800bca0:	f04f 32ff 	mov.w	r2, #4294967295
 800bca4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bca8:	f10a 0a01 	add.w	sl, sl, #1
 800bcac:	9304      	str	r3, [sp, #16]
 800bcae:	9307      	str	r3, [sp, #28]
 800bcb0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bcb4:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcb6:	4654      	mov	r4, sl
 800bcb8:	2205      	movs	r2, #5
 800bcba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcbe:	4853      	ldr	r0, [pc, #332]	@ (800be0c <_vfiprintf_r+0x21c>)
 800bcc0:	f7f4 fab6 	bl	8000230 <memchr>
 800bcc4:	9a04      	ldr	r2, [sp, #16]
 800bcc6:	b9d8      	cbnz	r0, 800bd00 <_vfiprintf_r+0x110>
 800bcc8:	06d1      	lsls	r1, r2, #27
 800bcca:	bf44      	itt	mi
 800bccc:	2320      	movmi	r3, #32
 800bcce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcd2:	0713      	lsls	r3, r2, #28
 800bcd4:	bf44      	itt	mi
 800bcd6:	232b      	movmi	r3, #43	@ 0x2b
 800bcd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcdc:	f89a 3000 	ldrb.w	r3, [sl]
 800bce0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bce2:	d015      	beq.n	800bd10 <_vfiprintf_r+0x120>
 800bce4:	9a07      	ldr	r2, [sp, #28]
 800bce6:	4654      	mov	r4, sl
 800bce8:	2000      	movs	r0, #0
 800bcea:	f04f 0c0a 	mov.w	ip, #10
 800bcee:	4621      	mov	r1, r4
 800bcf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcf4:	3b30      	subs	r3, #48	@ 0x30
 800bcf6:	2b09      	cmp	r3, #9
 800bcf8:	d94b      	bls.n	800bd92 <_vfiprintf_r+0x1a2>
 800bcfa:	b1b0      	cbz	r0, 800bd2a <_vfiprintf_r+0x13a>
 800bcfc:	9207      	str	r2, [sp, #28]
 800bcfe:	e014      	b.n	800bd2a <_vfiprintf_r+0x13a>
 800bd00:	eba0 0308 	sub.w	r3, r0, r8
 800bd04:	fa09 f303 	lsl.w	r3, r9, r3
 800bd08:	4313      	orrs	r3, r2
 800bd0a:	9304      	str	r3, [sp, #16]
 800bd0c:	46a2      	mov	sl, r4
 800bd0e:	e7d2      	b.n	800bcb6 <_vfiprintf_r+0xc6>
 800bd10:	9b03      	ldr	r3, [sp, #12]
 800bd12:	1d19      	adds	r1, r3, #4
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	9103      	str	r1, [sp, #12]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	bfbb      	ittet	lt
 800bd1c:	425b      	neglt	r3, r3
 800bd1e:	f042 0202 	orrlt.w	r2, r2, #2
 800bd22:	9307      	strge	r3, [sp, #28]
 800bd24:	9307      	strlt	r3, [sp, #28]
 800bd26:	bfb8      	it	lt
 800bd28:	9204      	strlt	r2, [sp, #16]
 800bd2a:	7823      	ldrb	r3, [r4, #0]
 800bd2c:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd2e:	d10a      	bne.n	800bd46 <_vfiprintf_r+0x156>
 800bd30:	7863      	ldrb	r3, [r4, #1]
 800bd32:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd34:	d132      	bne.n	800bd9c <_vfiprintf_r+0x1ac>
 800bd36:	9b03      	ldr	r3, [sp, #12]
 800bd38:	1d1a      	adds	r2, r3, #4
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	9203      	str	r2, [sp, #12]
 800bd3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd42:	3402      	adds	r4, #2
 800bd44:	9305      	str	r3, [sp, #20]
 800bd46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800be1c <_vfiprintf_r+0x22c>
 800bd4a:	7821      	ldrb	r1, [r4, #0]
 800bd4c:	2203      	movs	r2, #3
 800bd4e:	4650      	mov	r0, sl
 800bd50:	f7f4 fa6e 	bl	8000230 <memchr>
 800bd54:	b138      	cbz	r0, 800bd66 <_vfiprintf_r+0x176>
 800bd56:	9b04      	ldr	r3, [sp, #16]
 800bd58:	eba0 000a 	sub.w	r0, r0, sl
 800bd5c:	2240      	movs	r2, #64	@ 0x40
 800bd5e:	4082      	lsls	r2, r0
 800bd60:	4313      	orrs	r3, r2
 800bd62:	3401      	adds	r4, #1
 800bd64:	9304      	str	r3, [sp, #16]
 800bd66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd6a:	4829      	ldr	r0, [pc, #164]	@ (800be10 <_vfiprintf_r+0x220>)
 800bd6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd70:	2206      	movs	r2, #6
 800bd72:	f7f4 fa5d 	bl	8000230 <memchr>
 800bd76:	2800      	cmp	r0, #0
 800bd78:	d03f      	beq.n	800bdfa <_vfiprintf_r+0x20a>
 800bd7a:	4b26      	ldr	r3, [pc, #152]	@ (800be14 <_vfiprintf_r+0x224>)
 800bd7c:	bb1b      	cbnz	r3, 800bdc6 <_vfiprintf_r+0x1d6>
 800bd7e:	9b03      	ldr	r3, [sp, #12]
 800bd80:	3307      	adds	r3, #7
 800bd82:	f023 0307 	bic.w	r3, r3, #7
 800bd86:	3308      	adds	r3, #8
 800bd88:	9303      	str	r3, [sp, #12]
 800bd8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd8c:	443b      	add	r3, r7
 800bd8e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd90:	e76a      	b.n	800bc68 <_vfiprintf_r+0x78>
 800bd92:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd96:	460c      	mov	r4, r1
 800bd98:	2001      	movs	r0, #1
 800bd9a:	e7a8      	b.n	800bcee <_vfiprintf_r+0xfe>
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	3401      	adds	r4, #1
 800bda0:	9305      	str	r3, [sp, #20]
 800bda2:	4619      	mov	r1, r3
 800bda4:	f04f 0c0a 	mov.w	ip, #10
 800bda8:	4620      	mov	r0, r4
 800bdaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdae:	3a30      	subs	r2, #48	@ 0x30
 800bdb0:	2a09      	cmp	r2, #9
 800bdb2:	d903      	bls.n	800bdbc <_vfiprintf_r+0x1cc>
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d0c6      	beq.n	800bd46 <_vfiprintf_r+0x156>
 800bdb8:	9105      	str	r1, [sp, #20]
 800bdba:	e7c4      	b.n	800bd46 <_vfiprintf_r+0x156>
 800bdbc:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdc0:	4604      	mov	r4, r0
 800bdc2:	2301      	movs	r3, #1
 800bdc4:	e7f0      	b.n	800bda8 <_vfiprintf_r+0x1b8>
 800bdc6:	ab03      	add	r3, sp, #12
 800bdc8:	9300      	str	r3, [sp, #0]
 800bdca:	462a      	mov	r2, r5
 800bdcc:	4b12      	ldr	r3, [pc, #72]	@ (800be18 <_vfiprintf_r+0x228>)
 800bdce:	a904      	add	r1, sp, #16
 800bdd0:	4630      	mov	r0, r6
 800bdd2:	f3af 8000 	nop.w
 800bdd6:	4607      	mov	r7, r0
 800bdd8:	1c78      	adds	r0, r7, #1
 800bdda:	d1d6      	bne.n	800bd8a <_vfiprintf_r+0x19a>
 800bddc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bdde:	07d9      	lsls	r1, r3, #31
 800bde0:	d405      	bmi.n	800bdee <_vfiprintf_r+0x1fe>
 800bde2:	89ab      	ldrh	r3, [r5, #12]
 800bde4:	059a      	lsls	r2, r3, #22
 800bde6:	d402      	bmi.n	800bdee <_vfiprintf_r+0x1fe>
 800bde8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdea:	f7ff fc77 	bl	800b6dc <__retarget_lock_release_recursive>
 800bdee:	89ab      	ldrh	r3, [r5, #12]
 800bdf0:	065b      	lsls	r3, r3, #25
 800bdf2:	f53f af1f 	bmi.w	800bc34 <_vfiprintf_r+0x44>
 800bdf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bdf8:	e71e      	b.n	800bc38 <_vfiprintf_r+0x48>
 800bdfa:	ab03      	add	r3, sp, #12
 800bdfc:	9300      	str	r3, [sp, #0]
 800bdfe:	462a      	mov	r2, r5
 800be00:	4b05      	ldr	r3, [pc, #20]	@ (800be18 <_vfiprintf_r+0x228>)
 800be02:	a904      	add	r1, sp, #16
 800be04:	4630      	mov	r0, r6
 800be06:	f000 f879 	bl	800befc <_printf_i>
 800be0a:	e7e4      	b.n	800bdd6 <_vfiprintf_r+0x1e6>
 800be0c:	0800d05c 	.word	0x0800d05c
 800be10:	0800d066 	.word	0x0800d066
 800be14:	00000000 	.word	0x00000000
 800be18:	0800bbcb 	.word	0x0800bbcb
 800be1c:	0800d062 	.word	0x0800d062

0800be20 <_printf_common>:
 800be20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be24:	4616      	mov	r6, r2
 800be26:	4698      	mov	r8, r3
 800be28:	688a      	ldr	r2, [r1, #8]
 800be2a:	690b      	ldr	r3, [r1, #16]
 800be2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800be30:	4293      	cmp	r3, r2
 800be32:	bfb8      	it	lt
 800be34:	4613      	movlt	r3, r2
 800be36:	6033      	str	r3, [r6, #0]
 800be38:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800be3c:	4607      	mov	r7, r0
 800be3e:	460c      	mov	r4, r1
 800be40:	b10a      	cbz	r2, 800be46 <_printf_common+0x26>
 800be42:	3301      	adds	r3, #1
 800be44:	6033      	str	r3, [r6, #0]
 800be46:	6823      	ldr	r3, [r4, #0]
 800be48:	0699      	lsls	r1, r3, #26
 800be4a:	bf42      	ittt	mi
 800be4c:	6833      	ldrmi	r3, [r6, #0]
 800be4e:	3302      	addmi	r3, #2
 800be50:	6033      	strmi	r3, [r6, #0]
 800be52:	6825      	ldr	r5, [r4, #0]
 800be54:	f015 0506 	ands.w	r5, r5, #6
 800be58:	d106      	bne.n	800be68 <_printf_common+0x48>
 800be5a:	f104 0a19 	add.w	sl, r4, #25
 800be5e:	68e3      	ldr	r3, [r4, #12]
 800be60:	6832      	ldr	r2, [r6, #0]
 800be62:	1a9b      	subs	r3, r3, r2
 800be64:	42ab      	cmp	r3, r5
 800be66:	dc26      	bgt.n	800beb6 <_printf_common+0x96>
 800be68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800be6c:	6822      	ldr	r2, [r4, #0]
 800be6e:	3b00      	subs	r3, #0
 800be70:	bf18      	it	ne
 800be72:	2301      	movne	r3, #1
 800be74:	0692      	lsls	r2, r2, #26
 800be76:	d42b      	bmi.n	800bed0 <_printf_common+0xb0>
 800be78:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800be7c:	4641      	mov	r1, r8
 800be7e:	4638      	mov	r0, r7
 800be80:	47c8      	blx	r9
 800be82:	3001      	adds	r0, #1
 800be84:	d01e      	beq.n	800bec4 <_printf_common+0xa4>
 800be86:	6823      	ldr	r3, [r4, #0]
 800be88:	6922      	ldr	r2, [r4, #16]
 800be8a:	f003 0306 	and.w	r3, r3, #6
 800be8e:	2b04      	cmp	r3, #4
 800be90:	bf02      	ittt	eq
 800be92:	68e5      	ldreq	r5, [r4, #12]
 800be94:	6833      	ldreq	r3, [r6, #0]
 800be96:	1aed      	subeq	r5, r5, r3
 800be98:	68a3      	ldr	r3, [r4, #8]
 800be9a:	bf0c      	ite	eq
 800be9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bea0:	2500      	movne	r5, #0
 800bea2:	4293      	cmp	r3, r2
 800bea4:	bfc4      	itt	gt
 800bea6:	1a9b      	subgt	r3, r3, r2
 800bea8:	18ed      	addgt	r5, r5, r3
 800beaa:	2600      	movs	r6, #0
 800beac:	341a      	adds	r4, #26
 800beae:	42b5      	cmp	r5, r6
 800beb0:	d11a      	bne.n	800bee8 <_printf_common+0xc8>
 800beb2:	2000      	movs	r0, #0
 800beb4:	e008      	b.n	800bec8 <_printf_common+0xa8>
 800beb6:	2301      	movs	r3, #1
 800beb8:	4652      	mov	r2, sl
 800beba:	4641      	mov	r1, r8
 800bebc:	4638      	mov	r0, r7
 800bebe:	47c8      	blx	r9
 800bec0:	3001      	adds	r0, #1
 800bec2:	d103      	bne.n	800becc <_printf_common+0xac>
 800bec4:	f04f 30ff 	mov.w	r0, #4294967295
 800bec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800becc:	3501      	adds	r5, #1
 800bece:	e7c6      	b.n	800be5e <_printf_common+0x3e>
 800bed0:	18e1      	adds	r1, r4, r3
 800bed2:	1c5a      	adds	r2, r3, #1
 800bed4:	2030      	movs	r0, #48	@ 0x30
 800bed6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800beda:	4422      	add	r2, r4
 800bedc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bee0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bee4:	3302      	adds	r3, #2
 800bee6:	e7c7      	b.n	800be78 <_printf_common+0x58>
 800bee8:	2301      	movs	r3, #1
 800beea:	4622      	mov	r2, r4
 800beec:	4641      	mov	r1, r8
 800beee:	4638      	mov	r0, r7
 800bef0:	47c8      	blx	r9
 800bef2:	3001      	adds	r0, #1
 800bef4:	d0e6      	beq.n	800bec4 <_printf_common+0xa4>
 800bef6:	3601      	adds	r6, #1
 800bef8:	e7d9      	b.n	800beae <_printf_common+0x8e>
	...

0800befc <_printf_i>:
 800befc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf00:	7e0f      	ldrb	r7, [r1, #24]
 800bf02:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bf04:	2f78      	cmp	r7, #120	@ 0x78
 800bf06:	4691      	mov	r9, r2
 800bf08:	4680      	mov	r8, r0
 800bf0a:	460c      	mov	r4, r1
 800bf0c:	469a      	mov	sl, r3
 800bf0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bf12:	d807      	bhi.n	800bf24 <_printf_i+0x28>
 800bf14:	2f62      	cmp	r7, #98	@ 0x62
 800bf16:	d80a      	bhi.n	800bf2e <_printf_i+0x32>
 800bf18:	2f00      	cmp	r7, #0
 800bf1a:	f000 80d1 	beq.w	800c0c0 <_printf_i+0x1c4>
 800bf1e:	2f58      	cmp	r7, #88	@ 0x58
 800bf20:	f000 80b8 	beq.w	800c094 <_printf_i+0x198>
 800bf24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bf28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bf2c:	e03a      	b.n	800bfa4 <_printf_i+0xa8>
 800bf2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bf32:	2b15      	cmp	r3, #21
 800bf34:	d8f6      	bhi.n	800bf24 <_printf_i+0x28>
 800bf36:	a101      	add	r1, pc, #4	@ (adr r1, 800bf3c <_printf_i+0x40>)
 800bf38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf3c:	0800bf95 	.word	0x0800bf95
 800bf40:	0800bfa9 	.word	0x0800bfa9
 800bf44:	0800bf25 	.word	0x0800bf25
 800bf48:	0800bf25 	.word	0x0800bf25
 800bf4c:	0800bf25 	.word	0x0800bf25
 800bf50:	0800bf25 	.word	0x0800bf25
 800bf54:	0800bfa9 	.word	0x0800bfa9
 800bf58:	0800bf25 	.word	0x0800bf25
 800bf5c:	0800bf25 	.word	0x0800bf25
 800bf60:	0800bf25 	.word	0x0800bf25
 800bf64:	0800bf25 	.word	0x0800bf25
 800bf68:	0800c0a7 	.word	0x0800c0a7
 800bf6c:	0800bfd3 	.word	0x0800bfd3
 800bf70:	0800c061 	.word	0x0800c061
 800bf74:	0800bf25 	.word	0x0800bf25
 800bf78:	0800bf25 	.word	0x0800bf25
 800bf7c:	0800c0c9 	.word	0x0800c0c9
 800bf80:	0800bf25 	.word	0x0800bf25
 800bf84:	0800bfd3 	.word	0x0800bfd3
 800bf88:	0800bf25 	.word	0x0800bf25
 800bf8c:	0800bf25 	.word	0x0800bf25
 800bf90:	0800c069 	.word	0x0800c069
 800bf94:	6833      	ldr	r3, [r6, #0]
 800bf96:	1d1a      	adds	r2, r3, #4
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	6032      	str	r2, [r6, #0]
 800bf9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bfa0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	e09c      	b.n	800c0e2 <_printf_i+0x1e6>
 800bfa8:	6833      	ldr	r3, [r6, #0]
 800bfaa:	6820      	ldr	r0, [r4, #0]
 800bfac:	1d19      	adds	r1, r3, #4
 800bfae:	6031      	str	r1, [r6, #0]
 800bfb0:	0606      	lsls	r6, r0, #24
 800bfb2:	d501      	bpl.n	800bfb8 <_printf_i+0xbc>
 800bfb4:	681d      	ldr	r5, [r3, #0]
 800bfb6:	e003      	b.n	800bfc0 <_printf_i+0xc4>
 800bfb8:	0645      	lsls	r5, r0, #25
 800bfba:	d5fb      	bpl.n	800bfb4 <_printf_i+0xb8>
 800bfbc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bfc0:	2d00      	cmp	r5, #0
 800bfc2:	da03      	bge.n	800bfcc <_printf_i+0xd0>
 800bfc4:	232d      	movs	r3, #45	@ 0x2d
 800bfc6:	426d      	negs	r5, r5
 800bfc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfcc:	4858      	ldr	r0, [pc, #352]	@ (800c130 <_printf_i+0x234>)
 800bfce:	230a      	movs	r3, #10
 800bfd0:	e011      	b.n	800bff6 <_printf_i+0xfa>
 800bfd2:	6821      	ldr	r1, [r4, #0]
 800bfd4:	6833      	ldr	r3, [r6, #0]
 800bfd6:	0608      	lsls	r0, r1, #24
 800bfd8:	f853 5b04 	ldr.w	r5, [r3], #4
 800bfdc:	d402      	bmi.n	800bfe4 <_printf_i+0xe8>
 800bfde:	0649      	lsls	r1, r1, #25
 800bfe0:	bf48      	it	mi
 800bfe2:	b2ad      	uxthmi	r5, r5
 800bfe4:	2f6f      	cmp	r7, #111	@ 0x6f
 800bfe6:	4852      	ldr	r0, [pc, #328]	@ (800c130 <_printf_i+0x234>)
 800bfe8:	6033      	str	r3, [r6, #0]
 800bfea:	bf14      	ite	ne
 800bfec:	230a      	movne	r3, #10
 800bfee:	2308      	moveq	r3, #8
 800bff0:	2100      	movs	r1, #0
 800bff2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bff6:	6866      	ldr	r6, [r4, #4]
 800bff8:	60a6      	str	r6, [r4, #8]
 800bffa:	2e00      	cmp	r6, #0
 800bffc:	db05      	blt.n	800c00a <_printf_i+0x10e>
 800bffe:	6821      	ldr	r1, [r4, #0]
 800c000:	432e      	orrs	r6, r5
 800c002:	f021 0104 	bic.w	r1, r1, #4
 800c006:	6021      	str	r1, [r4, #0]
 800c008:	d04b      	beq.n	800c0a2 <_printf_i+0x1a6>
 800c00a:	4616      	mov	r6, r2
 800c00c:	fbb5 f1f3 	udiv	r1, r5, r3
 800c010:	fb03 5711 	mls	r7, r3, r1, r5
 800c014:	5dc7      	ldrb	r7, [r0, r7]
 800c016:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c01a:	462f      	mov	r7, r5
 800c01c:	42bb      	cmp	r3, r7
 800c01e:	460d      	mov	r5, r1
 800c020:	d9f4      	bls.n	800c00c <_printf_i+0x110>
 800c022:	2b08      	cmp	r3, #8
 800c024:	d10b      	bne.n	800c03e <_printf_i+0x142>
 800c026:	6823      	ldr	r3, [r4, #0]
 800c028:	07df      	lsls	r7, r3, #31
 800c02a:	d508      	bpl.n	800c03e <_printf_i+0x142>
 800c02c:	6923      	ldr	r3, [r4, #16]
 800c02e:	6861      	ldr	r1, [r4, #4]
 800c030:	4299      	cmp	r1, r3
 800c032:	bfde      	ittt	le
 800c034:	2330      	movle	r3, #48	@ 0x30
 800c036:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c03a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c03e:	1b92      	subs	r2, r2, r6
 800c040:	6122      	str	r2, [r4, #16]
 800c042:	f8cd a000 	str.w	sl, [sp]
 800c046:	464b      	mov	r3, r9
 800c048:	aa03      	add	r2, sp, #12
 800c04a:	4621      	mov	r1, r4
 800c04c:	4640      	mov	r0, r8
 800c04e:	f7ff fee7 	bl	800be20 <_printf_common>
 800c052:	3001      	adds	r0, #1
 800c054:	d14a      	bne.n	800c0ec <_printf_i+0x1f0>
 800c056:	f04f 30ff 	mov.w	r0, #4294967295
 800c05a:	b004      	add	sp, #16
 800c05c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c060:	6823      	ldr	r3, [r4, #0]
 800c062:	f043 0320 	orr.w	r3, r3, #32
 800c066:	6023      	str	r3, [r4, #0]
 800c068:	4832      	ldr	r0, [pc, #200]	@ (800c134 <_printf_i+0x238>)
 800c06a:	2778      	movs	r7, #120	@ 0x78
 800c06c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c070:	6823      	ldr	r3, [r4, #0]
 800c072:	6831      	ldr	r1, [r6, #0]
 800c074:	061f      	lsls	r7, r3, #24
 800c076:	f851 5b04 	ldr.w	r5, [r1], #4
 800c07a:	d402      	bmi.n	800c082 <_printf_i+0x186>
 800c07c:	065f      	lsls	r7, r3, #25
 800c07e:	bf48      	it	mi
 800c080:	b2ad      	uxthmi	r5, r5
 800c082:	6031      	str	r1, [r6, #0]
 800c084:	07d9      	lsls	r1, r3, #31
 800c086:	bf44      	itt	mi
 800c088:	f043 0320 	orrmi.w	r3, r3, #32
 800c08c:	6023      	strmi	r3, [r4, #0]
 800c08e:	b11d      	cbz	r5, 800c098 <_printf_i+0x19c>
 800c090:	2310      	movs	r3, #16
 800c092:	e7ad      	b.n	800bff0 <_printf_i+0xf4>
 800c094:	4826      	ldr	r0, [pc, #152]	@ (800c130 <_printf_i+0x234>)
 800c096:	e7e9      	b.n	800c06c <_printf_i+0x170>
 800c098:	6823      	ldr	r3, [r4, #0]
 800c09a:	f023 0320 	bic.w	r3, r3, #32
 800c09e:	6023      	str	r3, [r4, #0]
 800c0a0:	e7f6      	b.n	800c090 <_printf_i+0x194>
 800c0a2:	4616      	mov	r6, r2
 800c0a4:	e7bd      	b.n	800c022 <_printf_i+0x126>
 800c0a6:	6833      	ldr	r3, [r6, #0]
 800c0a8:	6825      	ldr	r5, [r4, #0]
 800c0aa:	6961      	ldr	r1, [r4, #20]
 800c0ac:	1d18      	adds	r0, r3, #4
 800c0ae:	6030      	str	r0, [r6, #0]
 800c0b0:	062e      	lsls	r6, r5, #24
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	d501      	bpl.n	800c0ba <_printf_i+0x1be>
 800c0b6:	6019      	str	r1, [r3, #0]
 800c0b8:	e002      	b.n	800c0c0 <_printf_i+0x1c4>
 800c0ba:	0668      	lsls	r0, r5, #25
 800c0bc:	d5fb      	bpl.n	800c0b6 <_printf_i+0x1ba>
 800c0be:	8019      	strh	r1, [r3, #0]
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	6123      	str	r3, [r4, #16]
 800c0c4:	4616      	mov	r6, r2
 800c0c6:	e7bc      	b.n	800c042 <_printf_i+0x146>
 800c0c8:	6833      	ldr	r3, [r6, #0]
 800c0ca:	1d1a      	adds	r2, r3, #4
 800c0cc:	6032      	str	r2, [r6, #0]
 800c0ce:	681e      	ldr	r6, [r3, #0]
 800c0d0:	6862      	ldr	r2, [r4, #4]
 800c0d2:	2100      	movs	r1, #0
 800c0d4:	4630      	mov	r0, r6
 800c0d6:	f7f4 f8ab 	bl	8000230 <memchr>
 800c0da:	b108      	cbz	r0, 800c0e0 <_printf_i+0x1e4>
 800c0dc:	1b80      	subs	r0, r0, r6
 800c0de:	6060      	str	r0, [r4, #4]
 800c0e0:	6863      	ldr	r3, [r4, #4]
 800c0e2:	6123      	str	r3, [r4, #16]
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c0ea:	e7aa      	b.n	800c042 <_printf_i+0x146>
 800c0ec:	6923      	ldr	r3, [r4, #16]
 800c0ee:	4632      	mov	r2, r6
 800c0f0:	4649      	mov	r1, r9
 800c0f2:	4640      	mov	r0, r8
 800c0f4:	47d0      	blx	sl
 800c0f6:	3001      	adds	r0, #1
 800c0f8:	d0ad      	beq.n	800c056 <_printf_i+0x15a>
 800c0fa:	6823      	ldr	r3, [r4, #0]
 800c0fc:	079b      	lsls	r3, r3, #30
 800c0fe:	d413      	bmi.n	800c128 <_printf_i+0x22c>
 800c100:	68e0      	ldr	r0, [r4, #12]
 800c102:	9b03      	ldr	r3, [sp, #12]
 800c104:	4298      	cmp	r0, r3
 800c106:	bfb8      	it	lt
 800c108:	4618      	movlt	r0, r3
 800c10a:	e7a6      	b.n	800c05a <_printf_i+0x15e>
 800c10c:	2301      	movs	r3, #1
 800c10e:	4632      	mov	r2, r6
 800c110:	4649      	mov	r1, r9
 800c112:	4640      	mov	r0, r8
 800c114:	47d0      	blx	sl
 800c116:	3001      	adds	r0, #1
 800c118:	d09d      	beq.n	800c056 <_printf_i+0x15a>
 800c11a:	3501      	adds	r5, #1
 800c11c:	68e3      	ldr	r3, [r4, #12]
 800c11e:	9903      	ldr	r1, [sp, #12]
 800c120:	1a5b      	subs	r3, r3, r1
 800c122:	42ab      	cmp	r3, r5
 800c124:	dcf2      	bgt.n	800c10c <_printf_i+0x210>
 800c126:	e7eb      	b.n	800c100 <_printf_i+0x204>
 800c128:	2500      	movs	r5, #0
 800c12a:	f104 0619 	add.w	r6, r4, #25
 800c12e:	e7f5      	b.n	800c11c <_printf_i+0x220>
 800c130:	0800d06d 	.word	0x0800d06d
 800c134:	0800d07e 	.word	0x0800d07e

0800c138 <__sflush_r>:
 800c138:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c13c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c140:	0716      	lsls	r6, r2, #28
 800c142:	4605      	mov	r5, r0
 800c144:	460c      	mov	r4, r1
 800c146:	d454      	bmi.n	800c1f2 <__sflush_r+0xba>
 800c148:	684b      	ldr	r3, [r1, #4]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	dc02      	bgt.n	800c154 <__sflush_r+0x1c>
 800c14e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c150:	2b00      	cmp	r3, #0
 800c152:	dd48      	ble.n	800c1e6 <__sflush_r+0xae>
 800c154:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c156:	2e00      	cmp	r6, #0
 800c158:	d045      	beq.n	800c1e6 <__sflush_r+0xae>
 800c15a:	2300      	movs	r3, #0
 800c15c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c160:	682f      	ldr	r7, [r5, #0]
 800c162:	6a21      	ldr	r1, [r4, #32]
 800c164:	602b      	str	r3, [r5, #0]
 800c166:	d030      	beq.n	800c1ca <__sflush_r+0x92>
 800c168:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c16a:	89a3      	ldrh	r3, [r4, #12]
 800c16c:	0759      	lsls	r1, r3, #29
 800c16e:	d505      	bpl.n	800c17c <__sflush_r+0x44>
 800c170:	6863      	ldr	r3, [r4, #4]
 800c172:	1ad2      	subs	r2, r2, r3
 800c174:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c176:	b10b      	cbz	r3, 800c17c <__sflush_r+0x44>
 800c178:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c17a:	1ad2      	subs	r2, r2, r3
 800c17c:	2300      	movs	r3, #0
 800c17e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c180:	6a21      	ldr	r1, [r4, #32]
 800c182:	4628      	mov	r0, r5
 800c184:	47b0      	blx	r6
 800c186:	1c43      	adds	r3, r0, #1
 800c188:	89a3      	ldrh	r3, [r4, #12]
 800c18a:	d106      	bne.n	800c19a <__sflush_r+0x62>
 800c18c:	6829      	ldr	r1, [r5, #0]
 800c18e:	291d      	cmp	r1, #29
 800c190:	d82b      	bhi.n	800c1ea <__sflush_r+0xb2>
 800c192:	4a2a      	ldr	r2, [pc, #168]	@ (800c23c <__sflush_r+0x104>)
 800c194:	40ca      	lsrs	r2, r1
 800c196:	07d6      	lsls	r6, r2, #31
 800c198:	d527      	bpl.n	800c1ea <__sflush_r+0xb2>
 800c19a:	2200      	movs	r2, #0
 800c19c:	6062      	str	r2, [r4, #4]
 800c19e:	04d9      	lsls	r1, r3, #19
 800c1a0:	6922      	ldr	r2, [r4, #16]
 800c1a2:	6022      	str	r2, [r4, #0]
 800c1a4:	d504      	bpl.n	800c1b0 <__sflush_r+0x78>
 800c1a6:	1c42      	adds	r2, r0, #1
 800c1a8:	d101      	bne.n	800c1ae <__sflush_r+0x76>
 800c1aa:	682b      	ldr	r3, [r5, #0]
 800c1ac:	b903      	cbnz	r3, 800c1b0 <__sflush_r+0x78>
 800c1ae:	6560      	str	r0, [r4, #84]	@ 0x54
 800c1b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1b2:	602f      	str	r7, [r5, #0]
 800c1b4:	b1b9      	cbz	r1, 800c1e6 <__sflush_r+0xae>
 800c1b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1ba:	4299      	cmp	r1, r3
 800c1bc:	d002      	beq.n	800c1c4 <__sflush_r+0x8c>
 800c1be:	4628      	mov	r0, r5
 800c1c0:	f7ff fa9c 	bl	800b6fc <_free_r>
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1c8:	e00d      	b.n	800c1e6 <__sflush_r+0xae>
 800c1ca:	2301      	movs	r3, #1
 800c1cc:	4628      	mov	r0, r5
 800c1ce:	47b0      	blx	r6
 800c1d0:	4602      	mov	r2, r0
 800c1d2:	1c50      	adds	r0, r2, #1
 800c1d4:	d1c9      	bne.n	800c16a <__sflush_r+0x32>
 800c1d6:	682b      	ldr	r3, [r5, #0]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d0c6      	beq.n	800c16a <__sflush_r+0x32>
 800c1dc:	2b1d      	cmp	r3, #29
 800c1de:	d001      	beq.n	800c1e4 <__sflush_r+0xac>
 800c1e0:	2b16      	cmp	r3, #22
 800c1e2:	d11e      	bne.n	800c222 <__sflush_r+0xea>
 800c1e4:	602f      	str	r7, [r5, #0]
 800c1e6:	2000      	movs	r0, #0
 800c1e8:	e022      	b.n	800c230 <__sflush_r+0xf8>
 800c1ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1ee:	b21b      	sxth	r3, r3
 800c1f0:	e01b      	b.n	800c22a <__sflush_r+0xf2>
 800c1f2:	690f      	ldr	r7, [r1, #16]
 800c1f4:	2f00      	cmp	r7, #0
 800c1f6:	d0f6      	beq.n	800c1e6 <__sflush_r+0xae>
 800c1f8:	0793      	lsls	r3, r2, #30
 800c1fa:	680e      	ldr	r6, [r1, #0]
 800c1fc:	bf08      	it	eq
 800c1fe:	694b      	ldreq	r3, [r1, #20]
 800c200:	600f      	str	r7, [r1, #0]
 800c202:	bf18      	it	ne
 800c204:	2300      	movne	r3, #0
 800c206:	eba6 0807 	sub.w	r8, r6, r7
 800c20a:	608b      	str	r3, [r1, #8]
 800c20c:	f1b8 0f00 	cmp.w	r8, #0
 800c210:	dde9      	ble.n	800c1e6 <__sflush_r+0xae>
 800c212:	6a21      	ldr	r1, [r4, #32]
 800c214:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c216:	4643      	mov	r3, r8
 800c218:	463a      	mov	r2, r7
 800c21a:	4628      	mov	r0, r5
 800c21c:	47b0      	blx	r6
 800c21e:	2800      	cmp	r0, #0
 800c220:	dc08      	bgt.n	800c234 <__sflush_r+0xfc>
 800c222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c22a:	81a3      	strh	r3, [r4, #12]
 800c22c:	f04f 30ff 	mov.w	r0, #4294967295
 800c230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c234:	4407      	add	r7, r0
 800c236:	eba8 0800 	sub.w	r8, r8, r0
 800c23a:	e7e7      	b.n	800c20c <__sflush_r+0xd4>
 800c23c:	20400001 	.word	0x20400001

0800c240 <_fflush_r>:
 800c240:	b538      	push	{r3, r4, r5, lr}
 800c242:	690b      	ldr	r3, [r1, #16]
 800c244:	4605      	mov	r5, r0
 800c246:	460c      	mov	r4, r1
 800c248:	b913      	cbnz	r3, 800c250 <_fflush_r+0x10>
 800c24a:	2500      	movs	r5, #0
 800c24c:	4628      	mov	r0, r5
 800c24e:	bd38      	pop	{r3, r4, r5, pc}
 800c250:	b118      	cbz	r0, 800c25a <_fflush_r+0x1a>
 800c252:	6a03      	ldr	r3, [r0, #32]
 800c254:	b90b      	cbnz	r3, 800c25a <_fflush_r+0x1a>
 800c256:	f7ff f8b1 	bl	800b3bc <__sinit>
 800c25a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d0f3      	beq.n	800c24a <_fflush_r+0xa>
 800c262:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c264:	07d0      	lsls	r0, r2, #31
 800c266:	d404      	bmi.n	800c272 <_fflush_r+0x32>
 800c268:	0599      	lsls	r1, r3, #22
 800c26a:	d402      	bmi.n	800c272 <_fflush_r+0x32>
 800c26c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c26e:	f7ff fa34 	bl	800b6da <__retarget_lock_acquire_recursive>
 800c272:	4628      	mov	r0, r5
 800c274:	4621      	mov	r1, r4
 800c276:	f7ff ff5f 	bl	800c138 <__sflush_r>
 800c27a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c27c:	07da      	lsls	r2, r3, #31
 800c27e:	4605      	mov	r5, r0
 800c280:	d4e4      	bmi.n	800c24c <_fflush_r+0xc>
 800c282:	89a3      	ldrh	r3, [r4, #12]
 800c284:	059b      	lsls	r3, r3, #22
 800c286:	d4e1      	bmi.n	800c24c <_fflush_r+0xc>
 800c288:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c28a:	f7ff fa27 	bl	800b6dc <__retarget_lock_release_recursive>
 800c28e:	e7dd      	b.n	800c24c <_fflush_r+0xc>

0800c290 <__swbuf_r>:
 800c290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c292:	460e      	mov	r6, r1
 800c294:	4614      	mov	r4, r2
 800c296:	4605      	mov	r5, r0
 800c298:	b118      	cbz	r0, 800c2a2 <__swbuf_r+0x12>
 800c29a:	6a03      	ldr	r3, [r0, #32]
 800c29c:	b90b      	cbnz	r3, 800c2a2 <__swbuf_r+0x12>
 800c29e:	f7ff f88d 	bl	800b3bc <__sinit>
 800c2a2:	69a3      	ldr	r3, [r4, #24]
 800c2a4:	60a3      	str	r3, [r4, #8]
 800c2a6:	89a3      	ldrh	r3, [r4, #12]
 800c2a8:	071a      	lsls	r2, r3, #28
 800c2aa:	d501      	bpl.n	800c2b0 <__swbuf_r+0x20>
 800c2ac:	6923      	ldr	r3, [r4, #16]
 800c2ae:	b943      	cbnz	r3, 800c2c2 <__swbuf_r+0x32>
 800c2b0:	4621      	mov	r1, r4
 800c2b2:	4628      	mov	r0, r5
 800c2b4:	f000 f82a 	bl	800c30c <__swsetup_r>
 800c2b8:	b118      	cbz	r0, 800c2c2 <__swbuf_r+0x32>
 800c2ba:	f04f 37ff 	mov.w	r7, #4294967295
 800c2be:	4638      	mov	r0, r7
 800c2c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2c2:	6823      	ldr	r3, [r4, #0]
 800c2c4:	6922      	ldr	r2, [r4, #16]
 800c2c6:	1a98      	subs	r0, r3, r2
 800c2c8:	6963      	ldr	r3, [r4, #20]
 800c2ca:	b2f6      	uxtb	r6, r6
 800c2cc:	4283      	cmp	r3, r0
 800c2ce:	4637      	mov	r7, r6
 800c2d0:	dc05      	bgt.n	800c2de <__swbuf_r+0x4e>
 800c2d2:	4621      	mov	r1, r4
 800c2d4:	4628      	mov	r0, r5
 800c2d6:	f7ff ffb3 	bl	800c240 <_fflush_r>
 800c2da:	2800      	cmp	r0, #0
 800c2dc:	d1ed      	bne.n	800c2ba <__swbuf_r+0x2a>
 800c2de:	68a3      	ldr	r3, [r4, #8]
 800c2e0:	3b01      	subs	r3, #1
 800c2e2:	60a3      	str	r3, [r4, #8]
 800c2e4:	6823      	ldr	r3, [r4, #0]
 800c2e6:	1c5a      	adds	r2, r3, #1
 800c2e8:	6022      	str	r2, [r4, #0]
 800c2ea:	701e      	strb	r6, [r3, #0]
 800c2ec:	6962      	ldr	r2, [r4, #20]
 800c2ee:	1c43      	adds	r3, r0, #1
 800c2f0:	429a      	cmp	r2, r3
 800c2f2:	d004      	beq.n	800c2fe <__swbuf_r+0x6e>
 800c2f4:	89a3      	ldrh	r3, [r4, #12]
 800c2f6:	07db      	lsls	r3, r3, #31
 800c2f8:	d5e1      	bpl.n	800c2be <__swbuf_r+0x2e>
 800c2fa:	2e0a      	cmp	r6, #10
 800c2fc:	d1df      	bne.n	800c2be <__swbuf_r+0x2e>
 800c2fe:	4621      	mov	r1, r4
 800c300:	4628      	mov	r0, r5
 800c302:	f7ff ff9d 	bl	800c240 <_fflush_r>
 800c306:	2800      	cmp	r0, #0
 800c308:	d0d9      	beq.n	800c2be <__swbuf_r+0x2e>
 800c30a:	e7d6      	b.n	800c2ba <__swbuf_r+0x2a>

0800c30c <__swsetup_r>:
 800c30c:	b538      	push	{r3, r4, r5, lr}
 800c30e:	4b29      	ldr	r3, [pc, #164]	@ (800c3b4 <__swsetup_r+0xa8>)
 800c310:	4605      	mov	r5, r0
 800c312:	6818      	ldr	r0, [r3, #0]
 800c314:	460c      	mov	r4, r1
 800c316:	b118      	cbz	r0, 800c320 <__swsetup_r+0x14>
 800c318:	6a03      	ldr	r3, [r0, #32]
 800c31a:	b90b      	cbnz	r3, 800c320 <__swsetup_r+0x14>
 800c31c:	f7ff f84e 	bl	800b3bc <__sinit>
 800c320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c324:	0719      	lsls	r1, r3, #28
 800c326:	d422      	bmi.n	800c36e <__swsetup_r+0x62>
 800c328:	06da      	lsls	r2, r3, #27
 800c32a:	d407      	bmi.n	800c33c <__swsetup_r+0x30>
 800c32c:	2209      	movs	r2, #9
 800c32e:	602a      	str	r2, [r5, #0]
 800c330:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c334:	81a3      	strh	r3, [r4, #12]
 800c336:	f04f 30ff 	mov.w	r0, #4294967295
 800c33a:	e033      	b.n	800c3a4 <__swsetup_r+0x98>
 800c33c:	0758      	lsls	r0, r3, #29
 800c33e:	d512      	bpl.n	800c366 <__swsetup_r+0x5a>
 800c340:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c342:	b141      	cbz	r1, 800c356 <__swsetup_r+0x4a>
 800c344:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c348:	4299      	cmp	r1, r3
 800c34a:	d002      	beq.n	800c352 <__swsetup_r+0x46>
 800c34c:	4628      	mov	r0, r5
 800c34e:	f7ff f9d5 	bl	800b6fc <_free_r>
 800c352:	2300      	movs	r3, #0
 800c354:	6363      	str	r3, [r4, #52]	@ 0x34
 800c356:	89a3      	ldrh	r3, [r4, #12]
 800c358:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c35c:	81a3      	strh	r3, [r4, #12]
 800c35e:	2300      	movs	r3, #0
 800c360:	6063      	str	r3, [r4, #4]
 800c362:	6923      	ldr	r3, [r4, #16]
 800c364:	6023      	str	r3, [r4, #0]
 800c366:	89a3      	ldrh	r3, [r4, #12]
 800c368:	f043 0308 	orr.w	r3, r3, #8
 800c36c:	81a3      	strh	r3, [r4, #12]
 800c36e:	6923      	ldr	r3, [r4, #16]
 800c370:	b94b      	cbnz	r3, 800c386 <__swsetup_r+0x7a>
 800c372:	89a3      	ldrh	r3, [r4, #12]
 800c374:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c378:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c37c:	d003      	beq.n	800c386 <__swsetup_r+0x7a>
 800c37e:	4621      	mov	r1, r4
 800c380:	4628      	mov	r0, r5
 800c382:	f000 f897 	bl	800c4b4 <__smakebuf_r>
 800c386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c38a:	f013 0201 	ands.w	r2, r3, #1
 800c38e:	d00a      	beq.n	800c3a6 <__swsetup_r+0x9a>
 800c390:	2200      	movs	r2, #0
 800c392:	60a2      	str	r2, [r4, #8]
 800c394:	6962      	ldr	r2, [r4, #20]
 800c396:	4252      	negs	r2, r2
 800c398:	61a2      	str	r2, [r4, #24]
 800c39a:	6922      	ldr	r2, [r4, #16]
 800c39c:	b942      	cbnz	r2, 800c3b0 <__swsetup_r+0xa4>
 800c39e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c3a2:	d1c5      	bne.n	800c330 <__swsetup_r+0x24>
 800c3a4:	bd38      	pop	{r3, r4, r5, pc}
 800c3a6:	0799      	lsls	r1, r3, #30
 800c3a8:	bf58      	it	pl
 800c3aa:	6962      	ldrpl	r2, [r4, #20]
 800c3ac:	60a2      	str	r2, [r4, #8]
 800c3ae:	e7f4      	b.n	800c39a <__swsetup_r+0x8e>
 800c3b0:	2000      	movs	r0, #0
 800c3b2:	e7f7      	b.n	800c3a4 <__swsetup_r+0x98>
 800c3b4:	20000058 	.word	0x20000058

0800c3b8 <memmove>:
 800c3b8:	4288      	cmp	r0, r1
 800c3ba:	b510      	push	{r4, lr}
 800c3bc:	eb01 0402 	add.w	r4, r1, r2
 800c3c0:	d902      	bls.n	800c3c8 <memmove+0x10>
 800c3c2:	4284      	cmp	r4, r0
 800c3c4:	4623      	mov	r3, r4
 800c3c6:	d807      	bhi.n	800c3d8 <memmove+0x20>
 800c3c8:	1e43      	subs	r3, r0, #1
 800c3ca:	42a1      	cmp	r1, r4
 800c3cc:	d008      	beq.n	800c3e0 <memmove+0x28>
 800c3ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c3d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c3d6:	e7f8      	b.n	800c3ca <memmove+0x12>
 800c3d8:	4402      	add	r2, r0
 800c3da:	4601      	mov	r1, r0
 800c3dc:	428a      	cmp	r2, r1
 800c3de:	d100      	bne.n	800c3e2 <memmove+0x2a>
 800c3e0:	bd10      	pop	{r4, pc}
 800c3e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c3e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c3ea:	e7f7      	b.n	800c3dc <memmove+0x24>

0800c3ec <_sbrk_r>:
 800c3ec:	b538      	push	{r3, r4, r5, lr}
 800c3ee:	4d06      	ldr	r5, [pc, #24]	@ (800c408 <_sbrk_r+0x1c>)
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	4604      	mov	r4, r0
 800c3f4:	4608      	mov	r0, r1
 800c3f6:	602b      	str	r3, [r5, #0]
 800c3f8:	f7f6 f9b4 	bl	8002764 <_sbrk>
 800c3fc:	1c43      	adds	r3, r0, #1
 800c3fe:	d102      	bne.n	800c406 <_sbrk_r+0x1a>
 800c400:	682b      	ldr	r3, [r5, #0]
 800c402:	b103      	cbz	r3, 800c406 <_sbrk_r+0x1a>
 800c404:	6023      	str	r3, [r4, #0]
 800c406:	bd38      	pop	{r3, r4, r5, pc}
 800c408:	20000f7c 	.word	0x20000f7c

0800c40c <_realloc_r>:
 800c40c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c410:	4607      	mov	r7, r0
 800c412:	4614      	mov	r4, r2
 800c414:	460d      	mov	r5, r1
 800c416:	b921      	cbnz	r1, 800c422 <_realloc_r+0x16>
 800c418:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c41c:	4611      	mov	r1, r2
 800c41e:	f7ff b9d9 	b.w	800b7d4 <_malloc_r>
 800c422:	b92a      	cbnz	r2, 800c430 <_realloc_r+0x24>
 800c424:	f7ff f96a 	bl	800b6fc <_free_r>
 800c428:	4625      	mov	r5, r4
 800c42a:	4628      	mov	r0, r5
 800c42c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c430:	f000 f89e 	bl	800c570 <_malloc_usable_size_r>
 800c434:	4284      	cmp	r4, r0
 800c436:	4606      	mov	r6, r0
 800c438:	d802      	bhi.n	800c440 <_realloc_r+0x34>
 800c43a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c43e:	d8f4      	bhi.n	800c42a <_realloc_r+0x1e>
 800c440:	4621      	mov	r1, r4
 800c442:	4638      	mov	r0, r7
 800c444:	f7ff f9c6 	bl	800b7d4 <_malloc_r>
 800c448:	4680      	mov	r8, r0
 800c44a:	b908      	cbnz	r0, 800c450 <_realloc_r+0x44>
 800c44c:	4645      	mov	r5, r8
 800c44e:	e7ec      	b.n	800c42a <_realloc_r+0x1e>
 800c450:	42b4      	cmp	r4, r6
 800c452:	4622      	mov	r2, r4
 800c454:	4629      	mov	r1, r5
 800c456:	bf28      	it	cs
 800c458:	4632      	movcs	r2, r6
 800c45a:	f7ff f940 	bl	800b6de <memcpy>
 800c45e:	4629      	mov	r1, r5
 800c460:	4638      	mov	r0, r7
 800c462:	f7ff f94b 	bl	800b6fc <_free_r>
 800c466:	e7f1      	b.n	800c44c <_realloc_r+0x40>

0800c468 <__swhatbuf_r>:
 800c468:	b570      	push	{r4, r5, r6, lr}
 800c46a:	460c      	mov	r4, r1
 800c46c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c470:	2900      	cmp	r1, #0
 800c472:	b096      	sub	sp, #88	@ 0x58
 800c474:	4615      	mov	r5, r2
 800c476:	461e      	mov	r6, r3
 800c478:	da0d      	bge.n	800c496 <__swhatbuf_r+0x2e>
 800c47a:	89a3      	ldrh	r3, [r4, #12]
 800c47c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c480:	f04f 0100 	mov.w	r1, #0
 800c484:	bf14      	ite	ne
 800c486:	2340      	movne	r3, #64	@ 0x40
 800c488:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c48c:	2000      	movs	r0, #0
 800c48e:	6031      	str	r1, [r6, #0]
 800c490:	602b      	str	r3, [r5, #0]
 800c492:	b016      	add	sp, #88	@ 0x58
 800c494:	bd70      	pop	{r4, r5, r6, pc}
 800c496:	466a      	mov	r2, sp
 800c498:	f000 f848 	bl	800c52c <_fstat_r>
 800c49c:	2800      	cmp	r0, #0
 800c49e:	dbec      	blt.n	800c47a <__swhatbuf_r+0x12>
 800c4a0:	9901      	ldr	r1, [sp, #4]
 800c4a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c4a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c4aa:	4259      	negs	r1, r3
 800c4ac:	4159      	adcs	r1, r3
 800c4ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c4b2:	e7eb      	b.n	800c48c <__swhatbuf_r+0x24>

0800c4b4 <__smakebuf_r>:
 800c4b4:	898b      	ldrh	r3, [r1, #12]
 800c4b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4b8:	079d      	lsls	r5, r3, #30
 800c4ba:	4606      	mov	r6, r0
 800c4bc:	460c      	mov	r4, r1
 800c4be:	d507      	bpl.n	800c4d0 <__smakebuf_r+0x1c>
 800c4c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c4c4:	6023      	str	r3, [r4, #0]
 800c4c6:	6123      	str	r3, [r4, #16]
 800c4c8:	2301      	movs	r3, #1
 800c4ca:	6163      	str	r3, [r4, #20]
 800c4cc:	b003      	add	sp, #12
 800c4ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4d0:	ab01      	add	r3, sp, #4
 800c4d2:	466a      	mov	r2, sp
 800c4d4:	f7ff ffc8 	bl	800c468 <__swhatbuf_r>
 800c4d8:	9f00      	ldr	r7, [sp, #0]
 800c4da:	4605      	mov	r5, r0
 800c4dc:	4639      	mov	r1, r7
 800c4de:	4630      	mov	r0, r6
 800c4e0:	f7ff f978 	bl	800b7d4 <_malloc_r>
 800c4e4:	b948      	cbnz	r0, 800c4fa <__smakebuf_r+0x46>
 800c4e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4ea:	059a      	lsls	r2, r3, #22
 800c4ec:	d4ee      	bmi.n	800c4cc <__smakebuf_r+0x18>
 800c4ee:	f023 0303 	bic.w	r3, r3, #3
 800c4f2:	f043 0302 	orr.w	r3, r3, #2
 800c4f6:	81a3      	strh	r3, [r4, #12]
 800c4f8:	e7e2      	b.n	800c4c0 <__smakebuf_r+0xc>
 800c4fa:	89a3      	ldrh	r3, [r4, #12]
 800c4fc:	6020      	str	r0, [r4, #0]
 800c4fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c502:	81a3      	strh	r3, [r4, #12]
 800c504:	9b01      	ldr	r3, [sp, #4]
 800c506:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c50a:	b15b      	cbz	r3, 800c524 <__smakebuf_r+0x70>
 800c50c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c510:	4630      	mov	r0, r6
 800c512:	f000 f81d 	bl	800c550 <_isatty_r>
 800c516:	b128      	cbz	r0, 800c524 <__smakebuf_r+0x70>
 800c518:	89a3      	ldrh	r3, [r4, #12]
 800c51a:	f023 0303 	bic.w	r3, r3, #3
 800c51e:	f043 0301 	orr.w	r3, r3, #1
 800c522:	81a3      	strh	r3, [r4, #12]
 800c524:	89a3      	ldrh	r3, [r4, #12]
 800c526:	431d      	orrs	r5, r3
 800c528:	81a5      	strh	r5, [r4, #12]
 800c52a:	e7cf      	b.n	800c4cc <__smakebuf_r+0x18>

0800c52c <_fstat_r>:
 800c52c:	b538      	push	{r3, r4, r5, lr}
 800c52e:	4d07      	ldr	r5, [pc, #28]	@ (800c54c <_fstat_r+0x20>)
 800c530:	2300      	movs	r3, #0
 800c532:	4604      	mov	r4, r0
 800c534:	4608      	mov	r0, r1
 800c536:	4611      	mov	r1, r2
 800c538:	602b      	str	r3, [r5, #0]
 800c53a:	f7f6 f8ea 	bl	8002712 <_fstat>
 800c53e:	1c43      	adds	r3, r0, #1
 800c540:	d102      	bne.n	800c548 <_fstat_r+0x1c>
 800c542:	682b      	ldr	r3, [r5, #0]
 800c544:	b103      	cbz	r3, 800c548 <_fstat_r+0x1c>
 800c546:	6023      	str	r3, [r4, #0]
 800c548:	bd38      	pop	{r3, r4, r5, pc}
 800c54a:	bf00      	nop
 800c54c:	20000f7c 	.word	0x20000f7c

0800c550 <_isatty_r>:
 800c550:	b538      	push	{r3, r4, r5, lr}
 800c552:	4d06      	ldr	r5, [pc, #24]	@ (800c56c <_isatty_r+0x1c>)
 800c554:	2300      	movs	r3, #0
 800c556:	4604      	mov	r4, r0
 800c558:	4608      	mov	r0, r1
 800c55a:	602b      	str	r3, [r5, #0]
 800c55c:	f7f6 f8e9 	bl	8002732 <_isatty>
 800c560:	1c43      	adds	r3, r0, #1
 800c562:	d102      	bne.n	800c56a <_isatty_r+0x1a>
 800c564:	682b      	ldr	r3, [r5, #0]
 800c566:	b103      	cbz	r3, 800c56a <_isatty_r+0x1a>
 800c568:	6023      	str	r3, [r4, #0]
 800c56a:	bd38      	pop	{r3, r4, r5, pc}
 800c56c:	20000f7c 	.word	0x20000f7c

0800c570 <_malloc_usable_size_r>:
 800c570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c574:	1f18      	subs	r0, r3, #4
 800c576:	2b00      	cmp	r3, #0
 800c578:	bfbc      	itt	lt
 800c57a:	580b      	ldrlt	r3, [r1, r0]
 800c57c:	18c0      	addlt	r0, r0, r3
 800c57e:	4770      	bx	lr

0800c580 <_init>:
 800c580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c582:	bf00      	nop
 800c584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c586:	bc08      	pop	{r3}
 800c588:	469e      	mov	lr, r3
 800c58a:	4770      	bx	lr

0800c58c <_fini>:
 800c58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c58e:	bf00      	nop
 800c590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c592:	bc08      	pop	{r3}
 800c594:	469e      	mov	lr, r3
 800c596:	4770      	bx	lr
