Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 23 08:51:58 2021
| Host         : DESKTOP-PR8J8MG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1855 register/latch pins with no clock driven by root clock pin: cpu_pl/pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5710 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.121        0.000                      0                   52        0.190        0.000                      0                   52        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.121        0.000                      0                   52        0.190        0.000                      0                   52        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 cpu_pl/pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[0]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.580ns (16.147%)  route 3.012ns (83.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.241    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  cpu_pl/pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  cpu_pl/pdu/step_r_reg/Q
                         net (fo=21, routed)          1.660     7.357    cpu_pl/pdu/step_r
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  cpu_pl/pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          1.352     8.833    cpu_pl/pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    14.935    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[0]_rep/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X31Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.953    cpu_pl/pdu/cnt_m_rf_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 cpu_pl/pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.580ns (16.147%)  route 3.012ns (83.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.241    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  cpu_pl/pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  cpu_pl/pdu/step_r_reg/Q
                         net (fo=21, routed)          1.660     7.357    cpu_pl/pdu/step_r
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  cpu_pl/pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          1.352     8.833    cpu_pl/pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    14.935    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[0]_rep__0/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X31Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.953    cpu_pl/pdu/cnt_m_rf_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 cpu_pl/pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[1]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.580ns (16.147%)  route 3.012ns (83.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.241    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  cpu_pl/pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  cpu_pl/pdu/step_r_reg/Q
                         net (fo=21, routed)          1.660     7.357    cpu_pl/pdu/step_r
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  cpu_pl/pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          1.352     8.833    cpu_pl/pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    14.935    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[1]_rep/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X31Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.953    cpu_pl/pdu/cnt_m_rf_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 cpu_pl/pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.580ns (16.147%)  route 3.012ns (83.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.241    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  cpu_pl/pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  cpu_pl/pdu/step_r_reg/Q
                         net (fo=21, routed)          1.660     7.357    cpu_pl/pdu/step_r
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  cpu_pl/pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          1.352     8.833    cpu_pl/pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    14.935    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X31Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.953    cpu_pl/pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 cpu_pl/pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.580ns (16.147%)  route 3.012ns (83.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.241    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  cpu_pl/pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  cpu_pl/pdu/step_r_reg/Q
                         net (fo=21, routed)          1.660     7.357    cpu_pl/pdu/step_r
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  cpu_pl/pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          1.352     8.833    cpu_pl/pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    14.935    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X31Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.953    cpu_pl/pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 cpu_pl/pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.117ns (31.404%)  route 2.440ns (68.596%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.640     5.243    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  cpu_pl/pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  cpu_pl/pdu/in_r_reg[0]/Q
                         net (fo=14, routed)          1.224     6.922    cpu_pl/pdu/Q[0]
    SLICE_X31Y84         LUT6 (Prop_lut6_I4_O)        0.124     7.046 r  cpu_pl/pdu/cnt_m_rf[4]_i_4/O
                         net (fo=1, routed)           0.000     7.046    cpu_pl/pdu/cnt_m_rf[4]_i_4_n_0
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.258 r  cpu_pl/pdu/cnt_m_rf_reg[4]_i_3/O
                         net (fo=1, routed)           0.645     7.903    cpu_pl/pdu/cnt_m_rf_reg[4]_i_3_n_0
    SLICE_X30Y84         LUT3 (Prop_lut3_I1_O)        0.325     8.228 r  cpu_pl/pdu/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.572     8.800    cpu_pl/pdu/p_0_in[4]
    SLICE_X30Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    14.937    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X30Y84         FDCE (Setup_fdce_C_D)       -0.234    14.926    cpu_pl/pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 cpu_pl/pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.608ns (18.614%)  route 2.658ns (81.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.241    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  cpu_pl/pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 f  cpu_pl/pdu/step_r_reg/Q
                         net (fo=21, routed)          2.036     7.733    cpu_pl/pdu/step_r
    SLICE_X31Y82         LUT3 (Prop_lut3_I2_O)        0.152     7.885 r  cpu_pl/pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.623     8.507    cpu_pl/pdu/p_0_in[3]
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    14.935    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X31Y82         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X31Y82         FDCE (Setup_fdce_C_D)       -0.245    14.913    cpu_pl/pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  6.406    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 cpu_pl/pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.580ns (17.777%)  route 2.683ns (82.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.241    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  cpu_pl/pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  cpu_pl/pdu/step_r_reg/Q
                         net (fo=21, routed)          1.660     7.357    cpu_pl/pdu/step_r
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  cpu_pl/pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          1.023     8.503    cpu_pl/pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X30Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    14.937    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[0]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X30Y84         FDCE (Setup_fdce_C_CE)      -0.169    14.991    cpu_pl/pdu/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 cpu_pl/pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.580ns (17.777%)  route 2.683ns (82.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.241    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  cpu_pl/pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  cpu_pl/pdu/step_r_reg/Q
                         net (fo=21, routed)          1.660     7.357    cpu_pl/pdu/step_r
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  cpu_pl/pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          1.023     8.503    cpu_pl/pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X30Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    14.937    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[1]_rep__0/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X30Y84         FDCE (Setup_fdce_C_CE)      -0.169    14.991    cpu_pl/pdu/cnt_m_rf_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 cpu_pl/pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.580ns (17.777%)  route 2.683ns (82.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.241    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  cpu_pl/pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  cpu_pl/pdu/step_r_reg/Q
                         net (fo=21, routed)          1.660     7.357    cpu_pl/pdu/step_r
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  cpu_pl/pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          1.023     8.503    cpu_pl/pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X30Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    14.937    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X30Y84         FDCE (Setup_fdce_C_CE)      -0.169    14.991    cpu_pl/pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cpu_pl/pdu/cnt_m_rf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.912%)  route 0.159ns (46.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.568     1.487    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X29Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  cpu_pl/pdu/cnt_m_rf_reg[1]/Q
                         net (fo=219, routed)         0.159     1.787    cpu_pl/pdu/dpra[1]
    SLICE_X30Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  cpu_pl/pdu/cnt_m_rf[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.832    cpu_pl/pdu/cnt_m_rf[1]_rep__0_i_1_n_0
    SLICE_X30Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     2.001    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[1]_rep__0/C
                         clock pessimism             -0.479     1.521    
    SLICE_X30Y84         FDCE (Hold_fdce_C_D)         0.121     1.642    cpu_pl/pdu/cnt_m_rf_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cpu_pl/pdu/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_ah_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.860%)  route 0.125ns (40.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.483    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  cpu_pl/pdu/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cpu_pl/pdu/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.125     1.749    cpu_pl/pdu/in_2r_reg_n_0_[1]
    SLICE_X32Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.794 r  cpu_pl/pdu/cnt_ah_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    cpu_pl/pdu/cnt_ah_plr[0]_i_1_n_0
    SLICE_X32Y81         FDCE                                         r  cpu_pl/pdu/cnt_ah_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.833     1.998    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X32Y81         FDCE                                         r  cpu_pl/pdu/cnt_ah_plr_reg[0]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X32Y81         FDCE (Hold_fdce_C_D)         0.092     1.589    cpu_pl/pdu/cnt_ah_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 cpu_pl/pdu/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.668%)  route 0.126ns (40.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.483    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  cpu_pl/pdu/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cpu_pl/pdu/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.126     1.750    cpu_pl/pdu/in_2r_reg_n_0_[1]
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  cpu_pl/pdu/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    cpu_pl/pdu/cnt_ah_plr[1]_i_1_n_0
    SLICE_X32Y81         FDCE                                         r  cpu_pl/pdu/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.833     1.998    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X32Y81         FDCE                                         r  cpu_pl/pdu/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X32Y81         FDCE (Hold_fdce_C_D)         0.091     1.588    cpu_pl/pdu/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cpu_pl/pdu/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.918%)  route 0.141ns (43.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  cpu_pl/pdu/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cpu_pl/pdu/valid_2r_reg/Q
                         net (fo=2, routed)           0.141     1.767    cpu_pl/pdu/valid_2r
    SLICE_X31Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  cpu_pl/pdu/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    cpu_pl/pdu/check_r[0]_i_1_n_0
    SLICE_X31Y83         FDCE                                         r  cpu_pl/pdu/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X31Y83         FDCE                                         r  cpu_pl/pdu/check_r_reg[0]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X31Y83         FDCE (Hold_fdce_C_D)         0.092     1.591    cpu_pl/pdu/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 cpu_pl/pdu/cnt_al_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.378%)  route 0.127ns (40.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X29Y82         FDCE                                         r  cpu_pl/pdu/cnt_al_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  cpu_pl/pdu/cnt_al_plr_reg[0]/Q
                         net (fo=169, routed)         0.127     1.754    cpu_pl/pdu/cnt_al_plr_reg[0]_0
    SLICE_X29Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  cpu_pl/pdu/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    cpu_pl/pdu/cnt_al_plr[0]_i_1_n_0
    SLICE_X29Y82         FDCE                                         r  cpu_pl/pdu/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.999    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X29Y82         FDCE                                         r  cpu_pl/pdu/cnt_al_plr_reg[0]/C
                         clock pessimism             -0.513     1.485    
    SLICE_X29Y82         FDCE (Hold_fdce_C_D)         0.091     1.576    cpu_pl/pdu/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 cpu_pl/pdu/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.507%)  route 0.175ns (48.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.569     1.488    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  cpu_pl/pdu/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  cpu_pl/pdu/run_r_reg/Q
                         net (fo=4, routed)           0.175     1.804    cpu_pl/pdu/run_r
    SLICE_X32Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.849 r  cpu_pl/pdu/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     1.849    cpu_pl/pdu/clk_cpu_r_i_1_n_0
    SLICE_X32Y87         FDCE                                         r  cpu_pl/pdu/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.838     2.003    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X32Y87         FDCE                                         r  cpu_pl/pdu/clk_cpu_r_reg/C
                         clock pessimism             -0.479     1.523    
    SLICE_X32Y87         FDCE (Hold_fdce_C_D)         0.091     1.614    cpu_pl/pdu/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cpu_pl/pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_m_rf_reg[0]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.217%)  route 0.150ns (41.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  cpu_pl/pdu/cnt_m_rf_reg[0]/Q
                         net (fo=9, routed)           0.150     1.800    cpu_pl/pdu/cnt_m_rf_reg[0]
    SLICE_X32Y84         LUT3 (Prop_lut3_I1_O)        0.045     1.845 r  cpu_pl/pdu/cnt_m_rf[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.845    cpu_pl/pdu/cnt_m_rf[0]_rep__1_i_1_n_0
    SLICE_X32Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     2.001    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  cpu_pl/pdu/cnt_m_rf_reg[0]_rep__1/C
                         clock pessimism             -0.500     1.500    
    SLICE_X32Y84         FDCE (Hold_fdce_C_D)         0.091     1.591    cpu_pl/pdu/cnt_m_rf_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cpu_pl/pdu/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  cpu_pl/pdu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  cpu_pl/pdu/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.776    cpu_pl/pdu/cnt_reg_n_0_[14]
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  cpu_pl/pdu/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    cpu_pl/pdu/cnt_reg[12]_i_1_n_5
    SLICE_X4Y112         FDCE                                         r  cpu_pl/pdu/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.029    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  cpu_pl/pdu/cnt_reg[14]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X4Y112         FDCE (Hold_fdce_C_D)         0.105     1.618    cpu_pl/pdu/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cpu_pl/pdu/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  cpu_pl/pdu/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  cpu_pl/pdu/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.777    cpu_pl/pdu/cnt_reg_n_0_[10]
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  cpu_pl/pdu/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    cpu_pl/pdu/cnt_reg[8]_i_1_n_5
    SLICE_X4Y111         FDCE                                         r  cpu_pl/pdu/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.031    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  cpu_pl/pdu/cnt_reg[10]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y111         FDCE (Hold_fdce_C_D)         0.105     1.619    cpu_pl/pdu/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cpu_pl/pdu/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_pl/pdu/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  cpu_pl/pdu/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  cpu_pl/pdu/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.777    cpu_pl/pdu/cnt_reg_n_0_[6]
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  cpu_pl/pdu/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    cpu_pl/pdu/cnt_reg[4]_i_1_n_5
    SLICE_X4Y110         FDCE                                         r  cpu_pl/pdu/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.031    cpu_pl/pdu/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  cpu_pl/pdu/cnt_reg[6]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.105     1.619    cpu_pl/pdu/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y83    cpu_pl/pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y83    cpu_pl/pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y87    cpu_pl/pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y81    cpu_pl/pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y81    cpu_pl/pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y82    cpu_pl/pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y83    cpu_pl/pdu/cnt_al_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y83    cpu_pl/pdu/cnt_al_plr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y84    cpu_pl/pdu/cnt_m_rf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    cpu_pl/pdu/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    cpu_pl/pdu/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    cpu_pl/pdu/cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    cpu_pl/pdu/cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y76    cpu_pl/pdu/out1_r_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    cpu_pl/pdu/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    cpu_pl/pdu/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    cpu_pl/pdu/cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    cpu_pl/pdu/cnt_reg[9]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X29Y74    cpu_pl/pdu/out0_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y87    cpu_pl/pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    cpu_pl/pdu/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    cpu_pl/pdu/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    cpu_pl/pdu/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    cpu_pl/pdu/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y78    cpu_pl/pdu/in_r_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y73    cpu_pl/pdu/out1_r_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y76    cpu_pl/pdu/out1_r_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y73    cpu_pl/pdu/out1_r_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y73    cpu_pl/pdu/out1_r_reg[15]/C



