[
  {
    "start": "0",
    "end": "500"
  },
  {
    "text": "We’ll get a good understanding\nof how the register operates",
    "start": "500",
    "end": "3770"
  },
  {
    "text": "as we follow the signals\nthrough the circuit.",
    "start": "3770",
    "end": "7029"
  },
  {
    "text": "The overall operation of\nthe register is simple:",
    "start": "7030",
    "end": "9930"
  },
  {
    "text": "At the rising 0-to-1\ntransition of the clock input,",
    "start": "9930",
    "end": "13120"
  },
  {
    "text": "the register samples\nthe value of the D input",
    "start": "13120",
    "end": "15770"
  },
  {
    "text": "and stores that value until\nthe next rising clock edge.",
    "start": "15770",
    "end": "20180"
  },
  {
    "text": "The Q output is simply the\nvalue stored in the register.",
    "start": "20180",
    "end": "23360"
  },
  {
    "text": "Let’s see how the register\nimplements this functionality.",
    "start": "23360",
    "end": "27890"
  },
  {
    "text": "The clock signal is connected\nto the gate inputs of the master",
    "start": "27890",
    "end": "31099"
  },
  {
    "text": "and slave latches.",
    "start": "31100",
    "end": "32790"
  },
  {
    "text": "Since all the action\nhappens when the clock makes",
    "start": "32790",
    "end": "35150"
  },
  {
    "text": "a transition, it’s those\nevents we’ll focus on.",
    "start": "35150",
    "end": "39010"
  },
  {
    "text": "The clock transition\nfrom LOW to HIGH",
    "start": "39010",
    "end": "41440"
  },
  {
    "text": "is called the rising\nedge of the clock.",
    "start": "41440",
    "end": "43920"
  },
  {
    "text": "And its transition from HIGH to\nLOW is called the falling edge.",
    "start": "43920",
    "end": "47780"
  },
  {
    "text": "Let’s start by looking the\noperation of the master latch",
    "start": "47780",
    "end": "50610"
  },
  {
    "text": "and its output signal, which\nis labeled STAR in the diagram.",
    "start": "50610",
    "end": "55488"
  },
  {
    "text": "On the rising edge of\nthe clock, the master",
    "start": "55488",
    "end": "57280"
  },
  {
    "text": "latch goes from open to closed,\nsampling the value on its input",
    "start": "57280",
    "end": "61000"
  },
  {
    "text": "and entering memory mode.",
    "start": "61000",
    "end": "63120"
  },
  {
    "text": "The sampled value thus becomes\nthe output of the latch",
    "start": "63120",
    "end": "65770"
  },
  {
    "text": "as long as the\nlatch stays closed.",
    "start": "65770",
    "end": "68460"
  },
  {
    "text": "You can see that the STAR\nsignal remains stable whenever",
    "start": "68460",
    "end": "71590"
  },
  {
    "text": "the clock signal is high.",
    "start": "71590",
    "end": "74880"
  },
  {
    "text": "On the falling edge of the\nclock the master latch opens",
    "start": "74880",
    "end": "77840"
  },
  {
    "text": "and its output will\nthen reflect any changes",
    "start": "77840",
    "end": "80299"
  },
  {
    "text": "in the D input, delayed\nby the tPD of the latch.",
    "start": "80300",
    "end": "85210"
  },
  {
    "text": "Now let’s figure out\nwhat the slave is doing.",
    "start": "85210",
    "end": "88150"
  },
  {
    "text": "It’s output signal, which\nalso serves as the output of D",
    "start": "88150",
    "end": "91190"
  },
  {
    "text": "register, is shown as\nthe bottom waveform.",
    "start": "91190",
    "end": "94440"
  },
  {
    "text": "On the rising edge of the\nclock the slave latch opens",
    "start": "94440",
    "end": "97250"
  },
  {
    "text": "and its output will follow\nthe value of the STAR signal.",
    "start": "97250",
    "end": "100750"
  },
  {
    "text": "Remember though that the\nSTAR signal is stable",
    "start": "100750",
    "end": "102920"
  },
  {
    "text": "while the clock is HIGH since\nthe master latch is closed,",
    "start": "102920",
    "end": "106210"
  },
  {
    "text": "so the Q signal is also stable\nafter an initial transition",
    "start": "106210",
    "end": "109530"
  },
  {
    "text": "if value saved in the\nslave latch is changing.",
    "start": "109530",
    "end": "114042"
  },
  {
    "text": "At the falling\nclock edge [CLICK],,",
    "start": "114042",
    "end": "115500"
  },
  {
    "text": "the slave goes from\nopen to closed,",
    "start": "115500",
    "end": "117900"
  },
  {
    "text": "sampling the value on its\ninput and entering memory mode.",
    "start": "117900",
    "end": "121550"
  },
  {
    "text": "The sampled value then becomes\nthe output of the slave",
    "start": "121550",
    "end": "124400"
  },
  {
    "text": "latch as long as the\nlatch stays closed.",
    "start": "124400",
    "end": "127260"
  },
  {
    "text": "You can see that that the Q\noutput remains stable whenever",
    "start": "127260",
    "end": "130090"
  },
  {
    "text": "the clock signal is LOW.",
    "start": "130090",
    "end": "132540"
  },
  {
    "text": "Now let’s just look at the Q\nsignal by itself for a moment.",
    "start": "132540",
    "end": "136530"
  },
  {
    "text": "It only changes\nwhen the slave latch",
    "start": "136530",
    "end": "138560"
  },
  {
    "text": "opens at the rising\nedge of the clock.",
    "start": "138560",
    "end": "141340"
  },
  {
    "text": "The rest of the time either the\ninput to slave latch is stable",
    "start": "141340",
    "end": "145090"
  },
  {
    "text": "or the slave latch is closed.",
    "start": "145090",
    "end": "147720"
  },
  {
    "text": "The change in the Q output is\ntriggered by the rising edge",
    "start": "147720",
    "end": "150790"
  },
  {
    "text": "of the clock, hence the name\n“positive-edge-triggered D",
    "start": "150790",
    "end": "154219"
  },
  {
    "text": "register”.",
    "start": "154220",
    "end": "155340"
  },
  {
    "text": "The convention for\nlabeling the clock input",
    "start": "155340",
    "end": "157349"
  },
  {
    "text": "in the schematic icon for\nan edge-triggered device",
    "start": "157350",
    "end": "159860"
  },
  {
    "text": "is to use a little triangle.",
    "start": "159860",
    "end": "161780"
  },
  {
    "text": "You can see that here in the\nschematic symbol for the D",
    "start": "161780",
    "end": "164230"
  },
  {
    "text": "register.",
    "start": "164230",
    "end": "165650"
  },
  {
    "text": "There is one tricky\nproblem we have",
    "start": "165650",
    "end": "167489"
  },
  {
    "text": "to solve when designing the\ncircuitry for the register.",
    "start": "167490",
    "end": "170880"
  },
  {
    "text": "On the falling clock edge,\nthe slave latch transitions",
    "start": "170880",
    "end": "173440"
  },
  {
    "text": "from open to closed and so\nits input (the STAR signal)",
    "start": "173440",
    "end": "176760"
  },
  {
    "text": "must meet the setup and\nhold times of the slave",
    "start": "176760",
    "end": "179120"
  },
  {
    "text": "latch in order to ensure\ncorrect operation.",
    "start": "179120",
    "end": "181989"
  },
  {
    "text": "The complication is\nthat the master latch",
    "start": "181990",
    "end": "183910"
  },
  {
    "text": "opens at the same time, so the\nSTAR signal may change shortly",
    "start": "183910",
    "end": "187620"
  },
  {
    "text": "after the clock edge.",
    "start": "187620",
    "end": "190110"
  },
  {
    "text": "The contamination delay\nof the master latch",
    "start": "190110",
    "end": "192200"
  },
  {
    "text": "tells us how long\nthe old value will",
    "start": "192200",
    "end": "194220"
  },
  {
    "text": "be stable after the\nfalling clock edge.",
    "start": "194220",
    "end": "197230"
  },
  {
    "text": "And the hold time\non the slave latch",
    "start": "197230",
    "end": "198900"
  },
  {
    "text": "tells us how long it\nhas to remain stable",
    "start": "198900",
    "end": "201620"
  },
  {
    "text": "after the falling clock edge.",
    "start": "201620",
    "end": "204010"
  },
  {
    "text": "So to ensure correct\noperation of the slave latch,",
    "start": "204010",
    "end": "207060"
  },
  {
    "text": "the contamination delay\nof the master latch",
    "start": "207060",
    "end": "209620"
  },
  {
    "text": "has to be greater than or equal\nto the hold time of the slave",
    "start": "209620",
    "end": "212640"
  },
  {
    "text": "latch.",
    "start": "212640",
    "end": "214260"
  },
  {
    "text": "Doing the necessary\nanalysis can be a bit tricky",
    "start": "214260",
    "end": "216640"
  },
  {
    "text": "since we have to consider\nmanufacturing variations as",
    "start": "216640",
    "end": "219630"
  },
  {
    "text": "well as environmental factors\nsuch as temperature and power",
    "start": "219630",
    "end": "222910"
  },
  {
    "text": "supply voltage.",
    "start": "222910",
    "end": "224800"
  },
  {
    "text": "If necessary, extra\ngate delays (e.g.,",
    "start": "224800",
    "end": "227700"
  },
  {
    "text": "pairs of inverters) can be added\nbetween the master and slave",
    "start": "227700",
    "end": "231620"
  },
  {
    "text": "latches to increase\nthe contamination delay",
    "start": "231620",
    "end": "233849"
  },
  {
    "text": "on the slave’s input relative\nto the falling clock edge.",
    "start": "233850",
    "end": "237090"
  },
  {
    "text": "Note that we can only\nsolve slave latch hold",
    "start": "237090",
    "end": "239420"
  },
  {
    "text": "time issues by changing\nthe design of the circuit.",
    "start": "239420",
    "end": "242720"
  },
  {
    "text": "Here’s a summary of the\ntiming specifications for a D",
    "start": "242720",
    "end": "245440"
  },
  {
    "text": "register.",
    "start": "245440",
    "end": "246780"
  },
  {
    "text": "Changes in the Q signal\nare triggered by a rising",
    "start": "246780",
    "end": "249440"
  },
  {
    "text": "edge on the clock input.",
    "start": "249440",
    "end": "251500"
  },
  {
    "text": "The propagation delay\nt_PD of the register",
    "start": "251500",
    "end": "254090"
  },
  {
    "text": "is an upper bound on the time\nit takes for the Q output",
    "start": "254090",
    "end": "257060"
  },
  {
    "text": "to become valid and stable\nafter the rising clock edge.",
    "start": "257060",
    "end": "261190"
  },
  {
    "text": "The contamination\ndelay of the register",
    "start": "261190",
    "end": "263180"
  },
  {
    "text": "is a lower bound on the\ntime the previous value of Q",
    "start": "263180",
    "end": "266039"
  },
  {
    "text": "remains valid after\nthe rising clock edge.",
    "start": "266040",
    "end": "269500"
  },
  {
    "text": "Note that both t_CD and t_PD are\nmeasured relative to the rising",
    "start": "269500",
    "end": "273860"
  },
  {
    "text": "edge of the clock.",
    "start": "273860",
    "end": "275669"
  },
  {
    "text": "Registers are designed to\nbe lenient in the sense",
    "start": "275670",
    "end": "278100"
  },
  {
    "text": "that if the previous value\nof Q and the new value of Q",
    "start": "278100",
    "end": "281900"
  },
  {
    "text": "are the same, the\nstability of the Q signal",
    "start": "281900",
    "end": "284780"
  },
  {
    "text": "is guaranteed during\nthe rising clock edge.",
    "start": "284780",
    "end": "287980"
  },
  {
    "text": "In other words, the t_CD\nand t_PD specifications",
    "start": "287980",
    "end": "291080"
  },
  {
    "text": "only apply when the Q\noutput actually changes.",
    "start": "291080",
    "end": "295759"
  },
  {
    "text": "In order to ensure correct\noperation of the master latch,",
    "start": "295760",
    "end": "298960"
  },
  {
    "text": "the register’s D input must\nmeet the setup and hold time",
    "start": "298960",
    "end": "302139"
  },
  {
    "text": "constraints for\nthe master latch.",
    "start": "302140",
    "end": "304250"
  },
  {
    "text": "So the following\ntwo specifications",
    "start": "304250",
    "end": "306990"
  },
  {
    "text": "are determined by the\ntiming of the master latch.",
    "start": "306990",
    "end": "310270"
  },
  {
    "text": "t_SETUP is the amount\nof time that the D input",
    "start": "310270",
    "end": "312919"
  },
  {
    "text": "must be valid and stable\nbefore the rising clock",
    "start": "312920",
    "end": "315400"
  },
  {
    "text": "edge and t_HOLD is\nthe amount of time",
    "start": "315400",
    "end": "317479"
  },
  {
    "text": "that D must be valid and\nstable after the rising clock.",
    "start": "317480",
    "end": "321640"
  },
  {
    "text": "This region of stability\nsurrounding the clock edge",
    "start": "321640",
    "end": "324410"
  },
  {
    "text": "ensures that we’re obeying\nthe dynamic discipline",
    "start": "324410",
    "end": "327420"
  },
  {
    "text": "for the master latch.",
    "start": "327420",
    "end": "329630"
  },
  {
    "text": "So when you use a D register\ncomponent from a manufacturer’s",
    "start": "329630",
    "end": "333280"
  },
  {
    "text": "gate library,",
    "start": "333280",
    "end": "334440"
  },
  {
    "text": "you’ll need to look up these\nfour timing specifications",
    "start": "334440",
    "end": "337090"
  },
  {
    "text": "in the register’s data sheet\nin order to analyze the timing",
    "start": "337090",
    "end": "340660"
  },
  {
    "text": "of your overall circuit.",
    "start": "340660",
    "end": "342590"
  },
  {
    "text": "We’ll see how this analysis\nis done in the next section.",
    "start": "342590",
    "end": "346530"
  }
]