// Seed: 3081145166
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    output wor id_2,
    input tri0 id_3,
    output uwire id_4
    , id_17,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output tri1 id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply1 id_13,
    input supply0 id_14,
    input tri0 id_15
);
  wire id_18;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    output tri1 id_4,
    output tri id_5,
    output supply0 id_6,
    input tri1 id_7,
    input supply1 id_8
);
  assign id_4 = id_8 + {1'h0 & (id_8) {1}};
  wire id_10;
  assign id_5 = id_3;
  module_0(
      id_6, id_5, id_4, id_8, id_4, id_0, id_0, id_8, id_7, id_8, id_1, id_4, id_2, id_1, id_8, id_3
  );
  wire id_11;
  wire id_12;
endmodule
