****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 1000.000
	-max_paths 100
	-transition_time
	-crosstalk_delta
	-pba_mode exhaustive
	-sort_by slack
Design : inner
Version: T-2022.03
Date   : Tue Jul 15 21:38:29 2025
****************************************


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[31]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2575/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2575/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[31] (net)                          1 
  data_out[31] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[31] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[30]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2577/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2577/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[30] (net)                          1 
  data_out[30] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[30] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[22]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2581/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2581/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[22] (net)                          1 
  data_out[22] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[22] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[18]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2563/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2563/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[18] (net)                          1 
  data_out[18] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[18] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[16]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2554/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2554/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[16] (net)                          1 
  data_out[16] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[16] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[23]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2578/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2578/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[23] (net)                          1 
  data_out[23] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[23] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[28]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2573/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2573/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[28] (net)                          1 
  data_out[28] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[28] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[24]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2568/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2568/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[24] (net)                          1 
  data_out[24] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[24] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[29]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2572/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2572/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[29] (net)                          1 
  data_out[29] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[29] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[19]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2557/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2557/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[19] (net)                          1 
  data_out[19] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[19] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[17]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2565/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2565/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[17] (net)                          1 
  data_out[17] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[17] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[27]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2583/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2583/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[27] (net)                          1 
  data_out[27] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[27] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[21]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2584/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2584/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[21] (net)                          1 
  data_out[21] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[21] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[26]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2556/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2556/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[26] (net)                          1 
  data_out[26] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[26] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[25]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2562/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2562/o (b15ao0022an1n02x5)                              0.011           0.058     0.999 r
  top/data_out[25] (net)                          1 
  data_out[25] (out)                                   0.000   0.011   0.000   0.000     0.999 r
  data_out[25] (net)                              1 
  data arrival time                                                                      0.999

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.999
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[20]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2587/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.004 &   0.941 r
  top/g2587/o (b15ao0022an1n02x5)                              0.011           0.058     0.998 r
  top/data_out[20] (net)                          1 
  data_out[20] (out)                                   0.000   0.011   0.000   0.000     0.998 r
  data_out[20] (net)                              1 
  data arrival time                                                                      0.998

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.998
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.394


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[2]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2566/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.001 &   0.938 r
  top/g2566/o (b15ao0022an1n02x5)                              0.011           0.058     0.996 r
  top/data_out[2] (net)                           1 
  data_out[2] (out)                                    0.000   0.011   0.000   0.000     0.996 r
  data_out[2] (net)                               1 
  data arrival time                                                                      0.996

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.996
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.397


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[0]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock network delay (ideal)                                                 -0.107    -0.107
  input external delay                                                         0.750     0.643 r
  en (in)                                                      0.029           0.013 &   0.656 r
  en (net)                                        9 
  g25/a (b15and002an1n02x5)                            0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                    0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                        4 
  top/g2613/a (b15nano22an1n02x5)                      0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                           0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                           17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)       0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)               0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                 20 
  top/g2580/c (b15ao0022an1n02x5)                      0.000   0.111   0.000   0.000 &   0.937 r
  top/g2580/o (b15ao0022an1n02x5)                              0.011           0.058     0.995 r
  top/data_out[0] (net)                           1 
  data_out[0] (out)                                    0.000   0.011   0.000   0.000     0.995 r
  data_out[0] (net)                               1 
  data arrival time                                                                      0.995

  clock ideal_clock (rise edge)                                0.000           1.500     1.500
  clock network delay (ideal)                                                 -0.107     1.393
  clock reconvergence pessimism                                                0.000     1.393
  output external delay                                                        0.000     1.393
  data required time                                                                     1.393
  -----------------------------------------------------------------------------------------------
  data required time                                                                     1.393
  data arrival time                                                                     -0.995
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.398


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock network delay (ideal)                                                                       -0.107    -0.107
  input external delay                                                                               0.750     0.643 r
  rstn (in)                                                                          0.057           0.027 &   0.670 r
  rstn (net)                                                           13 
  top/FE_OFC1_rstn/a (b15inv040an1n02x5)                                     0.000   0.060   0.000   0.010 &   0.680 r
  top/FE_OFC1_rstn/o1 (b15inv040an1n02x5)                                            0.017           0.025 &   0.705 f
  top/FE_OFN2_rstn (net)                                                1 
  top/FE_OFC13_rstn/a (b15inv040an1n05x5)                                    0.000   0.017   0.000   0.000 &   0.705 f
  top/FE_OFC13_rstn/o1 (b15inv040an1n05x5)                                           0.041           0.035 &   0.740 r
  top/FE_OFN14_rstn (net)                                              18 
  top/FE_OFC28_rstn/a (b15bfn000an1n05x5)                                    0.000   0.041   0.000   0.003 &   0.744 r
  top/FE_OFC28_rstn/o (b15bfn000an1n05x5)                                            0.070           0.072 &   0.816 r
  top/FE_OFN86_rstn (net)                                              19 
  top/FE_OFC29_rstn/a (b15bfn000an1n03x5)                                    0.000   0.070   0.000   0.002 &   0.818 r
  top/FE_OFC29_rstn/o (b15bfn000an1n03x5)                                            0.112           0.100 &   0.918 r
  top/FE_OFN105_rstn (net)                                             18 
  top/row_buf_3/g589/a (b15nano23an1n02x5)                                   0.000   0.113   0.000   0.006 &   0.924 r
  top/row_buf_3/g589/out0 (b15nano23an1n02x5)                                        0.038           0.067 &   0.991 r
  top/row_buf_3/n_31 (net)                                              1 
  top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.038   0.000   0.000 &   0.991 r
  data arrival time                                                                                            0.991

  clock ideal_clock (rise edge)                                                      0.000           1.500     1.500
  clock source latency                                                                              -0.107     1.393
  clk (in)                                                                           0.004           0.002 &   1.395 r
  clk (net)                                                             1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                              0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                   0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                       4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                            0.000   0.018   0.000   0.007 &   1.421 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                 0.017           0.030 &   1.451 r
  top/CTS_1 (net)                                                      18 
  top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.019   0.000   0.006 &   1.456 r
  clock reconvergence pessimism                                                                      0.000     1.456
  clock gating setup time                                                                           -0.040     1.416
  data required time                                                                                           1.416
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           1.416
  data arrival time                                                                                           -0.991
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.425


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/row_buf_1/RC_CG_HIER_INST69/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock network delay (ideal)                                                                       -0.107    -0.107
  input external delay                                                                               0.750     0.643 r
  rstn (in)                                                                          0.057           0.027 &   0.670 r
  rstn (net)                                                           13 
  top/FE_OFC4_rstn/a (b15inv040an1n02x5)                                     0.000   0.059   0.000   0.004 &   0.674 r
  top/FE_OFC4_rstn/o1 (b15inv040an1n02x5)                                            0.018           0.026 &   0.700 f
  top/FE_OFN5_rstn (net)                                                1 
  top/FE_OFC194_rstn/a (b15inv040an1n05x5)                                   0.000   0.018   0.000   0.000 &   0.700 f
  top/FE_OFC194_rstn/o1 (b15inv040an1n05x5)                                          0.028           0.029 &   0.729 r
  top/FE_OFN21_rstn (net)                                              12 
  top/FE_OFC196_rstn/a (b15bfn000an1n03x5)                                   0.000   0.028   0.000   0.002 &   0.730 r
  top/FE_OFC196_rstn/o (b15bfn000an1n03x5)                                           0.092           0.080 &   0.810 r
  top/FE_OFN64_rstn (net)                                              14 
  top/FE_OFC197_rstn/a (b15bfn000an1n03x5)                                   0.000   0.092   0.000   0.003 &   0.813 r
  top/FE_OFC197_rstn/o (b15bfn000an1n03x5)                                           0.124           0.114 &   0.927 r
  top/FE_OFN125_n (net)                                                20 
  top/row_buf_1/g589/a (b15nano23an1n02x5)                                   0.000   0.125   0.000   0.002 &   0.929 r
  top/row_buf_1/g589/out0 (b15nano23an1n02x5)                                        0.032           0.064 &   0.992 r
  top/row_buf_1/n_31 (net)                                              1 
  top/row_buf_1/RC_CG_HIER_INST69/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.032   0.000   0.000 &   0.992 r
  data arrival time                                                                                            0.992

  clock ideal_clock (rise edge)                                                      0.000           1.500     1.500
  clock source latency                                                                              -0.107     1.393
  clk (in)                                                                           0.004           0.002 &   1.395 r
  clk (net)                                                             1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                              0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                   0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                       4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                            0.000   0.015   0.000   0.002 &   1.416 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                 0.031           0.037 &   1.453 r
  top/CTS_10 (net)                                                     29 
  top/row_buf_1/RC_CG_HIER_INST69/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.033   0.000   0.005 &   1.459 r
  clock reconvergence pessimism                                                                      0.000     1.459
  clock gating setup time                                                                           -0.038     1.421
  data required time                                                                                           1.421
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           1.421
  data arrival time                                                                                           -0.992
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.428


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/row_buf_3/RC_CG_HIER_INST79/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock network delay (ideal)                                                                       -0.107    -0.107
  input external delay                                                                               0.750     0.643 r
  rstn (in)                                                                          0.057           0.027 &   0.670 r
  rstn (net)                                                           13 
  top/FE_OFC1_rstn/a (b15inv040an1n02x5)                                     0.000   0.060   0.000   0.010 &   0.680 r
  top/FE_OFC1_rstn/o1 (b15inv040an1n02x5)                                            0.017           0.025 &   0.705 f
  top/FE_OFN2_rstn (net)                                                1 
  top/FE_OFC13_rstn/a (b15inv040an1n05x5)                                    0.000   0.017   0.000   0.000 &   0.705 f
  top/FE_OFC13_rstn/o1 (b15inv040an1n05x5)                                           0.041           0.035 &   0.740 r
  top/FE_OFN14_rstn (net)                                              18 
  top/FE_OFC28_rstn/a (b15bfn000an1n05x5)                                    0.000   0.041   0.000   0.003 &   0.744 r
  top/FE_OFC28_rstn/o (b15bfn000an1n05x5)                                            0.070           0.072 &   0.816 r
  top/FE_OFN86_rstn (net)                                              19 
  top/FE_OFC29_rstn/a (b15bfn000an1n03x5)                                    0.000   0.070   0.000   0.002 &   0.818 r
  top/FE_OFC29_rstn/o (b15bfn000an1n03x5)                                            0.112           0.100 &   0.918 r
  top/FE_OFN105_rstn (net)                                             18 
  top/row_buf_3/g587/b (b15nano22an1n02x5)                                   0.000   0.113   0.000   0.006 &   0.924 r
  top/row_buf_3/g587/out0 (b15nano22an1n02x5)                                        0.027           0.060 &   0.984 r
  top/row_buf_3/n_29 (net)                                              1 
  top/row_buf_3/RC_CG_HIER_INST79/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.027   0.000   0.000 &   0.984 r
  data arrival time                                                                                            0.984

  clock ideal_clock (rise edge)                                                      0.000           1.500     1.500
  clock source latency                                                                              -0.107     1.393
  clk (in)                                                                           0.004           0.002 &   1.395 r
  clk (net)                                                             1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                              0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                   0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                       4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                            0.000   0.018   0.000   0.007 &   1.421 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                 0.017           0.030 &   1.451 r
  top/CTS_1 (net)                                                      18 
  top/row_buf_3/RC_CG_HIER_INST79/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.019   0.000   0.005 &   1.455 r
  clock reconvergence pessimism                                                                      0.000     1.455
  clock gating setup time                                                                           -0.036     1.419
  data required time                                                                                           1.419
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           1.419
  data arrival time                                                                                           -0.984
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.435


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/RC_CG_HIER_INST56/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                      -0.107    -0.107
  input external delay                                                                              0.750     0.643 r
  rstn (in)                                                                         0.057           0.027 &   0.670 r
  rstn (net)                                                          13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                    0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                           0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                               2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                   0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                          0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                             19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                   0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                           0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                             20 
  top/op_buf_3/g938/a (b15nandp2an1n02x5)                                   0.000   0.089   0.000   0.010 &   0.892 r
  top/op_buf_3/g938/o1 (b15nandp2an1n02x5)                                          0.037           0.050 &   0.942 f
  top/op_buf_3/n_29 (net)                                              4 
  top/op_buf_3/g936/a (b15nor002an1n02x3)                                   0.000   0.037   0.000   0.000 &   0.942 f
  top/op_buf_3/g936/o1 (b15nor002an1n02x3)                                          0.043           0.051 &   0.993 r
  top/op_buf_3/n_39 (net)                                              1 
  top/op_buf_3/RC_CG_HIER_INST56/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.043   0.000   0.000 &   0.993 r
  data arrival time                                                                                           0.993

  clock ideal_clock (rise edge)                                                     0.000           1.500     1.500
  clock source latency                                                                             -0.107     1.393
  clk (in)                                                                          0.004           0.002 &   1.395 r
  clk (net)                                                            1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                             0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                  0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                      4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                           0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                    19 
  top/op_buf_3/RC_CG_HIER_INST56/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.034   0.000   0.017 &   1.469 r
  clock reconvergence pessimism                                                                     0.000     1.469
  clock gating setup time                                                                          -0.041     1.428
  data required time                                                                                          1.428
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          1.428
  data arrival time                                                                                          -0.993
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.435


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/row_buf_3/RC_CG_HIER_INST80/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock network delay (ideal)                                                                       -0.107    -0.107
  input external delay                                                                               0.750     0.643 r
  rstn (in)                                                                          0.057           0.027 &   0.670 r
  rstn (net)                                                           13 
  top/FE_OFC1_rstn/a (b15inv040an1n02x5)                                     0.000   0.060   0.000   0.010 &   0.680 r
  top/FE_OFC1_rstn/o1 (b15inv040an1n02x5)                                            0.017           0.025 &   0.705 f
  top/FE_OFN2_rstn (net)                                                1 
  top/FE_OFC13_rstn/a (b15inv040an1n05x5)                                    0.000   0.017   0.000   0.000 &   0.705 f
  top/FE_OFC13_rstn/o1 (b15inv040an1n05x5)                                           0.041           0.035 &   0.740 r
  top/FE_OFN14_rstn (net)                                              18 
  top/FE_OFC28_rstn/a (b15bfn000an1n05x5)                                    0.000   0.041   0.000   0.003 &   0.744 r
  top/FE_OFC28_rstn/o (b15bfn000an1n05x5)                                            0.070           0.072 &   0.816 r
  top/FE_OFN86_rstn (net)                                              19 
  top/FE_OFC29_rstn/a (b15bfn000an1n03x5)                                    0.000   0.070   0.000   0.002 &   0.818 r
  top/FE_OFC29_rstn/o (b15bfn000an1n03x5)                                            0.112           0.100 &   0.918 r
  top/FE_OFN105_rstn (net)                                             18 
  top/row_buf_3/g588/b (b15nano22an1n02x5)                                   0.000   0.113   0.000   0.006 &   0.924 r
  top/row_buf_3/g588/out0 (b15nano22an1n02x5)                                        0.026           0.059 &   0.983 r
  top/row_buf_3/n_28 (net)                                              1 
  top/row_buf_3/RC_CG_HIER_INST80/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.026   0.000   0.000 &   0.984 r
  data arrival time                                                                                            0.984

  clock ideal_clock (rise edge)                                                      0.000           1.500     1.500
  clock source latency                                                                              -0.107     1.393
  clk (in)                                                                           0.004           0.002 &   1.395 r
  clk (net)                                                             1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                              0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                   0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                       4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                            0.000   0.018   0.000   0.007 &   1.421 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                 0.017           0.030 &   1.451 r
  top/CTS_1 (net)                                                      18 
  top/row_buf_3/RC_CG_HIER_INST80/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.019   0.000   0.005 &   1.456 r
  clock reconvergence pessimism                                                                      0.000     1.456
  clock gating setup time                                                                           -0.036     1.420
  data required time                                                                                           1.420
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           1.420
  data arrival time                                                                                           -0.984
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.436


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/RC_CG_HIER_INST57/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                      -0.107    -0.107
  input external delay                                                                              0.750     0.643 r
  rstn (in)                                                                         0.057           0.027 &   0.670 r
  rstn (net)                                                          13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                    0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                           0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                               2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                   0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                          0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                             19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                   0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                           0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                             20 
  top/op_buf_3/g938/a (b15nandp2an1n02x5)                                   0.000   0.089   0.000   0.010 &   0.892 r
  top/op_buf_3/g938/o1 (b15nandp2an1n02x5)                                          0.037           0.050 &   0.942 f
  top/op_buf_3/n_29 (net)                                              4 
  top/op_buf_3/g937/a (b15nor003an1n02x3)                                   0.000   0.037   0.000   0.000 &   0.942 f
  top/op_buf_3/g937/o1 (b15nor003an1n02x3)                                          0.042           0.050 &   0.991 r
  top/op_buf_3/n_42 (net)                                              1 
  top/op_buf_3/RC_CG_HIER_INST57/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.042   0.000   0.000 &   0.991 r
  data arrival time                                                                                           0.991

  clock ideal_clock (rise edge)                                                     0.000           1.500     1.500
  clock source latency                                                                             -0.107     1.393
  clk (in)                                                                          0.004           0.002 &   1.395 r
  clk (net)                                                            1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                             0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                  0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                      4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                           0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                    19 
  top/op_buf_3/RC_CG_HIER_INST57/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.034   0.000   0.017 &   1.469 r
  clock reconvergence pessimism                                                                     0.000     1.469
  clock gating setup time                                                                          -0.041     1.428
  data required time                                                                                          1.428
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          1.428
  data arrival time                                                                                          -0.991
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.437


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/row_buf_1/RC_CG_HIER_INST67/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock network delay (ideal)                                                                       -0.107    -0.107
  input external delay                                                                               0.750     0.643 r
  rstn (in)                                                                          0.057           0.027 &   0.670 r
  rstn (net)                                                           13 
  top/FE_OFC4_rstn/a (b15inv040an1n02x5)                                     0.000   0.059   0.000   0.004 &   0.674 r
  top/FE_OFC4_rstn/o1 (b15inv040an1n02x5)                                            0.018           0.026 &   0.700 f
  top/FE_OFN5_rstn (net)                                                1 
  top/FE_OFC194_rstn/a (b15inv040an1n05x5)                                   0.000   0.018   0.000   0.000 &   0.700 f
  top/FE_OFC194_rstn/o1 (b15inv040an1n05x5)                                          0.028           0.029 &   0.729 r
  top/FE_OFN21_rstn (net)                                              12 
  top/FE_OFC196_rstn/a (b15bfn000an1n03x5)                                   0.000   0.028   0.000   0.002 &   0.730 r
  top/FE_OFC196_rstn/o (b15bfn000an1n03x5)                                           0.092           0.080 &   0.810 r
  top/FE_OFN64_rstn (net)                                              14 
  top/FE_OFC197_rstn/a (b15bfn000an1n03x5)                                   0.000   0.092   0.000   0.003 &   0.813 r
  top/FE_OFC197_rstn/o (b15bfn000an1n03x5)                                           0.124           0.114 &   0.927 r
  top/FE_OFN125_n (net)                                                20 
  top/row_buf_1/g587/b (b15nano22an1n02x5)                                   0.000   0.125   0.000   0.002 &   0.928 r
  top/row_buf_1/g587/out0 (b15nano22an1n02x5)                                        0.023           0.057 &   0.986 r
  top/row_buf_1/n_29 (net)                                              1 
  top/row_buf_1/RC_CG_HIER_INST67/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.023   0.000   0.000 &   0.986 r
  data arrival time                                                                                            0.986

  clock ideal_clock (rise edge)                                                      0.000           1.500     1.500
  clock source latency                                                                              -0.107     1.393
  clk (in)                                                                           0.004           0.002 &   1.395 r
  clk (net)                                                             1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                              0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                   0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                       4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                            0.000   0.015   0.000   0.002 &   1.416 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                 0.031           0.037 &   1.453 r
  top/CTS_10 (net)                                                     29 
  top/row_buf_1/RC_CG_HIER_INST67/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.034   0.000   0.006 &   1.459 r
  clock reconvergence pessimism                                                                      0.000     1.459
  clock gating setup time                                                                           -0.034     1.425
  data required time                                                                                           1.425
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           1.425
  data arrival time                                                                                           -0.986
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.439


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/row_buf_1/RC_CG_HIER_INST68/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock network delay (ideal)                                                                       -0.107    -0.107
  input external delay                                                                               0.750     0.643 r
  rstn (in)                                                                          0.057           0.027 &   0.670 r
  rstn (net)                                                           13 
  top/FE_OFC4_rstn/a (b15inv040an1n02x5)                                     0.000   0.059   0.000   0.004 &   0.674 r
  top/FE_OFC4_rstn/o1 (b15inv040an1n02x5)                                            0.018           0.026 &   0.700 f
  top/FE_OFN5_rstn (net)                                                1 
  top/FE_OFC194_rstn/a (b15inv040an1n05x5)                                   0.000   0.018   0.000   0.000 &   0.700 f
  top/FE_OFC194_rstn/o1 (b15inv040an1n05x5)                                          0.028           0.029 &   0.729 r
  top/FE_OFN21_rstn (net)                                              12 
  top/FE_OFC196_rstn/a (b15bfn000an1n03x5)                                   0.000   0.028   0.000   0.002 &   0.730 r
  top/FE_OFC196_rstn/o (b15bfn000an1n03x5)                                           0.092           0.080 &   0.810 r
  top/FE_OFN64_rstn (net)                                              14 
  top/FE_OFC197_rstn/a (b15bfn000an1n03x5)                                   0.000   0.092   0.000   0.003 &   0.813 r
  top/FE_OFC197_rstn/o (b15bfn000an1n03x5)                                           0.124           0.114 &   0.927 r
  top/FE_OFN125_n (net)                                                20 
  top/row_buf_1/g588/b (b15nano22an1n02x5)                                   0.000   0.125   0.000   0.002 &   0.928 r
  top/row_buf_1/g588/out0 (b15nano22an1n02x5)                                        0.021           0.057 &   0.985 r
  top/row_buf_1/n_28 (net)                                              1 
  top/row_buf_1/RC_CG_HIER_INST68/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.021   0.000   0.000 &   0.985 r
  data arrival time                                                                                            0.985

  clock ideal_clock (rise edge)                                                      0.000           1.500     1.500
  clock source latency                                                                              -0.107     1.393
  clk (in)                                                                           0.004           0.002 &   1.395 r
  clk (net)                                                             1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                              0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                   0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                       4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                            0.000   0.015   0.000   0.002 &   1.416 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                 0.031           0.037 &   1.453 r
  top/CTS_10 (net)                                                     29 
  top/row_buf_1/RC_CG_HIER_INST68/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.034   0.000   0.006 &   1.460 r
  clock reconvergence pessimism                                                                      0.000     1.460
  clock gating setup time                                                                           -0.034     1.426
  data required time                                                                                           1.426
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           1.426
  data arrival time                                                                                           -0.985
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.441


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/RC_CG_HIER_INST58/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                      -0.107    -0.107
  input external delay                                                                              0.750     0.643 r
  rstn (in)                                                                         0.057           0.027 &   0.670 r
  rstn (net)                                                          13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                    0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                           0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                               2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                   0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                          0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                             19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                   0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                           0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                             20 
  top/op_buf_3/g938/a (b15nandp2an1n02x5)                                   0.000   0.089   0.000   0.010 &   0.892 r
  top/op_buf_3/g938/o1 (b15nandp2an1n02x5)                                          0.037           0.050 &   0.942 f
  top/op_buf_3/n_29 (net)                                              4 
  top/op_buf_3/g934/a (b15nor002an1n02x3)                                   0.000   0.037   0.000   0.000 &   0.942 f
  top/op_buf_3/g934/o1 (b15nor002an1n02x3)                                          0.032           0.043 &   0.984 r
  top/op_buf_3/n_38 (net)                                              1 
  top/op_buf_3/RC_CG_HIER_INST58/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.032   0.000   0.000 &   0.985 r
  data arrival time                                                                                           0.985

  clock ideal_clock (rise edge)                                                     0.000           1.500     1.500
  clock source latency                                                                             -0.107     1.393
  clk (in)                                                                          0.004           0.002 &   1.395 r
  clk (net)                                                            1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                             0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                  0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                      4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                           0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                    19 
  top/op_buf_3/RC_CG_HIER_INST58/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.034   0.000   0.017 &   1.469 r
  clock reconvergence pessimism                                                                     0.000     1.469
  clock gating setup time                                                                          -0.038     1.431
  data required time                                                                                          1.431
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          1.431
  data arrival time                                                                                          -0.985
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.447


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/RC_CG_HIER_INST55/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                      -0.107    -0.107
  input external delay                                                                              0.750     0.643 r
  rstn (in)                                                                         0.057           0.027 &   0.670 r
  rstn (net)                                                          13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                    0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                           0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                               2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                   0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                          0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                             19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                   0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                           0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                             20 
  top/op_buf_3/g938/a (b15nandp2an1n02x5)                                   0.000   0.089   0.000   0.010 &   0.892 r
  top/op_buf_3/g938/o1 (b15nandp2an1n02x5)                                          0.037           0.050 &   0.942 f
  top/op_buf_3/n_29 (net)                                              4 
  top/op_buf_3/g935/a (b15nor002an1n02x3)                                   0.000   0.037   0.000   0.000 &   0.942 f
  top/op_buf_3/g935/o1 (b15nor002an1n02x3)                                          0.032           0.042 &   0.984 r
  top/op_buf_3/n_40 (net)                                              1 
  top/op_buf_3/RC_CG_HIER_INST55/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.032   0.000   0.000 &   0.984 r
  data arrival time                                                                                           0.984

  clock ideal_clock (rise edge)                                                     0.000           1.500     1.500
  clock source latency                                                                             -0.107     1.393
  clk (in)                                                                          0.004           0.002 &   1.395 r
  clk (net)                                                            1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                             0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                  0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                      4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                           0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                    19 
  top/op_buf_3/RC_CG_HIER_INST55/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.034   0.000   0.016 &   1.469 r
  clock reconvergence pessimism                                                                     0.000     1.469
  clock gating setup time                                                                          -0.038     1.431
  data required time                                                                                          1.431
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          1.431
  data arrival time                                                                                          -0.984
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.447


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/row_buf_1/RC_CG_HIER_INST70/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock network delay (ideal)                                                                       -0.107    -0.107
  input external delay                                                                               0.750     0.643 r
  rstn (in)                                                                          0.057           0.027 &   0.670 r
  rstn (net)                                                           13 
  top/FE_OFC4_rstn/a (b15inv040an1n02x5)                                     0.000   0.059   0.000   0.004 &   0.674 r
  top/FE_OFC4_rstn/o1 (b15inv040an1n02x5)                                            0.018           0.026 &   0.700 f
  top/FE_OFN5_rstn (net)                                                1 
  top/FE_OFC194_rstn/a (b15inv040an1n05x5)                                   0.000   0.018   0.000   0.000 &   0.700 f
  top/FE_OFC194_rstn/o1 (b15inv040an1n05x5)                                          0.028           0.029 &   0.729 r
  top/FE_OFN21_rstn (net)                                              12 
  top/FE_OFC196_rstn/a (b15bfn000an1n03x5)                                   0.000   0.028   0.000   0.002 &   0.730 r
  top/FE_OFC196_rstn/o (b15bfn000an1n03x5)                                           0.092           0.080 &   0.810 r
  top/FE_OFN64_rstn (net)                                              14 
  top/FE_OFC197_rstn/a (b15bfn000an1n03x5)                                   0.000   0.092   0.000   0.003 &   0.813 r
  top/FE_OFC197_rstn/o (b15bfn000an1n03x5)                                           0.124           0.114 &   0.927 r
  top/FE_OFN125_n (net)                                                20 
  top/row_buf_1/g586/b (b15andc04an1n02x5)                                   0.000   0.125   0.000   0.001 &   0.928 r
  top/row_buf_1/g586/o (b15andc04an1n02x5)                                           0.016           0.051 &   0.979 r
  top/row_buf_1/n_27 (net)                                              1 
  top/row_buf_1/RC_CG_HIER_INST70/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.016   0.000   0.000 &   0.979 r
  data arrival time                                                                                            0.979

  clock ideal_clock (rise edge)                                                      0.000           1.500     1.500
  clock source latency                                                                              -0.107     1.393
  clk (in)                                                                           0.004           0.002 &   1.395 r
  clk (net)                                                             1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                              0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                   0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                       4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                            0.000   0.015   0.000   0.002 &   1.416 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                 0.031           0.037 &   1.453 r
  top/CTS_10 (net)                                                     29 
  top/row_buf_1/RC_CG_HIER_INST70/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.033   0.000   0.004 &   1.458 r
  clock reconvergence pessimism                                                                      0.000     1.458
  clock gating setup time                                                                           -0.031     1.427
  data required time                                                                                           1.427
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           1.427
  data arrival time                                                                                           -0.979
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.448


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/row_buf_3/RC_CG_HIER_INST82/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock network delay (ideal)                                                                       -0.107    -0.107
  input external delay                                                                               0.750     0.643 r
  rstn (in)                                                                          0.057           0.027 &   0.670 r
  rstn (net)                                                           13 
  top/FE_OFC1_rstn/a (b15inv040an1n02x5)                                     0.000   0.060   0.000   0.010 &   0.680 r
  top/FE_OFC1_rstn/o1 (b15inv040an1n02x5)                                            0.017           0.025 &   0.705 f
  top/FE_OFN2_rstn (net)                                                1 
  top/FE_OFC13_rstn/a (b15inv040an1n05x5)                                    0.000   0.017   0.000   0.000 &   0.705 f
  top/FE_OFC13_rstn/o1 (b15inv040an1n05x5)                                           0.041           0.035 &   0.740 r
  top/FE_OFN14_rstn (net)                                              18 
  top/FE_OFC28_rstn/a (b15bfn000an1n05x5)                                    0.000   0.041   0.000   0.003 &   0.744 r
  top/FE_OFC28_rstn/o (b15bfn000an1n05x5)                                            0.070           0.072 &   0.816 r
  top/FE_OFN86_rstn (net)                                              19 
  top/FE_OFC29_rstn/a (b15bfn000an1n03x5)                                    0.000   0.070   0.000   0.002 &   0.818 r
  top/FE_OFC29_rstn/o (b15bfn000an1n03x5)                                            0.112           0.100 &   0.918 r
  top/FE_OFN105_rstn (net)                                             18 
  top/row_buf_3/g586/b (b15andc04an1n02x5)                                   0.000   0.113   0.000   0.006 &   0.924 r
  top/row_buf_3/g586/o (b15andc04an1n02x5)                                           0.018           0.051 &   0.975 r
  top/row_buf_3/n_27 (net)                                              1 
  top/row_buf_3/RC_CG_HIER_INST82/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.018   0.000   0.000 &   0.975 r
  data arrival time                                                                                            0.975

  clock ideal_clock (rise edge)                                                      0.000           1.500     1.500
  clock source latency                                                                              -0.107     1.393
  clk (in)                                                                           0.004           0.002 &   1.395 r
  clk (net)                                                             1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                              0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                   0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                       4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                            0.000   0.018   0.000   0.007 &   1.421 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                 0.017           0.030 &   1.451 r
  top/CTS_1 (net)                                                      18 
  top/row_buf_3/RC_CG_HIER_INST82/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.019   0.000   0.005 &   1.456 r
  clock reconvergence pessimism                                                                      0.000     1.456
  clock gating setup time                                                                           -0.032     1.423
  data required time                                                                                           1.423
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           1.423
  data arrival time                                                                                           -0.975
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.448


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                      -0.107    -0.107
  input external delay                                                                              0.750     0.643 r
  en (in)                                                                           0.029           0.013 &   0.656 r
  en (net)                                                             9 
  g25/a (b15and002an1n02x5)                                                 0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                                         0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                                             4 
  top/g2613/a (b15nano22an1n02x5)                                           0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                                                0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                                                17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)                            0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)                                    0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                                      20 
  top/op_buf_3/g939/a (b15nonb02an1n02x3)                                   0.000   0.111   0.000   0.004 &   0.941 r
  top/op_buf_3/g939/out0 (b15nonb02an1n02x3)                                        0.021           0.045 &   0.986 r
  top/op_buf_3/n_43 (net)                                              1 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.021   0.000   0.000 &   0.986 r
  data arrival time                                                                                           0.986

  clock ideal_clock (rise edge)                                                     0.000           1.500     1.500
  clock source latency                                                                             -0.107     1.393
  clk (in)                                                                          0.004           0.002 &   1.395 r
  clk (net)                                                            1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                             0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                  0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                      4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                           0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                    19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.034   0.000   0.016 &   1.468 r
  clock reconvergence pessimism                                                                     0.000     1.468
  clock gating setup time                                                                          -0.034     1.435
  data required time                                                                                          1.435
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          1.435
  data arrival time                                                                                          -0.986
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.448


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: top/op_buf_2/RC_CG_HIER_INST48/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                      -0.107    -0.107
  input external delay                                                                              0.750     0.643 r
  en (in)                                                                           0.029           0.013 &   0.656 r
  en (net)                                                             9 
  g25/a (b15and002an1n02x5)                                                 0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                                         0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                                             4 
  top/g2613/a (b15nano22an1n02x5)                                           0.000   0.019   0.000   0.000 &   0.703 r
  top/g2613/out0 (b15nano22an1n02x5)                                                0.143           0.121 &   0.824 r
  top/out_r_en_2 (net)                                                17 
  top/FE_OFC108_out_r_en_2/a (b15bfn000an1n02x5)                            0.000   0.143   0.000   0.002 &   0.827 r
  top/FE_OFC108_out_r_en_2/o (b15bfn000an1n02x5)                                    0.111           0.110 &   0.937 r
  top/FE_OFN109_out_r_en_2 (net)                                      20 
  top/op_buf_2/g939/a (b15nonb02an1n02x3)                                   0.000   0.111   0.000   0.002 &   0.938 r
  top/op_buf_2/g939/out0 (b15nonb02an1n02x3)                                        0.017           0.042 &   0.980 r
  top/op_buf_2/n_43 (net)                                              1 
  top/op_buf_2/RC_CG_HIER_INST48/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.017   0.000   0.000 &   0.980 r
  data arrival time                                                                                           0.980

  clock ideal_clock (rise edge)                                                     0.000           1.500     1.500
  clock source latency                                                                             -0.107     1.393
  clk (in)                                                                          0.004           0.002 &   1.395 r
  clk (net)                                                            1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                             0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                  0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                      4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                           0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                    19 
  top/op_buf_2/RC_CG_HIER_INST48/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.032   0.000   0.009 &   1.462 r
  clock reconvergence pessimism                                                                     0.000     1.462
  clock gating setup time                                                                          -0.032     1.430
  data required time                                                                                          1.430
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          1.430
  data arrival time                                                                                          -0.980
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.450


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[1]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                            Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                   0.000           0.000     0.000
  clock network delay (ideal)                                                    -0.107    -0.107
  input external delay                                                            0.750     0.643 r
  en (in)                                                         0.029           0.013 &   0.656 r
  en (net)                                           9 
  g25/a (b15and002an1n02x5)                               0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                       0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                           4 
  top/g2596/b (b15nanb02an1n02x5)                         0.000   0.019   0.000   0.000 &   0.703 r
  top/g2596/out0 (b15nanb02an1n02x5)                              0.025           0.029 &   0.733 f
  top/n_20 (net)                                     3 
  top/FE_DBTC0_n_20/a (b15inv040an1n02x5)                 0.000   0.025   0.000   0.000 &   0.733 f
  top/FE_DBTC0_n_20/o1 (b15inv040an1n02x5)                        0.050           0.048 &   0.781 r
  top/FE_DBTN0_n_20 (net)                           13 
  top/FE_OFC106_FE_DBTN0_n_20/a (b15bfn000an1n02x5)       0.000   0.050   0.000   0.002 &   0.783 r
  top/FE_OFC106_FE_DBTN0_n_20/o (b15bfn000an1n02x5)               0.109           0.095 &   0.879 r
  top/FE_OFN107_FE_DBTN0_n_20 (net)                 20 
  top/g2567/a (b15ao0022an1n02x5)                         0.000   0.109   0.000   0.001 &   0.880 r
  top/g2567/o (b15ao0022an1n02x5)                                 0.012           0.051     0.931 r
  top/data_out[1] (net)                              1 
  data_out[1] (out)                                       0.000   0.012   0.000   0.000     0.931 r
  data_out[1] (net)                                  1 
  data arrival time                                                                         0.931

  clock ideal_clock (rise edge)                                   0.000           1.500     1.500
  clock network delay (ideal)                                                    -0.107     1.393
  clock reconvergence pessimism                                                   0.000     1.393
  output external delay                                                           0.000     1.393
  data required time                                                                        1.393
  --------------------------------------------------------------------------------------------------
  data required time                                                                        1.393
  data arrival time                                                                        -0.931
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.462


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: data_out[15]
               (output port clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max  (recalculated)

  Point                                            Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                   0.000           0.000     0.000
  clock network delay (ideal)                                                    -0.107    -0.107
  input external delay                                                            0.750     0.643 r
  en (in)                                                         0.029           0.013 &   0.656 r
  en (net)                                           9 
  g25/a (b15and002an1n02x5)                               0.000   0.032   0.000   0.010 &   0.665 r
  g25/o (b15and002an1n02x5)                                       0.019           0.038 &   0.703 r
  block2host_rdy_int (net)                           4 
  top/g2596/b (b15nanb02an1n02x5)                         0.000   0.019   0.000   0.000 &   0.703 r
  top/g2596/out0 (b15nanb02an1n02x5)                              0.025           0.029 &   0.733 f
  top/n_20 (net)                                     3 
  top/FE_DBTC0_n_20/a (b15inv040an1n02x5)                 0.000   0.025   0.000   0.000 &   0.733 f
  top/FE_DBTC0_n_20/o1 (b15inv040an1n02x5)                        0.050           0.048 &   0.781 r
  top/FE_DBTN0_n_20 (net)                           13 
  top/FE_OFC106_FE_DBTN0_n_20/a (b15bfn000an1n02x5)       0.000   0.050   0.000   0.002 &   0.783 r
  top/FE_OFC106_FE_DBTN0_n_20/o (b15bfn000an1n02x5)               0.109           0.095 &   0.879 r
  top/FE_OFN107_FE_DBTN0_n_20 (net)                 20 
  top/g2574/a (b15ao0022an1n02x5)                         0.000   0.109   0.000   0.000 &   0.879 r
  top/g2574/o (b15ao0022an1n02x5)                                 0.012           0.051     0.930 r
  top/data_out[15] (net)                             1 
  data_out[15] (out)                                      0.000   0.012   0.000   0.000     0.930 r
  data_out[15] (net)                                 1 
  data arrival time                                                                         0.930

  clock ideal_clock (rise edge)                                   0.000           1.500     1.500
  clock network delay (ideal)                                                    -0.107     1.393
  clock reconvergence pessimism                                                   0.000     1.393
  output external delay                                                           0.000     1.393
  data required time                                                                        1.393
  --------------------------------------------------------------------------------------------------
  data required time                                                                        1.393
  data arrival time                                                                        -0.930
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.463


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m20/out_reg_reg_14
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m20/out_reg_reg_14/rb (b15fqn003hn1n02x3)                                     0.000   0.134   0.000   0.002 &   1.009 r
  data arrival time                                                                                                   1.009

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.017   0.000   0.003 &   1.449 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &   1.482 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m20/out_reg_reg_14/clk (b15fqn003hn1n02x3)                                    0.000   0.030   0.000   0.014 &   1.496 r
  clock reconvergence pessimism                                                                             0.000     1.496
  library recovery time                                                                                    -0.022     1.473
  data required time                                                                                                  1.473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.473
  data arrival time                                                                                                  -1.009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.464


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m20/out_reg_reg_15
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m20/out_reg_reg_15/rb (b15fqn003hn1n02x3)                                     0.000   0.134   0.000   0.002 &   1.009 r
  data arrival time                                                                                                   1.009

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.017   0.000   0.003 &   1.449 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &   1.482 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m20/out_reg_reg_15/clk (b15fqn003hn1n02x3)                                    0.000   0.030   0.000   0.014 &   1.496 r
  clock reconvergence pessimism                                                                             0.000     1.496
  library recovery time                                                                                    -0.022     1.473
  data required time                                                                                                  1.473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.473
  data arrival time                                                                                                  -1.009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.464


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.107    -0.107
  input external delay                                                                                          0.750     0.643 r
  rstn (in)                                                                                     0.057           0.027 &   0.670 r
  rstn (net)                                                                      13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                                0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                       0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                           4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                              0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                     0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                          8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                               0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                       0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                         20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                               0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                       0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                         20 
  top/m30/weight_reg_reg_4/rb (b15fqn003hn1n02x3)                                       0.000   0.134   0.000   0.002 &   1.009 r
  data arrival time                                                                                                       1.009

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.107     1.393
  clk (in)                                                                                      0.004           0.002 &   1.395 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &   1.451 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &   1.488 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.009 &   1.497 r
  clock reconvergence pessimism                                                                                 0.000     1.497
  library recovery time                                                                                        -0.023     1.474
  data required time                                                                                                      1.474
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.474
  data arrival time                                                                                                      -1.009
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.465


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.107    -0.107
  input external delay                                                                                          0.750     0.643 r
  rstn (in)                                                                                     0.057           0.027 &   0.670 r
  rstn (net)                                                                      13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                                0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                       0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                           4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                              0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                     0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                          8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                               0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                       0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                         20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                               0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                       0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                         20 
  top/m30/weight_reg_reg_6/rb (b15fqn003hn1n02x3)                                       0.000   0.134   0.000   0.002 &   1.009 r
  data arrival time                                                                                                       1.009

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.107     1.393
  clk (in)                                                                                      0.004           0.002 &   1.395 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &   1.451 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &   1.488 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.009 &   1.497 r
  clock reconvergence pessimism                                                                                 0.000     1.497
  library recovery time                                                                                        -0.023     1.474
  data required time                                                                                                      1.474
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.474
  data arrival time                                                                                                      -1.009
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.465


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.107    -0.107
  input external delay                                                                                          0.750     0.643 r
  rstn (in)                                                                                     0.057           0.027 &   0.670 r
  rstn (net)                                                                      13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                                0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                       0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                           4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                              0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                     0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                          8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                               0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                       0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                         20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                               0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                       0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                         20 
  top/m30/weight_reg_reg_5/rb (b15fqn003hn1n02x3)                                       0.000   0.134   0.000   0.002 &   1.009 r
  data arrival time                                                                                                       1.009

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.107     1.393
  clk (in)                                                                                      0.004           0.002 &   1.395 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &   1.451 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &   1.488 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.009 &   1.497 r
  clock reconvergence pessimism                                                                                 0.000     1.497
  library recovery time                                                                                        -0.023     1.474
  data required time                                                                                                      1.474
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.474
  data arrival time                                                                                                      -1.009
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.465


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.107    -0.107
  input external delay                                                                                          0.750     0.643 r
  rstn (in)                                                                                     0.057           0.027 &   0.670 r
  rstn (net)                                                                      13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                                0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                       0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                           4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                              0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                     0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                          8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                               0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                       0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                         20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                               0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                       0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                         20 
  top/m30/weight_reg_reg_7/rb (b15fqn003hn1n02x3)                                       0.000   0.134   0.000   0.002 &   1.010 r
  data arrival time                                                                                                       1.010

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.107     1.393
  clk (in)                                                                                      0.004           0.002 &   1.395 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &   1.451 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &   1.488 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.010 &   1.497 r
  clock reconvergence pessimism                                                                                 0.000     1.497
  library recovery time                                                                                        -0.023     1.474
  data required time                                                                                                      1.474
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.474
  data arrival time                                                                                                      -1.010
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.465


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m20/in_reg_reg_1
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m20/in_reg_reg_1/rb (b15fqn003hn1n02x3)                                       0.000   0.134   0.000   0.000 &   1.008 r
  data arrival time                                                                                                   1.008

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.017   0.000   0.003 &   1.449 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &   1.482 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m20/in_reg_reg_1/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.014 &   1.496 r
  clock reconvergence pessimism                                                                             0.000     1.496
  library recovery time                                                                                    -0.022     1.473
  data required time                                                                                                  1.473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.473
  data arrival time                                                                                                  -1.008
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.466


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/data_out_reg_0
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                         -0.107    -0.107
  input external delay                                                                                 0.750     0.643 r
  rstn (in)                                                                            0.057           0.027 &   0.670 r
  rstn (net)                                                             13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                       0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                              0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                  2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                      0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                             0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                      0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                              0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                       0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                               0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                19 
  top/op_buf_3/data_out_reg_0/rb (b15fqn003hn1n02x3)                           0.000   0.132   0.000   0.004 &   1.012 r
  data arrival time                                                                                              1.012

  clock ideal_clock (rise edge)                                                        0.000           1.500     1.500
  clock source latency                                                                                -0.107     1.393
  clk (in)                                                                             0.004           0.002 &   1.395 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &   1.468 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   1.507 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/data_out_reg_0/clk (b15fqn003hn1n02x3)                          0.000   0.014   0.000   0.000 &   1.508 r
  clock reconvergence pessimism                                                                        0.000     1.508
  library recovery time                                                                               -0.028     1.479
  data required time                                                                                             1.479
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             1.479
  data arrival time                                                                                             -1.012
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.467


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/data_out_reg_13
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                         -0.107    -0.107
  input external delay                                                                                 0.750     0.643 r
  rstn (in)                                                                            0.057           0.027 &   0.670 r
  rstn (net)                                                             13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                       0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                              0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                  2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                      0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                             0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                      0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                              0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                       0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                               0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                19 
  top/op_buf_3/data_out_reg_13/rb (b15fqn003hn1n02x3)                          0.000   0.132   0.000   0.004 &   1.012 r
  data arrival time                                                                                              1.012

  clock ideal_clock (rise edge)                                                        0.000           1.500     1.500
  clock source latency                                                                                -0.107     1.393
  clk (in)                                                                             0.004           0.002 &   1.395 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &   1.468 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   1.507 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/data_out_reg_13/clk (b15fqn003hn1n02x3)                         0.000   0.014   0.000   0.000 &   1.508 r
  clock reconvergence pessimism                                                                        0.000     1.508
  library recovery time                                                                               -0.028     1.479
  data required time                                                                                             1.479
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             1.479
  data arrival time                                                                                             -1.012
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.467


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/data_out_reg_14
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                         -0.107    -0.107
  input external delay                                                                                 0.750     0.643 r
  rstn (in)                                                                            0.057           0.027 &   0.670 r
  rstn (net)                                                             13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                       0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                              0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                  2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                      0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                             0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                      0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                              0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                       0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                               0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                19 
  top/op_buf_3/data_out_reg_14/rb (b15fqn003hn1n02x3)                          0.000   0.132   0.000   0.004 &   1.012 r
  data arrival time                                                                                              1.012

  clock ideal_clock (rise edge)                                                        0.000           1.500     1.500
  clock source latency                                                                                -0.107     1.393
  clk (in)                                                                             0.004           0.002 &   1.395 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &   1.468 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   1.507 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/data_out_reg_14/clk (b15fqn003hn1n02x3)                         0.000   0.014   0.000   0.000 &   1.508 r
  clock reconvergence pessimism                                                                        0.000     1.508
  library recovery time                                                                               -0.028     1.479
  data required time                                                                                             1.479
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             1.479
  data arrival time                                                                                             -1.012
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.467


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/data_out_reg_15
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                         -0.107    -0.107
  input external delay                                                                                 0.750     0.643 r
  rstn (in)                                                                            0.057           0.027 &   0.670 r
  rstn (net)                                                             13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                       0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                              0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                  2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                      0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                             0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                      0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                              0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                       0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                               0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                19 
  top/op_buf_3/data_out_reg_15/rb (b15fqn003hn1n02x3)                          0.000   0.132   0.000   0.004 &   1.012 r
  data arrival time                                                                                              1.012

  clock ideal_clock (rise edge)                                                        0.000           1.500     1.500
  clock source latency                                                                                -0.107     1.393
  clk (in)                                                                             0.004           0.002 &   1.395 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &   1.468 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   1.507 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/data_out_reg_15/clk (b15fqn003hn1n02x3)                         0.000   0.014   0.000   0.000 &   1.508 r
  clock reconvergence pessimism                                                                        0.000     1.508
  library recovery time                                                                               -0.028     1.479
  data required time                                                                                             1.479
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             1.479
  data arrival time                                                                                             -1.012
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.467


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/data_out_reg_2
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                         -0.107    -0.107
  input external delay                                                                                 0.750     0.643 r
  rstn (in)                                                                            0.057           0.027 &   0.670 r
  rstn (net)                                                             13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                       0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                              0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                  2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                      0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                             0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                      0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                              0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                       0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                               0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                19 
  top/op_buf_3/data_out_reg_2/rb (b15fqn003hn1n02x3)                           0.000   0.132   0.000   0.004 &   1.012 r
  data arrival time                                                                                              1.012

  clock ideal_clock (rise edge)                                                        0.000           1.500     1.500
  clock source latency                                                                                -0.107     1.393
  clk (in)                                                                             0.004           0.002 &   1.395 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &   1.468 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   1.507 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/data_out_reg_2/clk (b15fqn003hn1n02x3)                          0.000   0.014   0.000   0.000 &   1.508 r
  clock reconvergence pessimism                                                                        0.000     1.508
  library recovery time                                                                               -0.028     1.479
  data required time                                                                                             1.479
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             1.479
  data arrival time                                                                                             -1.012
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.467


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/data_out_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                         -0.107    -0.107
  input external delay                                                                                 0.750     0.643 r
  rstn (in)                                                                            0.057           0.027 &   0.670 r
  rstn (net)                                                             13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                       0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                              0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                  2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                      0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                             0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                      0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                              0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                       0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                               0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                19 
  top/op_buf_3/data_out_reg_7/rb (b15fqn003hn1n02x3)                           0.000   0.132   0.000   0.002 &   1.011 r
  data arrival time                                                                                              1.011

  clock ideal_clock (rise edge)                                                        0.000           1.500     1.500
  clock source latency                                                                                -0.107     1.393
  clk (in)                                                                             0.004           0.002 &   1.395 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &   1.468 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   1.507 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/data_out_reg_7/clk (b15fqn003hn1n02x3)                          0.000   0.014   0.000   0.001 &   1.508 r
  clock reconvergence pessimism                                                                        0.000     1.508
  library recovery time                                                                               -0.028     1.480
  data required time                                                                                             1.480
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             1.480
  data arrival time                                                                                             -1.011
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.469


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/data_out_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                         -0.107    -0.107
  input external delay                                                                                 0.750     0.643 r
  rstn (in)                                                                            0.057           0.027 &   0.670 r
  rstn (net)                                                             13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                       0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                              0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                  2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                      0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                             0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                      0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                              0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                       0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                               0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                19 
  top/op_buf_3/data_out_reg_5/rb (b15fqn003hn1n02x3)                           0.000   0.132   0.000   0.001 &   1.010 r
  data arrival time                                                                                              1.010

  clock ideal_clock (rise edge)                                                        0.000           1.500     1.500
  clock source latency                                                                                -0.107     1.393
  clk (in)                                                                             0.004           0.002 &   1.395 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &   1.468 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   1.507 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/data_out_reg_5/clk (b15fqn003hn1n02x3)                          0.000   0.014   0.000   0.000 &   1.508 r
  clock reconvergence pessimism                                                                        0.000     1.508
  library recovery time                                                                               -0.028     1.480
  data required time                                                                                             1.480
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             1.480
  data arrival time                                                                                             -1.010
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.470


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/data_out_reg_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                         -0.107    -0.107
  input external delay                                                                                 0.750     0.643 r
  rstn (in)                                                                            0.057           0.027 &   0.670 r
  rstn (net)                                                             13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                       0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                              0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                  2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                      0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                             0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                      0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                              0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                       0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                               0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                19 
  top/op_buf_3/data_out_reg_4/rb (b15fqn003hn1n02x3)                           0.000   0.132   0.000   0.001 &   1.010 r
  data arrival time                                                                                              1.010

  clock ideal_clock (rise edge)                                                        0.000           1.500     1.500
  clock source latency                                                                                -0.107     1.393
  clk (in)                                                                             0.004           0.002 &   1.395 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &   1.468 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   1.507 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/data_out_reg_4/clk (b15fqn003hn1n02x3)                          0.000   0.014   0.000   0.000 &   1.508 r
  clock reconvergence pessimism                                                                        0.000     1.508
  library recovery time                                                                               -0.028     1.480
  data required time                                                                                             1.480
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             1.480
  data arrival time                                                                                             -1.010
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.470


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_3
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.107    -0.107
  input external delay                                                                                          0.750     0.643 r
  rstn (in)                                                                                     0.057           0.027 &   0.670 r
  rstn (net)                                                                      13 
  top/FE_OFC1_rstn/a (b15inv040an1n02x5)                                                0.000   0.060   0.000   0.010 &   0.680 r
  top/FE_OFC1_rstn/o1 (b15inv040an1n02x5)                                                       0.017           0.025 &   0.705 f
  top/FE_OFN2_rstn (net)                                                           1 
  top/FE_OFC13_rstn/a (b15inv040an1n05x5)                                               0.000   0.017   0.000   0.000 &   0.705 f
  top/FE_OFC13_rstn/o1 (b15inv040an1n05x5)                                                      0.041           0.035 &   0.740 r
  top/FE_OFN14_rstn (net)                                                         18 
  top/FE_OFC28_rstn/a (b15bfn000an1n05x5)                                               0.000   0.041   0.000   0.003 &   0.744 r
  top/FE_OFC28_rstn/o (b15bfn000an1n05x5)                                                       0.070           0.072 &   0.816 r
  top/FE_OFN86_rstn (net)                                                         19 
  top/FE_OFC29_rstn/a (b15bfn000an1n03x5)                                               0.000   0.070   0.000   0.002 &   0.818 r
  top/FE_OFC29_rstn/o (b15bfn000an1n03x5)                                                       0.112           0.100 &   0.918 r
  top/FE_OFN105_rstn (net)                                                        18 
  top/FE_OFC30_rstn/a (b15bfn000an1n03x5)                                               0.000   0.113   0.000   0.004 &   0.923 r
  top/FE_OFC30_rstn/o (b15bfn000an1n03x5)                                                       0.091           0.093 &   1.016 r
  top/FE_OFN9_n (net)                                                             13 
  top/m30/weight_reg_reg_3/rb (b15fqn003hn1n02x3)                                       0.000   0.091   0.000   0.003 &   1.019 r
  data arrival time                                                                                                       1.019

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.107     1.393
  clk (in)                                                                                      0.004           0.002 &   1.395 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &   1.451 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &   1.488 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.010 &   1.497 r
  clock reconvergence pessimism                                                                                 0.000     1.497
  library recovery time                                                                                        -0.008     1.489
  data required time                                                                                                      1.489
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.489
  data arrival time                                                                                                      -1.019
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.470


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_2
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.107    -0.107
  input external delay                                                                                          0.750     0.643 r
  rstn (in)                                                                                     0.057           0.027 &   0.670 r
  rstn (net)                                                                      13 
  top/FE_OFC1_rstn/a (b15inv040an1n02x5)                                                0.000   0.060   0.000   0.010 &   0.680 r
  top/FE_OFC1_rstn/o1 (b15inv040an1n02x5)                                                       0.017           0.025 &   0.705 f
  top/FE_OFN2_rstn (net)                                                           1 
  top/FE_OFC13_rstn/a (b15inv040an1n05x5)                                               0.000   0.017   0.000   0.000 &   0.705 f
  top/FE_OFC13_rstn/o1 (b15inv040an1n05x5)                                                      0.041           0.035 &   0.740 r
  top/FE_OFN14_rstn (net)                                                         18 
  top/FE_OFC28_rstn/a (b15bfn000an1n05x5)                                               0.000   0.041   0.000   0.003 &   0.744 r
  top/FE_OFC28_rstn/o (b15bfn000an1n05x5)                                                       0.070           0.072 &   0.816 r
  top/FE_OFN86_rstn (net)                                                         19 
  top/FE_OFC29_rstn/a (b15bfn000an1n03x5)                                               0.000   0.070   0.000   0.002 &   0.818 r
  top/FE_OFC29_rstn/o (b15bfn000an1n03x5)                                                       0.112           0.100 &   0.918 r
  top/FE_OFN105_rstn (net)                                                        18 
  top/FE_OFC30_rstn/a (b15bfn000an1n03x5)                                               0.000   0.113   0.000   0.004 &   0.923 r
  top/FE_OFC30_rstn/o (b15bfn000an1n03x5)                                                       0.091           0.093 &   1.016 r
  top/FE_OFN9_n (net)                                                             13 
  top/m30/weight_reg_reg_2/rb (b15fqn003hn1n02x3)                                       0.000   0.091   0.000   0.003 &   1.019 r
  data arrival time                                                                                                       1.019

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.107     1.393
  clk (in)                                                                                      0.004           0.002 &   1.395 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &   1.451 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &   1.488 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.010 &   1.497 r
  clock reconvergence pessimism                                                                                 0.000     1.497
  library recovery time                                                                                        -0.008     1.489
  data required time                                                                                                      1.489
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.489
  data arrival time                                                                                                      -1.019
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.470


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/data_out_reg_3
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                         -0.107    -0.107
  input external delay                                                                                 0.750     0.643 r
  rstn (in)                                                                            0.057           0.027 &   0.670 r
  rstn (net)                                                             13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                       0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                              0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                  2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                      0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                             0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                      0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                              0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                       0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                               0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                19 
  top/op_buf_3/data_out_reg_3/rb (b15fqn003hn1n02x3)                           0.000   0.132   0.000   0.001 &   1.010 r
  data arrival time                                                                                              1.010

  clock ideal_clock (rise edge)                                                        0.000           1.500     1.500
  clock source latency                                                                                -0.107     1.393
  clk (in)                                                                             0.004           0.002 &   1.395 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &   1.468 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   1.507 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/data_out_reg_3/clk (b15fqn003hn1n02x3)                          0.000   0.014   0.000   0.001 &   1.508 r
  clock reconvergence pessimism                                                                        0.000     1.508
  library recovery time                                                                               -0.028     1.480
  data required time                                                                                             1.480
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             1.480
  data arrival time                                                                                             -1.010
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.470


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/data_out_reg_1
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                         -0.107    -0.107
  input external delay                                                                                 0.750     0.643 r
  rstn (in)                                                                            0.057           0.027 &   0.670 r
  rstn (net)                                                             13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                       0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                              0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                  2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                      0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                             0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                      0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                              0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                       0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                               0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                19 
  top/op_buf_3/data_out_reg_1/rb (b15fqn003hn1n02x3)                           0.000   0.132   0.000   0.001 &   1.010 r
  data arrival time                                                                                              1.010

  clock ideal_clock (rise edge)                                                        0.000           1.500     1.500
  clock source latency                                                                                -0.107     1.393
  clk (in)                                                                             0.004           0.002 &   1.395 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &   1.468 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   1.507 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/data_out_reg_1/clk (b15fqn003hn1n02x3)                          0.000   0.014   0.000   0.001 &   1.508 r
  clock reconvergence pessimism                                                                        0.000     1.508
  library recovery time                                                                               -0.028     1.480
  data required time                                                                                             1.480
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             1.480
  data arrival time                                                                                             -1.010
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.470


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/in_reg_reg_2
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m30/in_reg_reg_2/rb (b15fqn003hn1n02x3)                                       0.000   0.134   0.000   0.003 &   1.010 r
  data arrival time                                                                                                   1.010

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m30/in_reg_reg_2/clk (b15fqn003hn1n02x3)                                      0.000   0.028   0.000   0.005 &   1.504 r
  clock reconvergence pessimism                                                                             0.000     1.504
  library recovery time                                                                                    -0.023     1.481
  data required time                                                                                                  1.481
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.481
  data arrival time                                                                                                  -1.010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.471


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/op_buf_3/data_out_reg_12
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                         -0.107    -0.107
  input external delay                                                                                 0.750     0.643 r
  rstn (in)                                                                            0.057           0.027 &   0.670 r
  rstn (net)                                                             13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                       0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                              0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                  2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                      0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                             0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                      0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                              0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                       0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                               0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                19 
  top/op_buf_3/data_out_reg_12/rb (b15fqn003hn1n02x3)                          0.000   0.132   0.000   0.001 &   1.009 r
  data arrival time                                                                                              1.009

  clock ideal_clock (rise edge)                                                        0.000           1.500     1.500
  clock source latency                                                                                -0.107     1.393
  clk (in)                                                                             0.004           0.002 &   1.395 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &   1.423 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &   1.453 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &   1.468 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   1.507 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/data_out_reg_12/clk (b15fqn003hn1n02x3)                         0.000   0.014   0.000   0.001 &   1.508 r
  clock reconvergence pessimism                                                                        0.000     1.508
  library recovery time                                                                               -0.028     1.480
  data required time                                                                                             1.480
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             1.480
  data arrival time                                                                                             -1.009
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.471


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/in_reg_reg_3
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m30/in_reg_reg_3/rb (b15fqn003hn1n02x3)                                       0.000   0.134   0.000   0.003 &   1.010 r
  data arrival time                                                                                                   1.010

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m30/in_reg_reg_3/clk (b15fqn003hn1n02x3)                                      0.000   0.028   0.000   0.005 &   1.505 r
  clock reconvergence pessimism                                                                             0.000     1.505
  library recovery time                                                                                    -0.023     1.481
  data required time                                                                                                  1.481
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.481
  data arrival time                                                                                                  -1.010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.471


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/in_reg_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m30/in_reg_reg_6/rb (b15fqn003hn1n02x3)                                       0.000   0.134   0.000   0.003 &   1.010 r
  data arrival time                                                                                                   1.010

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m30/in_reg_reg_6/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.007 &   1.506 r
  clock reconvergence pessimism                                                                             0.000     1.506
  library recovery time                                                                                    -0.023     1.483
  data required time                                                                                                  1.483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.483
  data arrival time                                                                                                  -1.010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.472


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/in_reg_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m30/in_reg_reg_5/rb (b15fqn003hn1n02x3)                                       0.000   0.134   0.000   0.003 &   1.010 r
  data arrival time                                                                                                   1.010

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m30/in_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.007 &   1.506 r
  clock reconvergence pessimism                                                                             0.000     1.506
  library recovery time                                                                                    -0.023     1.483
  data required time                                                                                                  1.483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.483
  data arrival time                                                                                                  -1.010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.473


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/in_reg_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m30/in_reg_reg_7/rb (b15fqn003hn1n02x3)                                       0.000   0.134   0.000   0.003 &   1.010 r
  data arrival time                                                                                                   1.010

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m30/in_reg_reg_7/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.007 &   1.506 r
  clock reconvergence pessimism                                                                             0.000     1.506
  library recovery time                                                                                    -0.023     1.483
  data required time                                                                                                  1.483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.483
  data arrival time                                                                                                  -1.010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.473


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: top/wt_buf_3/RC_CG_HIER_INST105/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock network delay (ideal)                                                                       -0.107    -0.107
  input external delay                                                                               0.750     0.643 r
  en (in)                                                                            0.029           0.013 &   0.656 r
  en (net)                                                              9 
  g24/a (b15and002an1n02x5)                                                  0.000   0.032   0.000   0.009 &   0.665 r
  g24/o (b15and002an1n02x5)                                                          0.016           0.036 &   0.701 r
  host2block_val_int (net)                                              2 
  top/g2171/b (b15nanb03an1n02x5)                                            0.000   0.016   0.000   0.000 &   0.701 r
  top/g2171/out0 (b15nanb03an1n02x5)                                                 0.076           0.067 &   0.769 f
  top/n_41 (net)                                                        3 
  top/g2169/a (b15inv040an1n02x5)                                            0.000   0.076   0.000   0.001 &   0.770 f
  top/g2169/o1 (b15inv040an1n02x5)                                                   0.036           0.058 &   0.827 r
  top/n_30 (net)                                                        4 
  top/wt_buf_3/g858/a (b15nonb02an1n02x3)                                    0.000   0.036   0.000   0.000 &   0.828 r
  top/wt_buf_3/g858/out0 (b15nonb02an1n02x3)                                         0.053           0.058 &   0.886 r
  top/wt_buf_3/n_26 (net)                                               5 
  top/wt_buf_3/g822/b (b15nano23an1n02x5)                                    0.000   0.053   0.000   0.000 &   0.886 r
  top/wt_buf_3/g822/out0 (b15nano23an1n02x5)                                         0.038           0.058 &   0.944 r
  top/wt_buf_3/n_27 (net)                                               1 
  top/wt_buf_3/RC_CG_HIER_INST105/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.038   0.000   0.000 &   0.945 r
  data arrival time                                                                                            0.945

  clock ideal_clock (rise edge)                                                      0.000           1.500     1.500
  clock source latency                                                                              -0.107     1.393
  clk (in)                                                                           0.004           0.002 &   1.395 r
  clk (net)                                                             1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                              0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                   0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                       4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                            0.000   0.015   0.000   0.002 &   1.416 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                 0.031           0.037 &   1.453 r
  top/CTS_10 (net)                                                     29 
  top/wt_buf_3/RC_CG_HIER_INST105/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.033   0.000   0.004 &   1.458 r
  clock reconvergence pessimism                                                                      0.000     1.458
  clock gating setup time                                                                           -0.040     1.418
  data required time                                                                                           1.418
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           1.418
  data arrival time                                                                                           -0.945
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.473


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m20/in_reg_reg_0
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m20/in_reg_reg_0/rb (b15fqn003hn1n04x3)                                       0.000   0.134   0.000   0.001 &   1.008 r
  data arrival time                                                                                                   1.008

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.017   0.000   0.003 &   1.449 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &   1.482 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m20/in_reg_reg_0/clk (b15fqn003hn1n04x3)                                      0.000   0.030   0.000   0.014 &   1.496 r
  clock reconvergence pessimism                                                                             0.000     1.496
  library recovery time                                                                                    -0.014     1.482
  data required time                                                                                                  1.482
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.482
  data arrival time                                                                                                  -1.008
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.474


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m20/in_reg_reg_2
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m20/in_reg_reg_2/rb (b15fqn003hn1n04x3)                                       0.000   0.134   0.000   0.000 &   1.008 r
  data arrival time                                                                                                   1.008

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.017   0.000   0.003 &   1.449 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &   1.482 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m20/in_reg_reg_2/clk (b15fqn003hn1n04x3)                                      0.000   0.030   0.000   0.014 &   1.496 r
  clock reconvergence pessimism                                                                             0.000     1.496
  library recovery time                                                                                    -0.014     1.482
  data required time                                                                                                  1.482
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.482
  data arrival time                                                                                                  -1.008
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.474


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m20/out_reg_reg_11
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m20/out_reg_reg_11/rb (b15fqn003hn1n02x3)                                     0.000   0.134   0.000   0.002 &   1.009 r
  data arrival time                                                                                                   1.009

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m20/out_reg_reg_11/clk (b15fqn003hn1n02x3)                                    0.000   0.029   0.000   0.008 &   1.507 r
  clock reconvergence pessimism                                                                             0.000     1.507
  library recovery time                                                                                    -0.023     1.484
  data required time                                                                                                  1.484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.484
  data arrival time                                                                                                  -1.009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.474


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m20/out_reg_reg_12
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m20/out_reg_reg_12/rb (b15fqn003hn1n02x3)                                     0.000   0.134   0.000   0.002 &   1.009 r
  data arrival time                                                                                                   1.009

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m20/out_reg_reg_12/clk (b15fqn003hn1n02x3)                                    0.000   0.029   0.000   0.008 &   1.507 r
  clock reconvergence pessimism                                                                             0.000     1.507
  library recovery time                                                                                    -0.023     1.484
  data required time                                                                                                  1.484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.484
  data arrival time                                                                                                  -1.009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.474


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m20/out_reg_reg_13
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m20/out_reg_reg_13/rb (b15fqn003hn1n02x3)                                     0.000   0.134   0.000   0.002 &   1.010 r
  data arrival time                                                                                                   1.010

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m20/out_reg_reg_13/clk (b15fqn003hn1n02x3)                                    0.000   0.029   0.000   0.008 &   1.507 r
  clock reconvergence pessimism                                                                             0.000     1.507
  library recovery time                                                                                    -0.023     1.484
  data required time                                                                                                  1.484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.484
  data arrival time                                                                                                  -1.010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.475


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m20/out_reg_reg_1
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m20/out_reg_reg_1/rb (b15fqn003hn1n02x3)                                      0.000   0.134   0.000   0.002 &   1.010 r
  data arrival time                                                                                                   1.010

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m20/out_reg_reg_1/clk (b15fqn003hn1n02x3)                                     0.000   0.029   0.000   0.008 &   1.507 r
  clock reconvergence pessimism                                                                             0.000     1.507
  library recovery time                                                                                    -0.023     1.484
  data required time                                                                                                  1.484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.484
  data arrival time                                                                                                  -1.010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.475


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m20/out_reg_reg_0
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC0_rstn/a (b15inv040an1n02x5)                                            0.000   0.060   0.000   0.012 &   0.682 r
  top/FE_OFC0_rstn/o1 (b15inv040an1n02x5)                                                   0.027           0.041 &   0.723 f
  top/FE_OFN1_rstn (net)                                                       4 
  top/FE_OFC198_rstn/a (b15inv040an1n03x5)                                          0.000   0.027   0.000   0.000 &   0.723 f
  top/FE_OFC198_rstn/o1 (b15inv040an1n03x5)                                                 0.043           0.044 &   0.767 r
  top/FE_OFN11_rstn (net)                                                      8 
  top/FE_OFC19_rstn/a (b15bfn000an1n03x5)                                           0.000   0.044   0.000   0.003 &   0.770 r
  top/FE_OFC19_rstn/o (b15bfn000an1n03x5)                                                   0.132           0.112 &   0.881 r
  top/FE_OFN35_rstn (net)                                                     20 
  top/FE_OFC23_rstn/a (b15bfn000an1n03x5)                                           0.000   0.133   0.000   0.003 &   0.884 r
  top/FE_OFC23_rstn/o (b15bfn000an1n03x5)                                                   0.134           0.123 &   1.007 r
  top/FE_OFN32_rstn (net)                                                     20 
  top/m20/out_reg_reg_0/rb (b15fqn003hn1n02x3)                                      0.000   0.134   0.000   0.002 &   1.010 r
  data arrival time                                                                                                   1.010

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m20/out_reg_reg_0/clk (b15fqn003hn1n02x3)                                     0.000   0.029   0.000   0.008 &   1.507 r
  clock reconvergence pessimism                                                                             0.000     1.507
  library recovery time                                                                                    -0.023     1.484
  data required time                                                                                                  1.484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.484
  data arrival time                                                                                                  -1.010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.475


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m32/out_reg_reg_1
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                            0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                                   0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                       2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                           0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                                  0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                     19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                           0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                                   0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                     20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                            0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                                    0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                     19 
  top/m32/out_reg_reg_1/rb (b15fqn003hn1n02x3)                                      0.000   0.132   0.000   0.004 &   1.012 r
  data arrival time                                                                                                   1.012

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m32/out_reg_reg_1/clk (b15fqn003hn1n02x3)                                     0.000   0.030   0.000   0.011 &   1.510 r
  clock reconvergence pessimism                                                                             0.000     1.510
  library recovery time                                                                                    -0.022     1.489
  data required time                                                                                                  1.489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.489
  data arrival time                                                                                                  -1.012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.476


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m32/out_reg_reg_14
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                            0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                                   0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                       2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                           0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                                  0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                     19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                           0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                                   0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                     20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                            0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                                    0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                     19 
  top/m32/out_reg_reg_14/rb (b15fqn003hn1n02x3)                                     0.000   0.132   0.000   0.003 &   1.012 r
  data arrival time                                                                                                   1.012

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m32/out_reg_reg_14/clk (b15fqn003hn1n02x3)                                    0.000   0.030   0.000   0.012 &   1.511 r
  clock reconvergence pessimism                                                                             0.000     1.511
  library recovery time                                                                                    -0.022     1.489
  data required time                                                                                                  1.489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.489
  data arrival time                                                                                                  -1.012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.477


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m32/out_reg_reg_9
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                            0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                                   0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                       2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                           0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                                  0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                     19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                           0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                                   0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                     20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                            0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                                    0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                     19 
  top/m32/out_reg_reg_9/rb (b15fqn003hn1n02x3)                                      0.000   0.132   0.000   0.003 &   1.012 r
  data arrival time                                                                                                   1.012

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m32/out_reg_reg_9/clk (b15fqn003hn1n02x3)                                     0.000   0.030   0.000   0.012 &   1.511 r
  clock reconvergence pessimism                                                                             0.000     1.511
  library recovery time                                                                                    -0.022     1.489
  data required time                                                                                                  1.489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.489
  data arrival time                                                                                                  -1.012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.477


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_9
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_9/rb (b15fqn003hn1n02x3)                                    0.000   0.135   0.000   0.007 &   1.017 r
  data arrival time                                                                                                 1.017

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_9/clk (b15fqn003hn1n02x3)                                   0.000   0.047   0.000   0.022 &   1.511 r
  clock reconvergence pessimism                                                                           0.000     1.511
  library recovery time                                                                                  -0.017     1.494
  data required time                                                                                                1.494
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.494
  data arrival time                                                                                                -1.017
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.477


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_11
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_11/rb (b15fqn003hn1n02x3)                                   0.000   0.135   0.000   0.007 &   1.017 r
  data arrival time                                                                                                 1.017

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_11/clk (b15fqn003hn1n02x3)                                  0.000   0.047   0.000   0.022 &   1.511 r
  clock reconvergence pessimism                                                                           0.000     1.511
  library recovery time                                                                                  -0.017     1.494
  data required time                                                                                                1.494
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.494
  data arrival time                                                                                                -1.017
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.477


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_12
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_12/rb (b15fqn003hn1n02x3)                                   0.000   0.135   0.000   0.007 &   1.017 r
  data arrival time                                                                                                 1.017

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_12/clk (b15fqn003hn1n02x3)                                  0.000   0.047   0.000   0.022 &   1.511 r
  clock reconvergence pessimism                                                                           0.000     1.511
  library recovery time                                                                                  -0.017     1.494
  data required time                                                                                                1.494
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.494
  data arrival time                                                                                                -1.017
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.477


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_13
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_13/rb (b15fqn003hn1n02x3)                                   0.000   0.135   0.000   0.007 &   1.017 r
  data arrival time                                                                                                 1.017

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_13/clk (b15fqn003hn1n02x3)                                  0.000   0.047   0.000   0.022 &   1.511 r
  clock reconvergence pessimism                                                                           0.000     1.511
  library recovery time                                                                                  -0.017     1.494
  data required time                                                                                                1.494
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.494
  data arrival time                                                                                                -1.017
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.477


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/wt_buf_1/RC_CG_HIER_INST93/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                      -0.107    -0.107
  input external delay                                                                              0.750     0.643 r
  rstn (in)                                                                         0.057           0.027 &   0.670 r
  rstn (net)                                                          13 
  top/FE_OFC4_rstn/a (b15inv040an1n02x5)                                    0.000   0.059   0.000   0.004 &   0.674 r
  top/FE_OFC4_rstn/o1 (b15inv040an1n02x5)                                           0.018           0.026 &   0.700 f
  top/FE_OFN5_rstn (net)                                               1 
  top/FE_OFC194_rstn/a (b15inv040an1n05x5)                                  0.000   0.018   0.000   0.000 &   0.700 f
  top/FE_OFC194_rstn/o1 (b15inv040an1n05x5)                                         0.028           0.029 &   0.729 r
  top/FE_OFN21_rstn (net)                                             12 
  top/FE_OFC195_rstn/a (b15bfn000an1n03x5)                                  0.000   0.028   0.000   0.002 &   0.730 r
  top/FE_OFC195_rstn/o (b15bfn000an1n03x5)                                          0.113           0.094 &   0.825 r
  top/FE_OFN43_rstn (net)                                             19 
  top/FE_OFC160_rstn/a (b15bfn000an1n05x5)                                  0.000   0.113   0.000   0.004 &   0.828 r
  top/FE_OFC160_rstn/o (b15bfn000an1n05x5)                                          0.054           0.072 &   0.900 r
  top/FE_OFN78_rstn (net)                                             13 
  top/wt_buf_1/g620/a (b15nano23an1n02x5)                                   0.000   0.055   0.000   0.003 &   0.903 r
  top/wt_buf_1/g620/out0 (b15nano23an1n02x5)                                        0.024           0.047 &   0.950 r
  top/wt_buf_1/n_30 (net)                                              1 
  top/wt_buf_1/RC_CG_HIER_INST93/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.024   0.000   0.000 &   0.950 r
  data arrival time                                                                                           0.950

  clock ideal_clock (rise edge)                                                     0.000           1.500     1.500
  clock source latency                                                                             -0.107     1.393
  clk (in)                                                                          0.004           0.002 &   1.395 r
  clk (net)                                                            1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                             0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                  0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                      4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                           0.000   0.015   0.000   0.002 &   1.416 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                0.031           0.037 &   1.453 r
  top/CTS_10 (net)                                                    29 
  top/wt_buf_1/RC_CG_HIER_INST93/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.034   0.000   0.009 &   1.463 r
  clock reconvergence pessimism                                                                     0.000     1.463
  clock gating setup time                                                                          -0.035     1.428
  data required time                                                                                          1.428
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          1.428
  data arrival time                                                                                          -0.950
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.477


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_10
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_10/rb (b15fqn003hn1n02x3)                                   0.000   0.135   0.000   0.007 &   1.017 r
  data arrival time                                                                                                 1.017

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_10/clk (b15fqn003hn1n02x3)                                  0.000   0.047   0.000   0.022 &   1.511 r
  clock reconvergence pessimism                                                                           0.000     1.511
  library recovery time                                                                                  -0.017     1.494
  data required time                                                                                                1.494
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.494
  data arrival time                                                                                                -1.017
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.477


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_7/rb (b15fqn003hn1n02x3)                                    0.000   0.135   0.000   0.007 &   1.016 r
  data arrival time                                                                                                 1.016

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_7/clk (b15fqn003hn1n02x3)                                   0.000   0.047   0.000   0.022 &   1.510 r
  clock reconvergence pessimism                                                                           0.000     1.510
  library recovery time                                                                                  -0.017     1.494
  data required time                                                                                                1.494
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.494
  data arrival time                                                                                                -1.016
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.477


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_8
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_8/rb (b15fqn003hn1n02x3)                                    0.000   0.135   0.000   0.007 &   1.016 r
  data arrival time                                                                                                 1.016

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_8/clk (b15fqn003hn1n02x3)                                   0.000   0.047   0.000   0.022 &   1.511 r
  clock reconvergence pessimism                                                                           0.000     1.511
  library recovery time                                                                                  -0.017     1.494
  data required time                                                                                                1.494
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.494
  data arrival time                                                                                                -1.016
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.477


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_0
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.107    -0.107
  input external delay                                                                                          0.750     0.643 r
  rstn (in)                                                                                     0.057           0.027 &   0.670 r
  rstn (net)                                                                      13 
  top/FE_OFC1_rstn/a (b15inv040an1n02x5)                                                0.000   0.060   0.000   0.010 &   0.680 r
  top/FE_OFC1_rstn/o1 (b15inv040an1n02x5)                                                       0.017           0.025 &   0.705 f
  top/FE_OFN2_rstn (net)                                                           1 
  top/FE_OFC13_rstn/a (b15inv040an1n05x5)                                               0.000   0.017   0.000   0.000 &   0.705 f
  top/FE_OFC13_rstn/o1 (b15inv040an1n05x5)                                                      0.041           0.035 &   0.740 r
  top/FE_OFN14_rstn (net)                                                         18 
  top/FE_OFC28_rstn/a (b15bfn000an1n05x5)                                               0.000   0.041   0.000   0.003 &   0.744 r
  top/FE_OFC28_rstn/o (b15bfn000an1n05x5)                                                       0.070           0.072 &   0.816 r
  top/FE_OFN86_rstn (net)                                                         19 
  top/FE_OFC29_rstn/a (b15bfn000an1n03x5)                                               0.000   0.070   0.000   0.002 &   0.818 r
  top/FE_OFC29_rstn/o (b15bfn000an1n03x5)                                                       0.112           0.100 &   0.918 r
  top/FE_OFN105_rstn (net)                                                        18 
  top/FE_OFC30_rstn/a (b15bfn000an1n03x5)                                               0.000   0.113   0.000   0.004 &   0.923 r
  top/FE_OFC30_rstn/o (b15bfn000an1n03x5)                                                       0.091           0.093 &   1.016 r
  top/FE_OFN9_n (net)                                                             13 
  top/m30/weight_reg_reg_0/rb (b15fqn003hn1n04x3)                                       0.000   0.091   0.000   0.003 &   1.019 r
  data arrival time                                                                                                       1.019

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.107     1.393
  clk (in)                                                                                      0.004           0.002 &   1.395 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &   1.451 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &   1.488 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_0/clk (b15fqn003hn1n04x3)                                      0.000   0.030   0.000   0.010 &   1.497 r
  clock reconvergence pessimism                                                                                 0.000     1.497
  library recovery time                                                                                        -0.000     1.497
  data required time                                                                                                      1.497
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.497
  data arrival time                                                                                                      -1.019
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.478


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m32/out_reg_reg_8
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                            0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                                   0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                       2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                           0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                                  0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                     19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                           0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                                   0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                     20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                            0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                                    0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                     19 
  top/m32/out_reg_reg_8/rb (b15fqn003hn1n02x3)                                      0.000   0.132   0.000   0.003 &   1.012 r
  data arrival time                                                                                                   1.012

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m32/out_reg_reg_8/clk (b15fqn003hn1n02x3)                                     0.000   0.030   0.000   0.012 &   1.511 r
  clock reconvergence pessimism                                                                             0.000     1.511
  library recovery time                                                                                    -0.022     1.489
  data required time                                                                                                  1.489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.489
  data arrival time                                                                                                  -1.012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.478


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m32/out_reg_reg_10
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                            0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                                   0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                       2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                           0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                                  0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                     19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                           0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                                   0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                     20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                            0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                                    0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                     19 
  top/m32/out_reg_reg_10/rb (b15fqn003hn1n02x3)                                     0.000   0.132   0.000   0.003 &   1.011 r
  data arrival time                                                                                                   1.011

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m32/out_reg_reg_10/clk (b15fqn003hn1n02x3)                                    0.000   0.030   0.000   0.012 &   1.511 r
  clock reconvergence pessimism                                                                             0.000     1.511
  library recovery time                                                                                    -0.022     1.489
  data required time                                                                                                  1.489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.489
  data arrival time                                                                                                  -1.011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.478


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m32/out_reg_reg_15
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                            0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                                   0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                       2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                           0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                                  0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                     19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                           0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                                   0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                     20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                            0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                                    0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                     19 
  top/m32/out_reg_reg_15/rb (b15fqn003hn1n02x3)                                     0.000   0.132   0.000   0.003 &   1.011 r
  data arrival time                                                                                                   1.011

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m32/out_reg_reg_15/clk (b15fqn003hn1n02x3)                                    0.000   0.030   0.000   0.012 &   1.511 r
  clock reconvergence pessimism                                                                             0.000     1.511
  library recovery time                                                                                    -0.022     1.489
  data required time                                                                                                  1.489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.489
  data arrival time                                                                                                  -1.011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.478


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_14
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_14/rb (b15fqn003hn1n02x3)                                   0.000   0.135   0.000   0.006 &   1.016 r
  data arrival time                                                                                                 1.016

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_14/clk (b15fqn003hn1n02x3)                                  0.000   0.047   0.000   0.022 &   1.510 r
  clock reconvergence pessimism                                                                           0.000     1.510
  library recovery time                                                                                  -0.017     1.494
  data required time                                                                                                1.494
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.494
  data arrival time                                                                                                -1.016
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.478


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_1
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.107    -0.107
  input external delay                                                                                          0.750     0.643 r
  rstn (in)                                                                                     0.057           0.027 &   0.670 r
  rstn (net)                                                                      13 
  top/FE_OFC1_rstn/a (b15inv040an1n02x5)                                                0.000   0.060   0.000   0.010 &   0.680 r
  top/FE_OFC1_rstn/o1 (b15inv040an1n02x5)                                                       0.017           0.025 &   0.705 f
  top/FE_OFN2_rstn (net)                                                           1 
  top/FE_OFC13_rstn/a (b15inv040an1n05x5)                                               0.000   0.017   0.000   0.000 &   0.705 f
  top/FE_OFC13_rstn/o1 (b15inv040an1n05x5)                                                      0.041           0.035 &   0.740 r
  top/FE_OFN14_rstn (net)                                                         18 
  top/FE_OFC28_rstn/a (b15bfn000an1n05x5)                                               0.000   0.041   0.000   0.003 &   0.744 r
  top/FE_OFC28_rstn/o (b15bfn000an1n05x5)                                                       0.070           0.072 &   0.816 r
  top/FE_OFN86_rstn (net)                                                         19 
  top/FE_OFC29_rstn/a (b15bfn000an1n03x5)                                               0.000   0.070   0.000   0.002 &   0.818 r
  top/FE_OFC29_rstn/o (b15bfn000an1n03x5)                                                       0.112           0.100 &   0.918 r
  top/FE_OFN105_rstn (net)                                                        18 
  top/FE_OFC30_rstn/a (b15bfn000an1n03x5)                                               0.000   0.113   0.000   0.004 &   0.923 r
  top/FE_OFC30_rstn/o (b15bfn000an1n03x5)                                                       0.091           0.093 &   1.016 r
  top/FE_OFN9_n (net)                                                             13 
  top/m30/weight_reg_reg_1/rb (b15fqn003hn1n04x3)                                       0.000   0.091   0.000   0.003 &   1.019 r
  data arrival time                                                                                                       1.019

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.107     1.393
  clk (in)                                                                                      0.004           0.002 &   1.395 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &   1.451 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &   1.488 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_1/clk (b15fqn003hn1n04x3)                                      0.000   0.030   0.000   0.010 &   1.497 r
  clock reconvergence pessimism                                                                                 0.000     1.497
  library recovery time                                                                                        -0.000     1.497
  data required time                                                                                                      1.497
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.497
  data arrival time                                                                                                      -1.019
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.478


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m32/out_reg_reg_13
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                            0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                                   0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                       2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                           0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                                  0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                     19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                           0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                                   0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                     20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                            0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                                    0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                     19 
  top/m32/out_reg_reg_13/rb (b15fqn003hn1n02x3)                                     0.000   0.132   0.000   0.003 &   1.011 r
  data arrival time                                                                                                   1.011

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m32/out_reg_reg_13/clk (b15fqn003hn1n02x3)                                    0.000   0.030   0.000   0.012 &   1.511 r
  clock reconvergence pessimism                                                                             0.000     1.511
  library recovery time                                                                                    -0.022     1.489
  data required time                                                                                                  1.489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.489
  data arrival time                                                                                                  -1.011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.478


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m32/out_reg_reg_12
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock network delay (ideal)                                                                              -0.107    -0.107
  input external delay                                                                                      0.750     0.643 r
  rstn (in)                                                                                 0.057           0.027 &   0.670 r
  rstn (net)                                                                  13 
  top/FE_OFC3_rstn/a (b15inv040an1n03x5)                                            0.000   0.061   0.000   0.015 &   0.685 r
  top/FE_OFC3_rstn/o1 (b15inv040an1n03x5)                                                   0.016           0.022 &   0.707 f
  top/FE_OFN4_rstn (net)                                                       2 
  top/FE_OFC18_rstn/a (b15inv040an1n03x5)                                           0.000   0.016   0.000   0.000 &   0.707 f
  top/FE_OFC18_rstn/o1 (b15inv040an1n03x5)                                                  0.108           0.074 &   0.781 r
  top/FE_OFN19_rstn (net)                                                     19 
  top/FE_OFC15_rstn/a (b15bfn000an1n05x5)                                           0.000   0.110   0.000   0.011 &   0.793 r
  top/FE_OFC15_rstn/o (b15bfn000an1n05x5)                                                   0.087           0.090 &   0.882 r
  top/FE_OFN41_rstn (net)                                                     20 
  top/FE_OFC9_rstn/a (b15bfn000an1n03x5)                                            0.000   0.089   0.000   0.008 &   0.891 r
  top/FE_OFC9_rstn/o (b15bfn000an1n03x5)                                                    0.132           0.118 &   1.009 r
  top/FE_OFN93_rstn (net)                                                     19 
  top/m32/out_reg_reg_12/rb (b15fqn003hn1n02x3)                                     0.000   0.132   0.000   0.003 &   1.011 r
  data arrival time                                                                                                   1.011

  clock ideal_clock (rise edge)                                                             0.000           1.500     1.500
  clock source latency                                                                                     -0.107     1.393
  clk (in)                                                                                  0.004           0.002 &   1.395 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &   1.459 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &   1.499 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m32/out_reg_reg_12/clk (b15fqn003hn1n02x3)                                    0.000   0.030   0.000   0.012 &   1.511 r
  clock reconvergence pessimism                                                                             0.000     1.511
  library recovery time                                                                                    -0.022     1.489
  data required time                                                                                                  1.489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.489
  data arrival time                                                                                                  -1.011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.478


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_6/rb (b15fqn003hn1n02x3)                                    0.000   0.135   0.000   0.006 &   1.016 r
  data arrival time                                                                                                 1.016

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_6/clk (b15fqn003hn1n02x3)                                   0.000   0.047   0.000   0.022 &   1.510 r
  clock reconvergence pessimism                                                                           0.000     1.510
  library recovery time                                                                                  -0.017     1.494
  data required time                                                                                                1.494
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.494
  data arrival time                                                                                                -1.016
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.478


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_5/rb (b15fqn003hn1n02x3)                                    0.000   0.135   0.000   0.006 &   1.015 r
  data arrival time                                                                                                 1.015

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_5/clk (b15fqn003hn1n02x3)                                   0.000   0.047   0.000   0.021 &   1.510 r
  clock reconvergence pessimism                                                                           0.000     1.510
  library recovery time                                                                                  -0.017     1.493
  data required time                                                                                                1.493
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.493
  data arrival time                                                                                                -1.015
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.478


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_15
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_15/rb (b15fqn003hn1n02x3)                                   0.000   0.135   0.000   0.006 &   1.015 r
  data arrival time                                                                                                 1.015

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_15/clk (b15fqn003hn1n02x3)                                  0.000   0.047   0.000   0.021 &   1.510 r
  clock reconvergence pessimism                                                                           0.000     1.510
  library recovery time                                                                                  -0.017     1.493
  data required time                                                                                                1.493
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.493
  data arrival time                                                                                                -1.015
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.478


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_4/rb (b15fqn003hn1n02x3)                                    0.000   0.135   0.000   0.005 &   1.015 r
  data arrival time                                                                                                 1.015

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_4/clk (b15fqn003hn1n02x3)                                   0.000   0.047   0.000   0.021 &   1.510 r
  clock reconvergence pessimism                                                                           0.000     1.510
  library recovery time                                                                                  -0.017     1.493
  data required time                                                                                                1.493
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.493
  data arrival time                                                                                                -1.015
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.478


  Startpoint: en (input port clocked by ideal_clock)
  Endpoint: top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                      -0.107    -0.107
  input external delay                                                                              0.750     0.643 r
  en (in)                                                                           0.029           0.013 &   0.656 r
  en (net)                                                             9 
  g24/a (b15and002an1n02x5)                                                 0.000   0.032   0.000   0.009 &   0.665 r
  g24/o (b15and002an1n02x5)                                                         0.016           0.036 &   0.701 r
  host2block_val_int (net)                                             2 
  top/g2171/b (b15nanb03an1n02x5)                                           0.000   0.016   0.000   0.000 &   0.701 r
  top/g2171/out0 (b15nanb03an1n02x5)                                                0.076           0.067 &   0.769 f
  top/n_41 (net)                                                       3 
  top/g2169/a (b15inv040an1n02x5)                                           0.000   0.076   0.000   0.001 &   0.770 f
  top/g2169/o1 (b15inv040an1n02x5)                                                  0.036           0.058 &   0.827 r
  top/n_30 (net)                                                       4 
  top/wt_buf_2/g659/a (b15nonb02an1n02x3)                                   0.000   0.036   0.000   0.000 &   0.828 r
  top/wt_buf_2/g659/out0 (b15nonb02an1n02x3)                                        0.052           0.058 &   0.885 r
  top/wt_buf_2/n_29 (net)                                              5 
  top/wt_buf_2/g620/b (b15nano23an1n02x5)                                   0.000   0.052   0.000   0.000 &   0.885 r
  top/wt_buf_2/g620/out0 (b15nano23an1n02x5)                                        0.034           0.055 &   0.940 r
  top/wt_buf_2/n_30 (net)                                              1 
  top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.034   0.000   0.000 &   0.940 r
  data arrival time                                                                                           0.940

  clock ideal_clock (rise edge)                                                     0.000           1.500     1.500
  clock source latency                                                                             -0.107     1.393
  clk (in)                                                                          0.004           0.002 &   1.395 r
  clk (net)                                                            1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                             0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                  0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                      4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                           0.000   0.015   0.000   0.002 &   1.416 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                0.031           0.037 &   1.453 r
  top/CTS_10 (net)                                                    29 
  top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.033   0.000   0.004 &   1.457 r
  clock reconvergence pessimism                                                                     0.000     1.457
  clock gating setup time                                                                          -0.038     1.419
  data required time                                                                                          1.419
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          1.419
  data arrival time                                                                                          -0.940
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.479


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m22/weight_reg_reg_3
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock network delay (ideal)                                                                                -0.107    -0.107
  input external delay                                                                                        0.750     0.643 r
  rstn (in)                                                                                   0.057           0.027 &   0.670 r
  rstn (net)                                                                    13 
  top/FE_OFC107_rstn/a (b15bfn000an1n04x5)                                            0.000   0.060   0.000   0.013 &   0.683 r
  top/FE_OFC107_rstn/o (b15bfn000an1n04x5)                                                    0.074           0.077 &   0.760 r
  top/FE_OFN108_rstn (net)                                                      14 
  top/FE_OFC193_rstn/a (b15bfn000an1n05x5)                                            0.000   0.074   0.000   0.002 &   0.761 r
  top/FE_OFC193_rstn/o (b15bfn000an1n05x5)                                                    0.077           0.080 &   0.841 r
  top/FE_OFN9_rstn (net)                                                        18 
  top/FE_OFC184_rstn/a (b15bfn000an1n06x5)                                            0.000   0.078   0.000   0.005 &   0.847 r
  top/FE_OFC184_rstn/o (b15bfn000an1n06x5)                                                    0.063           0.076 &   0.923 r
  top/FE_OFN46_rstn (net)                                                       19 
  top/FE_OFC142_rstn/a (b15bfn000an1n05x5)                                            0.000   0.064   0.000   0.002 &   0.924 r
  top/FE_OFC142_rstn/o (b15bfn000an1n05x5)                                                    0.086           0.083 &   1.007 r
  top/FE_OFN80_rstn (net)                                                       20 
  top/m22/weight_reg_reg_3/rb (b15fqn003hn1n02x3)                                     0.000   0.087   0.000   0.007 &   1.014 r
  data arrival time                                                                                                     1.014

  clock ideal_clock (rise edge)                                                               0.000           1.500     1.500
  clock source latency                                                                                       -0.107     1.393
  clk (in)                                                                                    0.004           0.002 &   1.395 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &   1.453 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &   1.485 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.014 &   1.499 r
  clock reconvergence pessimism                                                                               0.000     1.499
  library recovery time                                                                                      -0.006     1.492
  data required time                                                                                                    1.492
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    1.492
  data arrival time                                                                                                    -1.014
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.479


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_3
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_3/rb (b15fqn003hn1n02x3)                                    0.000   0.135   0.000   0.005 &   1.014 r
  data arrival time                                                                                                 1.014

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_3/clk (b15fqn003hn1n02x3)                                   0.000   0.047   0.000   0.021 &   1.510 r
  clock reconvergence pessimism                                                                           0.000     1.510
  library recovery time                                                                                  -0.017     1.493
  data required time                                                                                                1.493
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.493
  data arrival time                                                                                                -1.014
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.479


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_0
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_0/rb (b15fqn003hn1n02x3)                                    0.000   0.134   0.000   0.004 &   1.014 r
  data arrival time                                                                                                 1.014

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_0/clk (b15fqn003hn1n02x3)                                   0.000   0.047   0.000   0.021 &   1.509 r
  clock reconvergence pessimism                                                                           0.000     1.509
  library recovery time                                                                                  -0.017     1.493
  data required time                                                                                                1.493
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.493
  data arrival time                                                                                                -1.014
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.479


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_1
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_1/rb (b15fqn003hn1n02x3)                                    0.000   0.134   0.000   0.004 &   1.013 r
  data arrival time                                                                                                 1.013

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_1/clk (b15fqn003hn1n02x3)                                   0.000   0.047   0.000   0.020 &   1.509 r
  clock reconvergence pessimism                                                                           0.000     1.509
  library recovery time                                                                                  -0.017     1.493
  data required time                                                                                                1.493
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.493
  data arrival time                                                                                                -1.013
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.479


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m22/weight_reg_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock network delay (ideal)                                                                                -0.107    -0.107
  input external delay                                                                                        0.750     0.643 r
  rstn (in)                                                                                   0.057           0.027 &   0.670 r
  rstn (net)                                                                    13 
  top/FE_OFC107_rstn/a (b15bfn000an1n04x5)                                            0.000   0.060   0.000   0.013 &   0.683 r
  top/FE_OFC107_rstn/o (b15bfn000an1n04x5)                                                    0.074           0.077 &   0.760 r
  top/FE_OFN108_rstn (net)                                                      14 
  top/FE_OFC193_rstn/a (b15bfn000an1n05x5)                                            0.000   0.074   0.000   0.002 &   0.761 r
  top/FE_OFC193_rstn/o (b15bfn000an1n05x5)                                                    0.077           0.080 &   0.841 r
  top/FE_OFN9_rstn (net)                                                        18 
  top/FE_OFC184_rstn/a (b15bfn000an1n06x5)                                            0.000   0.078   0.000   0.005 &   0.847 r
  top/FE_OFC184_rstn/o (b15bfn000an1n06x5)                                                    0.063           0.076 &   0.923 r
  top/FE_OFN46_rstn (net)                                                       19 
  top/FE_OFC142_rstn/a (b15bfn000an1n05x5)                                            0.000   0.064   0.000   0.002 &   0.924 r
  top/FE_OFC142_rstn/o (b15bfn000an1n05x5)                                                    0.086           0.083 &   1.007 r
  top/FE_OFN80_rstn (net)                                                       20 
  top/m22/weight_reg_reg_6/rb (b15fqn003hn1n02x3)                                     0.000   0.087   0.000   0.006 &   1.013 r
  data arrival time                                                                                                     1.013

  clock ideal_clock (rise edge)                                                               0.000           1.500     1.500
  clock source latency                                                                                       -0.107     1.393
  clk (in)                                                                                    0.004           0.002 &   1.395 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &   1.453 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &   1.485 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.014 &   1.499 r
  clock reconvergence pessimism                                                                               0.000     1.499
  library recovery time                                                                                      -0.006     1.493
  data required time                                                                                                    1.493
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    1.493
  data arrival time                                                                                                    -1.013
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.480


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m33/out_reg_reg_2
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                    Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                           0.000           0.000     0.000
  clock network delay (ideal)                                                                            -0.107    -0.107
  input external delay                                                                                    0.750     0.643 r
  rstn (in)                                                                               0.057           0.027 &   0.670 r
  rstn (net)                                                                13 
  top/FE_OFC2_rstn/a (b15inv000an1n02x5)                                          0.000   0.060   0.000   0.014 &   0.684 r
  top/FE_OFC2_rstn/o1 (b15inv000an1n02x5)                                                 0.018           0.026 &   0.710 f
  top/FE_OFN3_rstn (net)                                                     2 
  top/FE_OFC33_rstn/a (b15inv040an1n03x5)                                         0.000   0.018   0.000   0.000 &   0.710 f
  top/FE_OFC33_rstn/o1 (b15inv040an1n03x5)                                                0.078           0.061 &   0.771 r
  top/FE_OFN17_rstn (net)                                                   15 
  top/FE_OFC36_rstn/a (b15bfn000an1n03x5)                                         0.000   0.079   0.000   0.004 &   0.775 r
  top/FE_OFC36_rstn/o (b15bfn000an1n03x5)                                                 0.126           0.112 &   0.887 r
  top/FE_OFN51_rstn (net)                                                   19 
  top/FE_OFC158_rstn/a (b15bfn000an1n03x5)                                        0.000   0.127   0.000   0.003 &   0.890 r
  top/FE_OFC158_rstn/o (b15bfn000an1n03x5)                                                0.134           0.119 &   1.010 r
  top/FE_OFN121_n (net)                                                     20 
  top/m33/out_reg_reg_2/rb (b15fqn003hn1n02x3)                                    0.000   0.134   0.000   0.003 &   1.013 r
  data arrival time                                                                                                 1.013

  clock ideal_clock (rise edge)                                                           0.000           1.500     1.500
  clock source latency                                                                                   -0.107     1.393
  clk (in)                                                                                0.004           0.002 &   1.395 r
  clk (net)                                                                  1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                   0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                        0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                            4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                 0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                      0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                           17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.008 &   1.454 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone/clkout (b15cilb01hn1n32x5)               0.031           0.035 &   1.489 r
  top/RC_CG_DECLONE_HIER_INST/ck_out (net)                                  87 
  top/m33/out_reg_reg_2/clk (b15fqn003hn1n02x3)                                   0.000   0.047   0.000   0.020 &   1.509 r
  clock reconvergence pessimism                                                                           0.000     1.509
  library recovery time                                                                                  -0.017     1.493
  data required time                                                                                                1.493
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                1.493
  data arrival time                                                                                                -1.013
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       0.480


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m22/weight_reg_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock network delay (ideal)                                                                                -0.107    -0.107
  input external delay                                                                                        0.750     0.643 r
  rstn (in)                                                                                   0.057           0.027 &   0.670 r
  rstn (net)                                                                    13 
  top/FE_OFC107_rstn/a (b15bfn000an1n04x5)                                            0.000   0.060   0.000   0.013 &   0.683 r
  top/FE_OFC107_rstn/o (b15bfn000an1n04x5)                                                    0.074           0.077 &   0.760 r
  top/FE_OFN108_rstn (net)                                                      14 
  top/FE_OFC193_rstn/a (b15bfn000an1n05x5)                                            0.000   0.074   0.000   0.002 &   0.761 r
  top/FE_OFC193_rstn/o (b15bfn000an1n05x5)                                                    0.077           0.080 &   0.841 r
  top/FE_OFN9_rstn (net)                                                        18 
  top/FE_OFC184_rstn/a (b15bfn000an1n06x5)                                            0.000   0.078   0.000   0.005 &   0.847 r
  top/FE_OFC184_rstn/o (b15bfn000an1n06x5)                                                    0.063           0.076 &   0.923 r
  top/FE_OFN46_rstn (net)                                                       19 
  top/FE_OFC142_rstn/a (b15bfn000an1n05x5)                                            0.000   0.064   0.000   0.002 &   0.924 r
  top/FE_OFC142_rstn/o (b15bfn000an1n05x5)                                                    0.086           0.083 &   1.007 r
  top/FE_OFN80_rstn (net)                                                       20 
  top/m22/weight_reg_reg_7/rb (b15fqn003hn1n02x3)                                     0.000   0.087   0.000   0.006 &   1.013 r
  data arrival time                                                                                                     1.013

  clock ideal_clock (rise edge)                                                               0.000           1.500     1.500
  clock source latency                                                                                       -0.107     1.393
  clk (in)                                                                                    0.004           0.002 &   1.395 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &   1.453 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &   1.485 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.014 &   1.499 r
  clock reconvergence pessimism                                                                               0.000     1.499
  library recovery time                                                                                      -0.006     1.493
  data required time                                                                                                    1.493
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    1.493
  data arrival time                                                                                                    -1.013
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.480


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m22/weight_reg_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock network delay (ideal)                                                                                -0.107    -0.107
  input external delay                                                                                        0.750     0.643 r
  rstn (in)                                                                                   0.057           0.027 &   0.670 r
  rstn (net)                                                                    13 
  top/FE_OFC107_rstn/a (b15bfn000an1n04x5)                                            0.000   0.060   0.000   0.013 &   0.683 r
  top/FE_OFC107_rstn/o (b15bfn000an1n04x5)                                                    0.074           0.077 &   0.760 r
  top/FE_OFN108_rstn (net)                                                      14 
  top/FE_OFC193_rstn/a (b15bfn000an1n05x5)                                            0.000   0.074   0.000   0.002 &   0.761 r
  top/FE_OFC193_rstn/o (b15bfn000an1n05x5)                                                    0.077           0.080 &   0.841 r
  top/FE_OFN9_rstn (net)                                                        18 
  top/FE_OFC184_rstn/a (b15bfn000an1n06x5)                                            0.000   0.078   0.000   0.005 &   0.847 r
  top/FE_OFC184_rstn/o (b15bfn000an1n06x5)                                                    0.063           0.076 &   0.923 r
  top/FE_OFN46_rstn (net)                                                       19 
  top/FE_OFC142_rstn/a (b15bfn000an1n05x5)                                            0.000   0.064   0.000   0.002 &   0.924 r
  top/FE_OFC142_rstn/o (b15bfn000an1n05x5)                                                    0.086           0.083 &   1.007 r
  top/FE_OFN80_rstn (net)                                                       20 
  top/m22/weight_reg_reg_5/rb (b15fqn003hn1n02x3)                                     0.000   0.087   0.000   0.006 &   1.013 r
  data arrival time                                                                                                     1.013

  clock ideal_clock (rise edge)                                                               0.000           1.500     1.500
  clock source latency                                                                                       -0.107     1.393
  clk (in)                                                                                    0.004           0.002 &   1.395 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &   1.453 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &   1.485 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.014 &   1.499 r
  clock reconvergence pessimism                                                                               0.000     1.499
  library recovery time                                                                                      -0.006     1.493
  data required time                                                                                                    1.493
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    1.493
  data arrival time                                                                                                    -1.013
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.480


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: top/m22/weight_reg_reg_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock network delay (ideal)                                                                                -0.107    -0.107
  input external delay                                                                                        0.750     0.643 r
  rstn (in)                                                                                   0.057           0.027 &   0.670 r
  rstn (net)                                                                    13 
  top/FE_OFC107_rstn/a (b15bfn000an1n04x5)                                            0.000   0.060   0.000   0.013 &   0.683 r
  top/FE_OFC107_rstn/o (b15bfn000an1n04x5)                                                    0.074           0.077 &   0.760 r
  top/FE_OFN108_rstn (net)                                                      14 
  top/FE_OFC193_rstn/a (b15bfn000an1n05x5)                                            0.000   0.074   0.000   0.002 &   0.761 r
  top/FE_OFC193_rstn/o (b15bfn000an1n05x5)                                                    0.077           0.080 &   0.841 r
  top/FE_OFN9_rstn (net)                                                        18 
  top/FE_OFC184_rstn/a (b15bfn000an1n06x5)                                            0.000   0.078   0.000   0.005 &   0.847 r
  top/FE_OFC184_rstn/o (b15bfn000an1n06x5)                                                    0.063           0.076 &   0.923 r
  top/FE_OFN46_rstn (net)                                                       19 
  top/FE_OFC142_rstn/a (b15bfn000an1n05x5)                                            0.000   0.064   0.000   0.002 &   0.924 r
  top/FE_OFC142_rstn/o (b15bfn000an1n05x5)                                                    0.086           0.083 &   1.007 r
  top/FE_OFN80_rstn (net)                                                       20 
  top/m22/weight_reg_reg_4/rb (b15fqn003hn1n02x3)                                     0.000   0.087   0.000   0.006 &   1.013 r
  data arrival time                                                                                                     1.013

  clock ideal_clock (rise edge)                                                               0.000           1.500     1.500
  clock source latency                                                                                       -0.107     1.393
  clk (in)                                                                                    0.004           0.002 &   1.395 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &   1.395 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &   1.414 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &   1.419 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &   1.446 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &   1.453 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &   1.485 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.015 &   1.499 r
  clock reconvergence pessimism                                                                               0.000     1.499
  library recovery time                                                                                      -0.006     1.493
  data required time                                                                                                    1.493
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    1.493
  data arrival time                                                                                                    -1.013
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.480


1
