# **PCIe Gen5/Gen6 RTL + UVM + SVA/FV Verification Project**

This repository contains an **end-to-end, industry-style PCIe Gen5/Gen6 Endpoint design and verification framework**, including RTL modeling, UVM-based verification, formal properties, transaction-level observability, coverage automation, and CI/CD regression.

It is suitable for **interviews, research, advanced coursework, and verification portfolio demonstration.**

---

## ğŸš€ **Project Overview**

This project implements a **behaviorally realistic PCIe Endpoint** driven by an **AXI-Lite interface**, verified using **coverage-driven UVM**, strengthened with **SystemVerilog Assertions (SVA) and Formal Verification (FV)**, and supported by **professional debug, observability, and automation infrastructure.**

### **What You Can Claim from This Project**

You can credibly state that you have built and verified:

* A **PCIe Gen5/Gen6 Endpoint** with:

  * LTSSM (Link Training and Status State Machine)
  * Gen5 vs Gen6 negotiation
  * x1 / x4 lane modeling
  * Per-lane skew modeling
  * NRZ vs PAM4 abstraction

* A **PCIe Data Link Layer (DLL)** with:

  * Realistic Tx/Rx sequence numbers
  * Sliding-window retry buffer
  * ACK/NAK handling and replay logic

* **AXI-Lite â†’ PCIe Bridge**

  * Converts AXI writes/reads into PCIe TLPs (MWr/MRd)

* **UVM Verification Environment**

  * Driver, Monitor, Sequencer, Agent, Environment
  * Directed + random sequences
  * Functional scoreboard with golden memory model

* **Coverage-Driven Verification**

  * TLP type coverage
  * Address region coverage
  * Cross coverage (TLP Ã— Address)
  * Automated coverage goals
  * HTML coverage report
  * Excel-based coverage triage

* **Assertion-Based Verification (SVA)**

  * LTSSM correctness checks
  * Credit safety checks
  * Retry buffer validity checks
  * ACK/NAK mutual exclusivity

* **Formal Verification (SVA/FV)**

  * Safety properties (no illegal states)
  * Liveness properties (eventual L0 entry)
  * Skew and recovery correctness

* **Professional Debug & Observability**

  * Custom waveform dashboards (Questa/ModelSim)
  * Clickable assertion viewer
  * SimVision transaction-level tracing for TLPs

* **CI/CD Automation**

  * Batch regression script
  * GitHub Actions workflow
  * Automatic artifact generation and upload

---

## ğŸ“ **Repository Structure**

```
pcie-gen5-gen6-RTL-uvm-coverage/
â”‚
â”œâ”€â”€ README.md
â”œâ”€â”€ Makefile
â”œâ”€â”€ run_coverage_html.tcl
â”œâ”€â”€ run_coverage_goals.tcl
â”‚
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ pcie_pkg.sv
â”‚   â”œâ”€â”€ pcie_top.sv
â”‚   â”œâ”€â”€ ltssm.sv
â”‚   â”œâ”€â”€ flow_control.sv
â”‚   â”œâ”€â”€ dll_layer.sv
â”‚   â”œâ”€â”€ tlp_gen.sv
â”‚   â”œâ”€â”€ tlp_decode.sv
â”‚   â”œâ”€â”€ app_mem.sv
â”‚   â””â”€â”€ axi2pcie_bridge.sv
â”‚
â”œâ”€â”€ uvm/
â”‚   â”œâ”€â”€ pcie_uvm_pkg.sv
â”‚   â”œâ”€â”€ seq_item.sv
â”‚   â”œâ”€â”€ driver.sv
â”‚   â”œâ”€â”€ monitor.sv
â”‚   â”œâ”€â”€ sequencer.sv
â”‚   â”œâ”€â”€ agent_tx.sv
â”‚   â”œâ”€â”€ agent_rx.sv
â”‚   â”œâ”€â”€ scoreboard.sv
â”‚   â”œâ”€â”€ coverage_collector.sv
â”‚   â”œâ”€â”€ env.sv
â”‚   â””â”€â”€ sequences.sv
â”‚
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ top.sv
â”‚   â””â”€â”€ tests/
â”‚       â”œâ”€â”€ test_link_train.sv
â”‚       â”œâ”€â”€ test_mwr_mrd.sv
â”‚       â”œâ”€â”€ test_retry.sv
â”‚       â””â”€â”€ test_coverage.sv
â”‚
â”œâ”€â”€ formal/
â”‚   â””â”€â”€ pcie_formal.sv
â”‚
â”œâ”€â”€ waves/
â”‚   â”œâ”€â”€ pcie_dashboard.do
â”‚   â”œâ”€â”€ pcie_minimal.do
â”‚   â”œâ”€â”€ pcie_assertions.do
â”‚   â””â”€â”€ pcie_simvision.tcl
â”‚
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ run_wave.do
â”‚   â”œâ”€â”€ run_assertions.do
â”‚   â”œâ”€â”€ run_simvision.do
â”‚   â”œâ”€â”€ gen_coverage_triage_xlsx.tcl
â”‚   â””â”€â”€ run_regression.sh
â”‚
â”œâ”€â”€ reports/
â”‚   â””â”€â”€ (auto-generated coverage & assertion reports)
â”‚
â””â”€â”€ .github/
    â””â”€â”€ workflows/
        â””â”€â”€ ci.yml
```

---

## ğŸ—ï¸ **Design Architecture (High Level)**

### **DUT (PCIe Endpoint)**

```
AXI-Lite Master
      â”‚
AXI2PCIe Bridge â†’ PCIe TLP Generator
      â”‚
LTSSM (Gen5/Gen6, x1/x4, skew, NRZ/PAM4)
      â”‚
Flow Control (per-lane credits)
      â”‚
DLL (Seq Numbers + Retry Buffer)
      â”‚
Transaction Layer (TLP Encode/Decode)
      â”‚
App Memory (BAR Space)
```

---

## ğŸ§ª **Verification Architecture (UVM)**

```
UVM Test
   â”‚
pcie_env
   â”‚
â”œâ”€â”€ agent_tx â†’ driver â†’ DUT
â”‚              monitor â†’ coverage + scoreboard
â”‚
â”œâ”€â”€ coverage_collector (functional coverage)
â”‚
â””â”€â”€ scoreboard (golden model checking)
```

---

## ğŸ” **Formal Verification (SVA/FV)**

The following properties are checked formally:

* **Safety**

  * ACK and NAK must never be asserted together
  * NAK must not be followed by immediate ACK
* **Liveness**

  * The link must eventually reach L0 state
* **Skew Handling**

  * Excessive skew must trigger RECOVERY state
* **Sequence Numbers**

  * Tx sequence numbers must be monotonically increasing

---

## ğŸ“Š **Coverage & Reporting**

Running coverage generates:

* `cov_data.ucdb` â†’ Raw coverage database
* `coverage_html/` â†’ Interactive HTML coverage report
* `reports/coverage_triage.xlsx` â†’ Excel triage sheet
* `reports/assertions_report.txt` â†’ Assertion results

---

## ğŸŒŠ **Debug & Observability**

### Waveform Dashboards

* `pcie_dashboard.do` â†’ Full debug view (LTSSM, credits, skew, DLL, AXI)
* `pcie_minimal.do` â†’ Lightweight view (clock, reset, state, ACK/NAK)
* `pcie_assertions.do` â†’ Clickable assertion viewer

### SimVision Transaction Tracing

* Every TLP is tracked as a transaction:

  * Type
  * Address
  * Data
  * Tx/Rx sequence numbers

---

## ğŸ” **CI/CD Regression (GitHub Actions)**

On every push or PR, the following runs automatically:

1. Compile RTL + UVM + Formal
2. Run coverage test
3. Generate HTML coverage report
4. Generate Excel triage sheet
5. Run assertion-only simulation
6. Upload artifacts to GitHub

---

## â–¶ï¸ **How to Run (Questa / EDA Playground)**

### **Compile**

```
vlog rtl/*.sv uvm/*.sv tb/top.sv tb/tests/*.sv formal/*.sv
```

### **Run Coverage Test**

```
vsim -c work.top -do "do run_coverage_goals.tcl"
```

### **View Waveforms**

```
vsim -do scripts/run_wave.do
```

### **Run SimVision**

```
vsim -do scripts/run_simvision.do
```

### **Run Full Regression**

```
./scripts/run_regression.sh
```

---

## ğŸ¯ **Learning Outcomes**

By working with this project, you demonstrate:

* Deep understanding of **PCIe protocol layers**
* Hands-on experience with **RTL design + UVM verification**
* Mastery of **SVA + Formal Verification**
* Practical knowledge of **coverage closure techniques**
* Professional debugging using **SimVision and wave dashboards**
* Experience with **verification automation and CI/CD**

---

## âœï¸ **Author**

**Your Name**
BIBIN N BIJI, Senior RTL and DV Engineer, Yarok14 Technologies Pvt Ltd.

---

## ğŸ“œ License

MIT License 

---
