{:input (genetic.crossover/dumb-crossover 937743291 (genetic.mutation/change-constant-value 1939832151 (genetic.mutation/change-constant-value 186582993 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))) (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_14_:missing , \\wire1_14_:missing , wire2_46, \\wire:missing_edge , \\wire26_37_:missing_39 , \\wire27_38_39_:missing , wire28_46);\n  wire \\:missing_edge ;\n  input \\wire0_14_:missing ;\n  wire \\wire0_14_:missing ;\n  wire wire10_22;\n  wire wire11_15;\n  wire wire12_15;\n  wire wire12_20;\n  wire \\wire13_17_:missing ;\n  wire \\wire13_:missing ;\n  wire wire15_17_18;\n  wire wire16_17;\n  input \\wire1_14_:missing ;\n  wire \\wire1_14_:missing ;\n  wire wire21;\n  input \\wire26_37_:missing_39 ;\n  wire \\wire26_37_:missing_39 ;\n  input \\wire27_38_39_:missing ;\n  wire \\wire27_38_39_:missing ;\n  output wire28_46;\n  wire wire28_46;\n  wire \\wire29_44_49_:missing ;\n  output wire2_46;\n  wire wire2_46;\n  wire wire30;\n  wire wire31_40;\n  wire wire31_46;\n  wire wire32_39;\n  wire wire32_40;\n  wire \\wire33_41_:missing ;\n  wire wire34_46;\n  wire wire35_46;\n  wire \\wire35_:missing ;\n  wire wire36_46;\n  wire wire37_38;\n  wire \\wire38_:missing ;\n  wire wire39_18;\n  wire \\wire39_37_:missing ;\n  wire \\wire39_45_:missing_50_51 ;\n  wire wire39_52;\n  wire \\wire39_:missing ;\n  wire wire40_41;\n  wire wire42_46;\n  wire \\wire42_:missing_43_25 ;\n  wire \\wire43_:missing ;\n  wire wire44;\n  wire wire48_46;\n  wire \\wire4_:missing ;\n  wire wire5_19_21_23_24;\n  wire wire6;\n  wire wire7_46;\n  wire \\wire7_:missing ;\n  wire \\wire8_:missing ;\n  wire wire9_46_25;\n  wire \\wire:missing_16_18 ;\n  wire \\wire:missing_16_25 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_48 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire7_:missing  = 2'h1 >> wire7_46;\n  assign wire16_17 = 4'h8 >> { \\wire:missing_16_25 , \\wire:missing_16_18  };\n  assign \\wire13_17_:missing  = 4'h8 >> { wire15_17_18, wire16_17 };\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire31_40 = 2'h1 >> wire31_46;\n  assign wire32_40 = 2'h1 >> wire32_39;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire33_41_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire34_46;\n  assign \\wire35_:missing  = 2'h1 >> wire35_46;\n  assign \\wire:missing_edge  = 2'h1 >> wire36_46;\n  assign wire37_38 = 4'h6 >> { \\wire39_37_:missing , \\wire26_37_:missing_39  };\n  assign \\wire38_:missing  = 4'h6 >> { \\wire27_38_39_:missing , wire37_38 };\n  assign \\wire39_:missing  = 4'h8 >> { \\wire27_38_39_:missing , \\wire26_37_:missing_39  };\n  assign wire40_41 = 4'h8 >> { wire32_40, wire31_40 };\n  assign \\wire:missing_edge  = 2'h1 >> wire9_46_25;\n  assign \\wire33_41_:missing  = 4'h8 >> { \\wire:missing_edge , wire40_41 };\n  assign wire42_46 = 4'h6 >> { \\wire42_:missing_43_25 , \\wire42_:missing_43_25  };\n  assign \\wire43_:missing  = 4'h8 >> { \\wire42_:missing_43_25 , \\wire42_:missing_43_25  };\n  assign \\wire:missing_edge  = 2'h1 >> wire10_22;\n  assign wire11_15 = 2'h1 >> \\wire:missing_edge ;\n  assign wire12_20 = 2'h1 >> wire12_15;\n  assign \\wire13_:missing  = 2'h1 >> \\wire13_17_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire1_14_:missing , \\wire0_14_:missing  };\n  assign wire12_15 = 4'h6 >> { wire11_15, wire15_17_18 };\n  assign \\wire4_:missing  = 1'h0;\n  assign wire5_19_21_23_24 = 1'h1;\n  assign wire6 = 1'h1;\n  assign \\wire29_44_49_:missing  = 1'h0;\n  assign wire30 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire39_52;\n  assign \\wire:missing_edge  = \\wire39_45_:missing_50_51 ;\n  assign \\wire:missing_edge  = \\wire39_45_:missing_50_51 ;\n  assign \\wire:missing_edge  = \\wire29_44_49_:missing ;\n  assign \\wire:missing_48  = wire48_46;\n  assign \\wire:missing_47  = \\wire:missing_edge ;\n  assign wire7_46 = wire42_46;\n  assign \\wire:missing_edge  = \\wire39_45_:missing_50_51 ;\n  assign wire44 = \\wire29_44_49_:missing ;\n  assign \\wire:missing_16_25  = wire9_46_25;\n  assign \\wire:missing_edge  = wire5_19_21_23_24;\n  assign \\wire:missing_edge  = wire5_19_21_23_24;\n  assign wire10_22 = \\wire:missing_edge ;\n  assign wire21 = wire5_19_21_23_24;\n  assign \\wire:missing_20  = wire12_20;\n  assign \\wire:missing_edge  = wire5_19_21_23_24;\n  assign wire15_17_18 = wire39_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:3.1-111.10\" *)\nmodule postsynth(\\wire0_14_:missing , \\wire1_14_:missing , wire2_46, \\wire:missing_edge , \\wire26_37_:missing_39 , \\wire27_38_39_:missing , wire28_46);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:5.9-5.27\" *)\n  input \\wire0_14_:missing ;\n  wire \\wire0_14_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:7.8-7.17\" *)\n  wire wire10_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:8.8-8.17\" *)\n  wire wire11_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:15.9-15.27\" *)\n  input \\wire1_14_:missing ;\n  wire \\wire1_14_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:17.8-17.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:18.9-18.31\" *)\n  input \\wire26_37_:missing_39 ;\n  wire \\wire26_37_:missing_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:20.9-20.31\" *)\n  input \\wire27_38_39_:missing ;\n  wire \\wire27_38_39_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:22.10-22.19\" *)\n  output wire28_46;\n  wire wire28_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:24.8-24.30\" *)\n  wire \\wire29_44_49_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:25.10-25.18\" *)\n  output wire2_46;\n  wire wire2_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:27.8-27.14\" *)\n  wire wire30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:41.8-41.33\" *)\n  wire \\wire39_45_:missing_50_51 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:42.8-42.17\" *)\n  wire wire39_52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:48.8-48.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:50.8-50.23\" *)\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:51.8-51.25\" *)\n  wire wire5_19_21_23_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:52.8-52.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:55.8-55.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:60.8-60.24\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/552DF4AF.v:62.10-62.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_22 = 1'h0;\n  assign wire11_15 = 1'h1;\n  assign wire21 = 1'h1;\n  assign wire28_46 = 1'hx;\n  assign \\wire29_44_49_:missing  = 1'h0;\n  assign wire2_46 = 1'hx;\n  assign wire30 = 1'h0;\n  assign \\wire39_45_:missing_50_51  = 1'h0;\n  assign wire39_52 = 1'h0;\n  assign wire44 = 1'h0;\n  assign \\wire4_:missing  = 1'h0;\n  assign wire5_19_21_23_24 = 1'h1;\n  assign wire6 = 1'h1;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire:missing_47  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:31:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0/src/top.v'.\nSBY  1:31:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] Copy '/tmp/fuzzmount2DDF5D8C/552DF4AF.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0/src/552DF4AF.v'.\nSBY  1:31:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] Copy '/tmp/fuzzmount2DDF5D8C/552DF4AF.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0/src/552DF4AF.post.v'.\nSBY  1:31:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] engine_0: abc pdr\nSBY  1:31:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:31:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/552DF4AF.v:86$45_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/552DF4AF.v:86$45.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:31:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/552DF4AF.v:78$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/552DF4AF.v:78$37.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:31:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/552DF4AF.v:73$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/552DF4AF.v:73$32.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:31:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/552DF4AF.v:71$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/552DF4AF.v:71$30.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:31:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/552DF4AF.v:70$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/552DF4AF.v:70$29.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:31:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] base: Warning: Wire presynth.\\wire2_46 is used but has no driver.\nSBY  1:31:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] base: Warning: Wire presynth.\\wire28_46 is used but has no driver.\nSBY  1:31:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] base: finished (returncode=0)\nSBY  1:31:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:31:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] aig: Warning: Wire presynth.\\wire2_46 is used but has no driver.\nSBY  1:31:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] aig: Warning: Wire presynth.\\wire28_46 is used but has no driver.\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] aig: finished (returncode=0)\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] engine_0: Warning: The network has no constraints.\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] engine_0: finished (returncode=0)\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] engine_0: Status returned by engine: FAIL\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0'.\nSBY  1:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpelp74vo0] DONE (FAIL, rc=2)\n", :err ""}}}