A 2
5 V CMOS Delay Locked Loop for an 18 Mbit, 500 Mbyte/s DRAM,' IEEE Journal of Solid State Circuits,.
