Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/Procesador_uno_TB_isim_beh.exe -prj C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/Procesador_uno_TB_beh.prj work.Procesador_uno_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/../SCU/SCU.vhd" into library work
Parsing VHDL file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/../RegisterFile/RegisteFile.vhd" into library work
Parsing VHDL file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/../Program_Counter/Program_Counter.vhd" into library work
Parsing VHDL file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/../MUX/MUX.vhd" into library work
Parsing VHDL file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/../instructionMermory/InstructionMemory_p1.vhd" into library work
Parsing VHDL file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/../Control_Unity/Control_Unity.vhd" into library work
Parsing VHDL file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/../ALU/ALU.vhd" into library work
Parsing VHDL file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/../Adder_p1/Adder_p1.vhd" into library work
Parsing VHDL file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/Procesador_uno.vhd" into library work
Parsing VHDL file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/Procesador_uno_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Adder_p1 [adder_p1_default]
Compiling architecture behavioral of entity Program_Counter [program_counter_default]
Compiling architecture behavioral of entity InstructionMemory_p1 [instructionmemory_p1_default]
Compiling architecture behavioral of entity RegisteFile [registefile_default]
Compiling architecture behavioral of entity Control_Unity [control_unity_default]
Compiling architecture behavioral of entity SCU [scu_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Procesador_uno [procesador_uno_default]
Compiling architecture behavior of entity procesador_uno_tb
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/Procesador_uno_TB_isim_beh.exe
Fuse Memory Usage: 36888 KB
Fuse CPU Usage: 1030 ms
