{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@250:268@HdlStmProcess", "      up_partial_length_valid <= 1'b1;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  if (ctrl_enable == 1'b0) begin\n    up_measured_transfer_length <= 'h0;\n  end else if (response_valid == 1'b1 && response_ready == 1'b1) begin\n    up_measured_transfer_length <= up_measured_transfer_length + response_measured_burst_length + 1'b1;\n  end else if (up_clear_tl == 1'b1) begin\n    up_measured_transfer_length <= 'h0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (response_valid == 1'b1 && response_ready == 1'b1) begin\n    up_transfer_id_eot_d <= up_transfer_id_eot;\n  end\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[255, "always @(posedge clk) begin\n"], [256, "  if (ctrl_enable == 1'b0) begin\n"], [257, "    up_measured_transfer_length <= 'h0;\n"], [258, "  end else if (response_valid == 1'b1 && response_ready == 1'b1) begin\n"], [259, "    up_measured_transfer_length <= up_measured_transfer_length + response_measured_burst_length + 1'b1;\n"], [260, "  end else if (up_clear_tl == 1'b1) begin\n"], [261, "    up_measured_transfer_length <= 'h0;\n"], [263, "end\n"]], "Add": [[261, "  always @(posedge clk) begin\n"], [261, "    if (ctrl_enable == 1'b0) begin\n"], [261, "      up_measured_transfer_length <= 'h0;\n"], [261, "    end else if (response_valid == 1'b1 && response_ready == 1'b1) begin\n"], [261, "      up_measured_transfer_length <= up_measured_transfer_length + response_measured_burst_length + 1'b1;\n"], [261, "    end else if (up_clear_tl == 1'b1) begin\n"], [261, "      up_measured_transfer_length <= 'h0;\n"], [261, "    end\n"]]}}