(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT the) (NN design)) (PP (IN of) (NP (NP (NNP Glow)) (, ,) (NP (NP (DT a) (NN machine) (VBG learning) (NN compiler)) (PP (IN for) (NP (JJ heterogeneous) (NN hardware)))))))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (NP (NP (DT a) (JJ pragmatic) (NN approach)) (PP (TO to) (NP (NN compilation))) (SBAR (WHNP (WDT that)) (S (VP (VBZ enables) (NP (NP (DT the) (NN generation)) (PP (IN of) (NP (NP (ADJP (RB highly) (VBN optimized)) (NN code)) (PP (IN for) (NP (JJ multiple) (NNS targets))))))))))) (. .))
(S (NP (NNP Glow)) (VP (VBZ lowers) (NP (DT the) (JJ traditional) (JJ neural) (NN network) (JJ dataflow) (NN graph)) (PP (IN into) (NP (DT a) (JJ two-phase) (JJ strongly-typed) (JJ intermediate) (NN representation)))) (. .))
(S (NP (DT The) (JJ high-level) (JJ intermediate) (NN representation)) (VP (VBZ allows) (S (NP (DT the) (NN optimizer)) (VP (TO to) (VP (VB perform) (NP (JJ domain-specific) (NNS optimizations)))))) (. .))
(S (NP (DT The) (JJ lower-level) (JJ instruction-based) (JJ address-only) (JJ intermediate) (NN representation)) (VP (VBZ allows) (S (NP (DT the) (NN compiler)) (VP (TO to) (VP (VB perform) (NP (NP (JJ memory-related) (NNS optimizations)) (, ,) (PP (JJ such) (IN as) (NP (NP (NN instruction) (NN scheduling)) (, ,) (NP (JJ static) (NN memory) (NN allocation)) (CC and) (NP (NN copy) (NN elimination))))))))) (. .))
(S (PP (IN At) (NP (DT the) (JJS lowest) (NN level))) (, ,) (NP (DT the) (NN optimizer)) (VP (VBZ performs) (NP (JJ machine-specific) (NN code) (NN generation)) (S (VP (TO to) (VP (VB take) (NP (NN advantage)) (PP (IN of) (NP (JJ specialized) (NN hardware) (NNS features))))))) (. .))
(S (NP (NNP Glow)) (VP (VBZ features) (NP (NP (DT a) (NN lowering) (NN phase)) (SBAR (WHNP (WDT which)) (S (VP (VBZ enables) (S (NP (DT the) (NN compiler)) (VP (TO to) (VP (VB support) (NP (NP (NP (DT a) (JJ high) (NN number)) (PP (IN of) (NP (NN input) (NNS operators)))) (CONJP (RB as) (RB well) (IN as)) (NP (NP (DT a) (JJ large) (NN number)) (PP (IN of) (NP (JJ hardware) (NNS targets))))) (PP (IN by) (S (VP (VBG eliminating) (NP (DT the) (NN need) (S (VP (TO to) (VP (VB implement) (NP (DT all) (NNS operators)) (PP (IN on) (NP (DT all) (NNS targets)))))))))))))))))) (. .))
(S (NP (DT The) (JJ lowering) (NN phase)) (VP (VBZ is) (VP (VBN designed) (S (VP (TO to) (VP (VP (VB reduce) (NP (DT the) (NN input) (NN space))) (CC and) (VP (VB allow) (S (NP (JJ new) (NN hardware) (VBZ backends)) (VP (TO to) (VP (VB focus) (PP (IN on) (NP (NP (DT a) (JJ small) (NN number)) (PP (IN of) (NP (JJ linear) (JJ algebra) (NNS primitives)))))))))))))) (. .))
