0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/patel/project_18/project_18.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/patel/project_18/project_18.srcs/sim_1/new/test_tb.v,1714307972,verilog,,,,Processor_tb,,,,,,,,
C:/Users/patel/project_18/project_18.srcs/sources_1/new/Division.v,1714307113,verilog,,C:/Users/patel/project_18/project_18.srcs/sources_1/new/Processor.v,,division,,,,,,,,
C:/Users/patel/project_18/project_18.srcs/sources_1/new/Processor.v,1716660173,verilog,,C:/Users/patel/project_18/project_18.srcs/sim_1/new/test_tb.v,,Processor,,,,,,,,
