// Seed: 3230379323
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wand id_9,
    output supply0 id_10
);
  wire id_12;
  ;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd73
) (
    output uwire id_0,
    input wand id_1,
    output supply0 id_2,
    input tri1 _id_3
);
  wor id_5[1 : 1];
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_8 = 0;
  wire [id_3  -  id_3 : -1] id_6;
  logic id_7;
  ;
  assign id_5 = 1;
endmodule
