Warning (10273): Verilog HDL warning at seg7.v(18): extended using "x" or "z" File: //udrive.uw.edu/udrive/ee371_winter17-lab3/ee371_winter17-lab3/seg7.v Line: 18
Warning (10268): Verilog HDL information at scanner.v(163): always construct contains both blocking and non-blocking assignments File: //udrive.uw.edu/udrive/ee371_winter17-lab3/ee371_winter17-lab3/scanner.v Line: 163
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at nios_systemv3_nios2_qsys_0.v(1607): conditional expression evaluates to a constant File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_nios2_qsys_0.v Line: 1607
Warning (10037): Verilog HDL or VHDL warning at nios_systemv3_nios2_qsys_0.v(1609): conditional expression evaluates to a constant File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_nios2_qsys_0.v Line: 1609
Warning (10037): Verilog HDL or VHDL warning at nios_systemv3_nios2_qsys_0.v(1765): conditional expression evaluates to a constant File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_nios2_qsys_0.v Line: 1765
Warning (10037): Verilog HDL or VHDL warning at nios_systemv3_nios2_qsys_0.v(2589): conditional expression evaluates to a constant File: C:/Users/griffkee/Documents/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_nios2_qsys_0.v Line: 2589
Warning (10034): Output port "LEDR[5]" at lab3TopLevel.v(8) has no driver File: //udrive.uw.edu/udrive/ee371_winter17-lab3/ee371_winter17-lab3/lab3TopLevel.v Line: 8
Warning (10034): Output port "LEDR[2..0]" at lab3TopLevel.v(8) has no driver File: //udrive.uw.edu/udrive/ee371_winter17-lab3/ee371_winter17-lab3/lab3TopLevel.v Line: 8
