# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:06 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:37:07 on Nov 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:07 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 01:37:07 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:07 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/extend.v 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 01:37:07 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:07 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v 
# -- Compiling module RCA
# 
# Top level modules:
# 	RCA
# End time: 01:37:07 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/ripple_carry_adder_4b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:07 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/ripple_carry_adder_4b.v 
# -- Compiling module ripple_carry_adder_4b
# 
# Top level modules:
# 	ripple_carry_adder_4b
# End time: 01:37:07 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:07 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 01:37:07 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:07 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:37:07 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:07 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v 
# -- Compiling module insn_decoder
# 
# Top level modules:
# 	insn_decoder
# End time: 01:37:07 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/dffe_ref.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:07 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/dffe_ref.v 
# -- Compiling module dffe_ref
# 
# Top level modules:
# 	dffe_ref
# End time: 01:37:07 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/frequency_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:07 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/frequency_divider.v 
# -- Compiling module frequency_divider
# 
# Top level modules:
# 	frequency_divider
# End time: 01:37:07 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:07 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 01:37:08 on Nov 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/skeleton.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:08 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/skeleton.v 
# -- Compiling module skeleton
# 
# Top level modules:
# 	skeleton
# End time: 01:37:08 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:08 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 01:37:08 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:08 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 01:37:08 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project4 {E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:08 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project4" E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v 
# -- Compiling module skeleton_tb
# 
# Top level modules:
# 	skeleton_tb
# End time: 01:37:08 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  skeleton_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" skeleton_tb 
# Start time: 01:37:08 on Nov 04,2022
# Loading work.skeleton_tb
# Loading work.skeleton
# Loading work.frequency_divider
# Loading work.imem
# Loading altera_mf_ver.altsyncram
# Loading work.dmem
# Loading work.regfile
# Loading work.processor
# Loading work.pc
# Loading work.RCA
# Loading work.ripple_carry_adder_4b
# Loading work.full_adder
# Loading work.extend
# Loading work.insn_decoder
# Loading work.alu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.dffe_ref
# ** Warning: (vsim-3017) E:/Duke_Materials/22fall/550/Labs/Project4/processor.v(115): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /skeleton_tb/skeleton_test/my_processor/my_RCA File: E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v
# ** Warning: (vsim-3015) E:/Duke_Materials/22fall/550/Labs/Project4/processor.v(115): [PCDPC] - Port size (16) does not match connection size (32) for port 'in1'. The port definition is at: E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /skeleton_tb/skeleton_test/my_processor/my_RCA File: E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v
# ** Warning: (vsim-3015) E:/Duke_Materials/22fall/550/Labs/Project4/processor.v(115): [PCDPC] - Port size (16) does not match connection size (32) for port 'in2'. The port definition is at: E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /skeleton_tb/skeleton_test/my_processor/my_RCA File: E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v
# ** Warning: (vsim-3015) E:/Duke_Materials/22fall/550/Labs/Project4/processor.v(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /skeleton_tb/skeleton_test/my_processor/my_RCA File: E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v
# ** Warning: (vsim-3015) E:/Duke_Materials/22fall/550/Labs/Project4/processor.v(115): [PCDPC] - Port size (16) does not match connection size (32) for port 'sum'. The port definition is at: E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /skeleton_tb/skeleton_test/my_processor/my_RCA File: E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v
# ** Warning: (vsim-3722) E:/Duke_Materials/22fall/550/Labs/Project4/processor.v(115): [TFMPC] - Missing connection for port 'c_out'.
# ** Warning: (vsim-3722) E:/Duke_Materials/22fall/550/Labs/Project4/processor.v(115): [TFMPC] - Missing connection for port 'overflow'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# Break key hit
# Simulation stop requested.
# End time: 01:37:52 on Nov 04,2022, Elapsed time: 0:00:44
# Errors: 0, Warnings: 7
