{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538080738141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538080738144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 17:38:57 2018 " "Processing started: Thu Sep 27 17:38:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538080738144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080738144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080738144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538080738812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538080738812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/fsm_relogio/fsm_relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/fsm_relogio/fsm_relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_relogio-BEHAVIOR " "Found design unit 1: fsm_relogio-BEHAVIOR" {  } { { "../descomp/fsm_relogio/fsm_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/fsm_relogio/fsm_relogio.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759920 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_relogio " "Found entity 1: fsm_relogio" {  } { { "../descomp/fsm_relogio/fsm_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/fsm_relogio/fsm_relogio.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080759920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/ula/comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/ula/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-comp " "Found design unit 1: comp-comp" {  } { { "../descomp/ula/comp.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/ula/comp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759924 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "../descomp/ula/comp.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/ula/comp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080759924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/demux/demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/demux/demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-demux_arch " "Found design unit 1: demux-demux_arch" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759924 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080759924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6x1-mux_arch " "Found design unit 1: mux_6x1-mux_arch" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759924 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6x1 " "Found entity 1: mux_6x1" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080759924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-Behavioral " "Found design unit 1: relogio-Behavioral" {  } { { "relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759930 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080759930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg_arch " "Found design unit 1: registrador-reg_arch" {  } { { "registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759934 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080759934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759934 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080759934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrama_de_blocos_relogio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diagrama_de_blocos_relogio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 diagrama_de_blocos_relogio " "Found entity 1: diagrama_de_blocos_relogio" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080759940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom-rtl " "Found design unit 1: single_port_rom-rtl" {  } { { "ROM.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ROM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759942 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "ROM.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ROM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080759942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080759942 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_width_1.vhd " "Can't analyze file -- file mux_width_1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1538080759950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "diagrama_de_blocos_relogio " "Elaborating entity \"diagrama_de_blocos_relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538080760014 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "v_10\[3..0\] v_1 " "Bus \"v_10\[3..0\]\" found using same base name as \"v_1\", which might lead to a name conflict." {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -312 832 848 -136 "v_10\[3..0\]" "" } { -312 832 848 -136 "v_10\[3..0\]" "" } { -312 832 848 -136 "v_10\[3..0\]" "" } { -312 832 848 -136 "v_10\[3..0\]" "" } { -312 832 848 -136 "v_10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registrador UH " "Block or symbol \"registrador\" of instance \"UH\" overlaps another block or symbol" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 56 352 600 168 "UH" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registrador UM " "Block or symbol \"registrador\" of instance \"UM\" overlaps another block or symbol" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 272 352 600 384 "UM" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "v_1 " "Converted elements in bus name \"v_1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "v_1\[3..0\] v_13..0 " "Converted element name(s) from \"v_1\[3..0\]\" to \"v_13..0\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -312 912 928 -136 "v_1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1538080760022 ""}  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -312 912 928 -136 "v_1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "v_10 " "Converted elements in bus name \"v_10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "v_10\[3..0\] v_103..0 " "Converted element name(s) from \"v_10\[3..0\]\" to \"v_103..0\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -312 832 848 -136 "v_10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1538080760022 ""}  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -312 832 848 -136 "v_10\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "reg_us\[3..0\] \"q\[4..0\]\" (ID registrador:US) " "Width mismatch in reg_us\[3..0\] -- source is \"\"q\[4..0\]\" (ID registrador:US)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 696 -776 608 696 "" "" } { 512 608 608 696 "" "" } { 512 600 608 512 "" "" } { 512 608 704 512 "" "" } { 536 704 752 536 "" "" } { 544 -776 -776 696 "" "" } { 544 -776 -672 544 "" "" } { 344 704 728 344 "" "" } { 344 704 704 512 "" "" } { 512 704 704 536 "" "" } { 480 352 600 592 "US" "" } { 528 752 944 544 "reg_us\[3..0\]" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "US_MAX fsm_relogio ROM " "Port \"US_MAX\" of type fsm_relogio of instance \"ROM\" is missing source signal" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 560 -528 -456 560 "" "" } { 264 -456 -288 264 "" "" } { 264 -456 -456 560 "" "" } { 56 -288 -72 328 "ROM" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "DS_MAX fsm_relogio ROM " "Port \"DS_MAX\" of type fsm_relogio of instance \"ROM\" is missing source signal" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 448 -528 -472 448 "" "" } { 232 -472 -288 232 "" "" } { 232 -472 -472 448 "" "" } { 56 -288 -72 328 "ROM" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "UM_MAX fsm_relogio ROM " "Port \"UM_MAX\" of type fsm_relogio of instance \"ROM\" is missing source signal" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 336 -528 -488 336 "" "" } { 200 -488 -288 200 "" "" } { 200 -488 -488 336 "" "" } { 56 -288 -72 328 "ROM" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "DM_MAX fsm_relogio ROM " "Port \"DM_MAX\" of type fsm_relogio of instance \"ROM\" is missing source signal" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 224 -528 -504 224 "" "" } { 168 -504 -288 168 "" "" } { 168 -504 -504 224 "" "" } { 56 -288 -72 328 "ROM" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "UH_MAX fsm_relogio ROM " "Port \"UH_MAX\" of type fsm_relogio of instance \"ROM\" is missing source signal" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 112 -528 -504 112 "" "" } { 136 -504 -288 136 "" "" } { 112 -504 -504 136 "" "" } { 56 -288 -72 328 "ROM" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "DH_MAX fsm_relogio ROM " "Port \"DH_MAX\" of type fsm_relogio of instance \"ROM\" is missing source signal" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 0 -528 -352 0 "" "" } { 104 -352 -288 104 "" "" } { 0 -352 -352 104 "" "" } { 56 -288 -72 328 "ROM" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[3..0\] mux_6x1 mux_dos_registradores \"q\[4..0\]\" (ID registrador:US) " "Width mismatch in port \"A\[3..0\]\" of instance \"mux_dos_registradores\" and type mux_6x1 -- source is \"\"q\[4..0\]\" (ID registrador:US)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 696 -776 608 696 "" "" } { 512 608 608 696 "" "" } { 512 600 608 512 "" "" } { 512 608 704 512 "" "" } { 536 704 752 536 "" "" } { 544 -776 -776 696 "" "" } { 544 -776 -672 544 "" "" } { 344 704 728 344 "" "" } { 344 704 704 512 "" "" } { 512 704 704 536 "" "" } { 480 352 600 592 "US" "" } { 216 728 896 392 "mux_dos_registradores" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "B\[3..0\] mux_6x1 mux_dos_registradores \"q\[4..0\]\" (ID registrador:DS) " "Width mismatch in port \"B\[3..0\]\" of instance \"mux_dos_registradores\" and type mux_6x1 -- source is \"\"q\[4..0\]\" (ID registrador:DS)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 712 -792 616 712 "" "" } { 408 616 696 408 "" "" } { 432 -792 -672 432 "" "" } { 432 -792 -792 712 "" "" } { 328 696 728 328 "" "" } { 328 696 696 408 "" "" } { 400 600 616 400 "" "" } { 400 616 616 408 "" "" } { 408 616 616 712 "" "" } { 368 352 600 480 "DS" "" } { 216 728 896 392 "mux_dos_registradores" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "C\[3..0\] mux_6x1 mux_dos_registradores \"q\[4..0\]\" (ID registrador:UM) " "Width mismatch in port \"C\[3..0\]\" of instance \"mux_dos_registradores\" and type mux_6x1 -- source is \"\"q\[4..0\]\" (ID registrador:UM)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 728 -800 624 728 "" "" } { 304 600 624 304 "" "" } { 320 -800 -672 320 "" "" } { 320 -800 -800 728 "" "" } { 312 624 728 312 "" "" } { 304 624 624 312 "" "" } { 312 624 624 728 "" "" } { 272 352 600 384 "UM" "" } { 216 728 896 392 "mux_dos_registradores" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "D\[3..0\] mux_6x1 mux_dos_registradores \"q\[4..0\]\" (ID registrador:DM) " "Width mismatch in port \"D\[3..0\]\" of instance \"mux_dos_registradores\" and type mux_6x1 -- source is \"\"q\[4..0\]\" (ID registrador:DM)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 744 -808 632 744 "" "" } { 192 632 632 744 "" "" } { 192 600 632 192 "" "" } { 192 632 696 192 "" "" } { 208 -808 -672 208 "" "" } { 208 -808 -808 744 "" "" } { 296 696 728 296 "" "" } { 192 696 696 296 "" "" } { 160 352 600 272 "DM" "" } { 216 728 896 392 "mux_dos_registradores" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "E\[3..0\] mux_6x1 mux_dos_registradores \"q\[4..0\]\" (ID registrador:UH) " "Width mismatch in port \"E\[3..0\]\" of instance \"mux_dos_registradores\" and type mux_6x1 -- source is \"\"q\[4..0\]\" (ID registrador:UH)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 760 -816 640 760 "" "" } { 88 640 640 760 "" "" } { 88 600 640 88 "" "" } { 88 640 712 88 "" "" } { 96 -816 -672 96 "" "" } { 96 -816 -816 760 "" "" } { 280 712 728 280 "" "" } { 88 712 712 280 "" "" } { 56 352 600 168 "UH" "" } { 216 728 896 392 "mux_dos_registradores" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "F\[3..0\] mux_6x1 mux_dos_registradores \"q\[4..0\]\" (ID registrador:DH) " "Width mismatch in port \"F\[3..0\]\" of instance \"mux_dos_registradores\" and type mux_6x1 -- source is \"\"q\[4..0\]\" (ID registrador:DH)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -16 -824 -824 776 "" "" } { 776 -824 648 776 "" "" } { -24 648 648 776 "" "" } { -16 -824 -672 -16 "" "" } { -24 600 648 -24 "" "" } { -24 648 728 -24 "" "" } { -24 728 728 264 "" "" } { -56 352 600 56 "DH" "" } { 216 728 896 392 "mux_dos_registradores" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760022 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "d\[vector_size-1..0\] registrador DH \"Q\[3..0\]\" (ID ula:inst) " "Width mismatch in port \"d\[vector_size-1..0\]\" of instance \"DH\" and type registrador -- source is \"\"Q\[3..0\]\" (ID ula:inst)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 232 1120 1160 232 "" "" } { 304 200 352 304 "" "" } { 192 200 352 192 "" "" } { 192 200 200 304 "" "" } { -24 200 352 -24 "" "" } { 88 200 352 88 "" "" } { -24 200 200 88 "" "" } { 88 200 200 192 "" "" } { 512 200 352 512 "" "" } { 232 1160 1160 600 "" "" } { 600 200 1160 600 "" "" } { 512 200 200 600 "" "" } { 400 200 352 400 "" "" } { 304 200 200 400 "" "" } { 400 200 200 512 "" "" } { 184 952 1120 296 "inst" "" } { -56 352 600 56 "DH" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760030 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "d\[vector_size-1..0\] registrador UH \"Q\[3..0\]\" (ID ula:inst) " "Width mismatch in port \"d\[vector_size-1..0\]\" of instance \"UH\" and type registrador -- source is \"\"Q\[3..0\]\" (ID ula:inst)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 232 1120 1160 232 "" "" } { 304 200 352 304 "" "" } { 192 200 352 192 "" "" } { 192 200 200 304 "" "" } { -24 200 352 -24 "" "" } { 88 200 352 88 "" "" } { -24 200 200 88 "" "" } { 88 200 200 192 "" "" } { 512 200 352 512 "" "" } { 232 1160 1160 600 "" "" } { 600 200 1160 600 "" "" } { 512 200 200 600 "" "" } { 400 200 352 400 "" "" } { 304 200 200 400 "" "" } { 400 200 200 512 "" "" } { 184 952 1120 296 "inst" "" } { 56 352 600 168 "UH" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760030 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "d\[vector_size-1..0\] registrador DM \"Q\[3..0\]\" (ID ula:inst) " "Width mismatch in port \"d\[vector_size-1..0\]\" of instance \"DM\" and type registrador -- source is \"\"Q\[3..0\]\" (ID ula:inst)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 232 1120 1160 232 "" "" } { 304 200 352 304 "" "" } { 192 200 352 192 "" "" } { 192 200 200 304 "" "" } { -24 200 352 -24 "" "" } { 88 200 352 88 "" "" } { -24 200 200 88 "" "" } { 88 200 200 192 "" "" } { 512 200 352 512 "" "" } { 232 1160 1160 600 "" "" } { 600 200 1160 600 "" "" } { 512 200 200 600 "" "" } { 400 200 352 400 "" "" } { 304 200 200 400 "" "" } { 400 200 200 512 "" "" } { 184 952 1120 296 "inst" "" } { 160 352 600 272 "DM" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760030 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "d\[vector_size-1..0\] registrador UM \"Q\[3..0\]\" (ID ula:inst) " "Width mismatch in port \"d\[vector_size-1..0\]\" of instance \"UM\" and type registrador -- source is \"\"Q\[3..0\]\" (ID ula:inst)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 232 1120 1160 232 "" "" } { 304 200 352 304 "" "" } { 192 200 352 192 "" "" } { 192 200 200 304 "" "" } { -24 200 352 -24 "" "" } { 88 200 352 88 "" "" } { -24 200 200 88 "" "" } { 88 200 200 192 "" "" } { 512 200 352 512 "" "" } { 232 1160 1160 600 "" "" } { 600 200 1160 600 "" "" } { 512 200 200 600 "" "" } { 400 200 352 400 "" "" } { 304 200 200 400 "" "" } { 400 200 200 512 "" "" } { 184 952 1120 296 "inst" "" } { 272 352 600 384 "UM" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760030 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "d\[vector_size-1..0\] registrador DS \"Q\[3..0\]\" (ID ula:inst) " "Width mismatch in port \"d\[vector_size-1..0\]\" of instance \"DS\" and type registrador -- source is \"\"Q\[3..0\]\" (ID ula:inst)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 232 1120 1160 232 "" "" } { 304 200 352 304 "" "" } { 192 200 352 192 "" "" } { 192 200 200 304 "" "" } { -24 200 352 -24 "" "" } { 88 200 352 88 "" "" } { -24 200 200 88 "" "" } { 88 200 200 192 "" "" } { 512 200 352 512 "" "" } { 232 1160 1160 600 "" "" } { 600 200 1160 600 "" "" } { 512 200 200 600 "" "" } { 400 200 352 400 "" "" } { 304 200 200 400 "" "" } { 400 200 200 512 "" "" } { 184 952 1120 296 "inst" "" } { 368 352 600 480 "DS" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760030 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "d\[vector_size-1..0\] registrador US \"Q\[3..0\]\" (ID ula:inst) " "Width mismatch in port \"d\[vector_size-1..0\]\" of instance \"US\" and type registrador -- source is \"\"Q\[3..0\]\" (ID ula:inst)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 232 1120 1160 232 "" "" } { 304 200 352 304 "" "" } { 192 200 352 192 "" "" } { 192 200 200 304 "" "" } { -24 200 352 -24 "" "" } { 88 200 352 88 "" "" } { -24 200 200 88 "" "" } { 88 200 200 192 "" "" } { 512 200 352 512 "" "" } { 232 1160 1160 600 "" "" } { 600 200 1160 600 "" "" } { 512 200 200 600 "" "" } { 400 200 352 400 "" "" } { 304 200 200 400 "" "" } { 400 200 200 512 "" "" } { 184 952 1120 296 "inst" "" } { 480 352 600 592 "US" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760030 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[3..0\] comp comp_DH \"q\[4..0\]\" (ID registrador:DH) " "Width mismatch in port \"A\[3..0\]\" of instance \"comp_DH\" and type comp -- source is \"\"q\[4..0\]\" (ID registrador:DH)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -16 -824 -824 776 "" "" } { 776 -824 648 776 "" "" } { -24 648 648 776 "" "" } { -16 -824 -672 -16 "" "" } { -24 600 648 -24 "" "" } { -24 648 728 -24 "" "" } { -24 728 728 264 "" "" } { -56 352 600 56 "DH" "" } { -48 -672 -536 64 "comp_DH" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760030 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[3..0\] comp comp_UH \"q\[4..0\]\" (ID registrador:UH) " "Width mismatch in port \"A\[3..0\]\" of instance \"comp_UH\" and type comp -- source is \"\"q\[4..0\]\" (ID registrador:UH)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 760 -816 640 760 "" "" } { 88 640 640 760 "" "" } { 88 600 640 88 "" "" } { 88 640 712 88 "" "" } { 96 -816 -672 96 "" "" } { 96 -816 -816 760 "" "" } { 280 712 728 280 "" "" } { 88 712 712 280 "" "" } { 56 352 600 168 "UH" "" } { 64 -672 -536 176 "comp_UH" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760030 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[3..0\] comp comp_DM \"q\[4..0\]\" (ID registrador:DM) " "Width mismatch in port \"A\[3..0\]\" of instance \"comp_DM\" and type comp -- source is \"\"q\[4..0\]\" (ID registrador:DM)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 744 -808 632 744 "" "" } { 192 632 632 744 "" "" } { 192 600 632 192 "" "" } { 192 632 696 192 "" "" } { 208 -808 -672 208 "" "" } { 208 -808 -808 744 "" "" } { 296 696 728 296 "" "" } { 192 696 696 296 "" "" } { 160 352 600 272 "DM" "" } { 176 -672 -536 288 "comp_DM" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760030 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[3..0\] comp comp_UM \"q\[4..0\]\" (ID registrador:UM) " "Width mismatch in port \"A\[3..0\]\" of instance \"comp_UM\" and type comp -- source is \"\"q\[4..0\]\" (ID registrador:UM)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 728 -800 624 728 "" "" } { 304 600 624 304 "" "" } { 320 -800 -672 320 "" "" } { 320 -800 -800 728 "" "" } { 312 624 728 312 "" "" } { 304 624 624 312 "" "" } { 312 624 624 728 "" "" } { 272 352 600 384 "UM" "" } { 288 -672 -536 400 "comp_UM" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760030 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[3..0\] comp comp_DS \"q\[4..0\]\" (ID registrador:DS) " "Width mismatch in port \"A\[3..0\]\" of instance \"comp_DS\" and type comp -- source is \"\"q\[4..0\]\" (ID registrador:DS)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 712 -792 616 712 "" "" } { 408 616 696 408 "" "" } { 432 -792 -672 432 "" "" } { 432 -792 -792 712 "" "" } { 328 696 728 328 "" "" } { 328 696 696 408 "" "" } { 400 600 616 400 "" "" } { 400 616 616 408 "" "" } { 408 616 616 712 "" "" } { 368 352 600 480 "DS" "" } { 400 -672 -536 512 "comp_DS" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760030 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[3..0\] comp comp_US \"q\[4..0\]\" (ID registrador:US) " "Width mismatch in port \"A\[3..0\]\" of instance \"comp_US\" and type comp -- source is \"\"q\[4..0\]\" (ID registrador:US)\"" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 696 -776 608 696 "" "" } { 512 608 608 696 "" "" } { 512 600 608 512 "" "" } { 512 608 704 512 "" "" } { 536 704 752 536 "" "" } { 544 -776 -776 696 "" "" } { 544 -776 -672 544 "" "" } { 344 704 728 344 "" "" } { 344 704 704 512 "" "" } { 512 704 704 536 "" "" } { 480 352 600 592 "US" "" } { 512 -672 -536 624 "comp_US" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080760032 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538080760032 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 26 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 26 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5067 " "Peak virtual memory: 5067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538080760320 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 27 17:39:20 2018 " "Processing ended: Thu Sep 27 17:39:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538080760320 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538080760320 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538080760320 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080760320 ""}
