"Node ID","Latency","Node Type","Node"
"16","4","NodeStateMachine","State Machine (CounterChain457_sm)"
"17","5","NodeStreamOffset","stream offset: -1"
"146","5","NodeStreamOffset","stream offset: -1 - pipe469_offset"
"13","4","NodeStateMachine","State Machine (pipe469_sm)"
"147","5","NodeStreamOffset","stream offset: -1 - pipe469_offset"
"63","6","NodeStreamOffset","stream offset: -1"
"148","6","NodeStreamOffset","stream offset: -1 - void474_offset"
"59","5","NodeStateMachine","State Machine (void474_sm)"
"149","5","NodeStreamOffset","stream offset: -1 - void474_offset"
"76","5","NodeCounterV1","Counter(NUMERIC_INCREMENTING)\nInc: 1\nReset: 0\nInit: 0"
"77","5","NodeStreamOffset","stream offset: -1"
"1","4","NodeStateMachine","State Machine (mainSm)"
"8","4","NodeStateMachine","State Machine (void476_sm)"
"9","5","NodeStreamOffset","stream offset: -1"
"23","4","NodeSlice","[1:0]"
"24","4","NodeReinterpret","<{HWOffsetFix:2, 0, UNSIGNED}>"
"142","4","NodeReinterpret","<{HWRawBits:2}>"
"28","4","NodeMux","MUX"
"30","5","NodeSlice","[6:2]"
"31","5","NodeReinterpret","<{HWOffsetFix:5, 0, UNSIGNED}>"
"19","4","NodeMul","*"
"20","4","NodeMul","*"
"21","4","NodeMul","*"
"22","4","NodeMul","*"
"29","6","NodeMux","MUX"
"116","7","NodeRAM","RAM(RAM_TWO_PORT)"
"32","4","NodeSlice","[1:0]"
"33","4","NodeReinterpret","<{HWOffsetFix:2, 0, UNSIGNED}>"
"143","4","NodeReinterpret","<{HWRawBits:2}>"
"37","4","NodeMux","MUX"
"39","5","NodeSlice","[6:2]"
"40","5","NodeReinterpret","<{HWOffsetFix:5, 0, UNSIGNED}>"
"38","6","NodeMux","MUX"
"117","7","NodeRAM","RAM(RAM_TWO_PORT)"
"41","4","NodeSlice","[1:0]"
"42","4","NodeReinterpret","<{HWOffsetFix:2, 0, UNSIGNED}>"
"144","4","NodeReinterpret","<{HWRawBits:2}>"
"46","4","NodeMux","MUX"
"48","5","NodeSlice","[6:2]"
"49","5","NodeReinterpret","<{HWOffsetFix:5, 0, UNSIGNED}>"
"47","6","NodeMux","MUX"
"118","7","NodeRAM","RAM(RAM_TWO_PORT)"
"50","4","NodeSlice","[1:0]"
"51","4","NodeReinterpret","<{HWOffsetFix:2, 0, UNSIGNED}>"
"145","4","NodeReinterpret","<{HWRawBits:2}>"
"55","4","NodeMux","MUX"
"57","5","NodeSlice","[6:2]"
"58","5","NodeReinterpret","<{HWOffsetFix:5, 0, UNSIGNED}>"
"56","6","NodeMux","MUX"
"119","7","NodeRAM","RAM(RAM_TWO_PORT)"
"73","9","NodeMux","MUX"
"74","10","NodeOutputMappedReg","Scalar output (argout452)"
"79","5","NodeEq","=="
"80","6","NodeAnd","&"
"98","7","NodeAnd","&"
"107","6","NodeReinterpret","<{HWRawBits:1}>"
"108","7","NodeCat","@"
"99","7","NodeOutput","Output(intrCmd)"
"110","4","NodeOutputMappedReg","Scalar output (cycles)"
"114","6","NodeAnd","&"
"115","6","NodeOutput","Output(intrStream)"
"122","10","NodeCounterV1","Counter(NUMERIC_INCREMENTING)\nInc: 1\nReset: 0\nInit: 0"
"123","10","NodeStreamOffset","stream offset: 1"
"125","11","NodeOutputMappedReg","Scalar output (current_run_cycle_count)"
"128","0","NodeCounterV1","Counter(NUMERIC_INCREMENTING)\nInc: 1\nReset: 0\nInit: 0"
"131","0","NodeEq","=="
"129","1","NodeFlush","flush on trigger"
