{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "10f3a75c_6b669737",
        "filename": "plat/xilinx/versal/pm_service/pm_client.c",
        "patchSetId": 2
      },
      "lineNbr": 153,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2021-08-13T19:18:40Z",
      "side": 1,
      "message": "This function return an enum which is being mapped to ret. Is it intentional?",
      "range": {
        "startLine": 153,
        "startChar": 10,
        "endLine": 153,
        "endChar": 30
      },
      "revId": "6c1994c03ebb2ac1665ce346615dec65e2cf97c4",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "011625d6_8c9a0afb",
        "filename": "plat/xilinx/versal/pm_service/pm_client.c",
        "patchSetId": 2
      },
      "lineNbr": 153,
      "author": {
        "id": 1000534
      },
      "writtenOn": "2021-08-25T09:20:37Z",
      "side": 1,
      "message": "I will change type of ret variable as enum in patch-set 3.",
      "parentUuid": "10f3a75c_6b669737",
      "range": {
        "startLine": 153,
        "startChar": 10,
        "endLine": 153,
        "endChar": 30
      },
      "revId": "6c1994c03ebb2ac1665ce346615dec65e2cf97c4",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "f8ce18ed_e070e20e",
        "filename": "plat/xilinx/versal/pm_service/pm_svc_main.c",
        "patchSetId": 2
      },
      "lineNbr": 353,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2021-08-13T19:18:40Z",
      "side": 1,
      "message": "I am curious why this OR operation needed?",
      "range": {
        "startLine": 353,
        "startChar": 22,
        "endLine": 353,
        "endChar": 45
      },
      "revId": "6c1994c03ebb2ac1665ce346615dec65e2cf97c4",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "b29a5168_f6e0afd6",
        "filename": "plat/xilinx/versal/pm_service/pm_svc_main.c",
        "patchSetId": 2
      },
      "lineNbr": 353,
      "author": {
        "id": 1000534
      },
      "writtenOn": "2021-08-25T09:20:37Z",
      "side": 1,
      "message": "This OR operation with ((uint64_t)0U \u003c\u003c 32) added to just solve MISRA violation. It doesn\u0027t have any impact on actual value as rate[n] is with type uint32_t.\n\nAre you suggest to remove this OR operation ?",
      "parentUuid": "f8ce18ed_e070e20e",
      "range": {
        "startLine": 353,
        "startChar": 22,
        "endLine": 353,
        "endChar": 45
      },
      "revId": "6c1994c03ebb2ac1665ce346615dec65e2cf97c4",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "e862c95f_84a1e0bb",
        "filename": "plat/xilinx/versal/pm_service/pm_svc_main.c",
        "patchSetId": 2
      },
      "lineNbr": 353,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2021-08-25T21:27:23Z",
      "side": 1,
      "message": "In my opinion, we can remove the OR operation. Isnt \"(uint64_t)rate[1]\" good enough to resolve the violation?",
      "parentUuid": "b29a5168_f6e0afd6",
      "range": {
        "startLine": 353,
        "startChar": 22,
        "endLine": 353,
        "endChar": 45
      },
      "revId": "6c1994c03ebb2ac1665ce346615dec65e2cf97c4",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}