// DEVCFG3
// USERID = No Setting
#pragma config PMDL1WAY = OFF            // Peripheral Module Disable Configuration (Allow only one reconfiguration)
#pragma config IOL1WAY = OFF             // Peripheral Pin Select Configuration (Allow only one reconfiguration)

// DEVCFG2
#pragma config FPLLIDIV = DIV_2         // PLL Input Divider (2x Divider)
#pragma config FPLLMUL = MUL_20         // PLL Multiplier (20x Multiplier)
#pragma config FPLLODIV = DIV_4         // System PLL Output Clock Divider (PLL Divide by 4)
//8MHz / 2 * 20 / 4   --> 20MHz
// DEVCFG1
#pragma config FNOSC = FRCPLL           // Oscillator Selection Bits (Fast RC Osc with PLL)
#pragma config FSOSCEN = OFF            // Secondary Oscillator Enable (Disabled)
#pragma config IESO = OFF               // Internal/External Switch Over (Disabled)
#pragma config POSCMOD = OFF            // Primary Oscillator Configuration (Primary osc disabled)
#pragma config OSCIOFNC = OFF           // CLKO Output Signal Active on the OSCO Pin (Disabled)
#pragma config FPBDIV = DIV_1           // Peripheral Clock Divisor (Pb_Clk is Sys_Clk/1)
#pragma config FCKSM = CSDCMD           // Clock Switching and Monitor Selection (Clock Switch Disable, FSCM Disabled)
#pragma config WDTPS = PS1048576        // Watchdog Timer Postscaler (1:1048576)
#pragma config WINDIS = OFF             // Watchdog Timer Window Enable (Watchdog Timer is in Non-Window Mode)
#pragma config FWDTEN = OFF             // Watchdog Timer Enable (WDT Disabled (SWDTEN Bit Controls))
#pragma config FWDTWINSZ = WINSZ_25     // Watchdog Timer Window Size (Window Size is 25%)

// DEVCFG0
#pragma config JTAGEN = OFF              // JTAG Enable (JTAG Port Enabled)
#pragma config ICESEL = ICS_PGx1        // ICE/ICD Comm Channel Select (Communicate on PGEC1/PGED1)
#pragma config PWP = OFF                // Program Flash Write Protect (Disable)
#pragma config BWP = OFF                // Boot Flash Write Protect bit (Protection Disabled)
#pragma config CP = OFF                 // Code Protect (Protection Disabled)

#include "definitions.h"
#include "acoustic.h"
#include "command_lib.h"

#include <xc.h>

#include <stdio.h>
#include <stdlib.h>

volatile int update = 0;
volatile unsigned char delay_array[4] = {0};
volatile unsigned char period = 250;

//#define Nop() asm( "nop" )
#define SGNLUP(u_gt_d,i_gt_u,i_lt_d) u_gt_d?(i_gt_u || i_lt_d):(i_gt_u && i_lt_d)
#define SIGNAL_UP(i,up,dn) SGNLUP(up > dn,i > up,i<dn)

void gen_LAT_vects(uint32_t *LATA_vect, uint32_t *LATB_vect) {//, uint32_t *LATC_vect){
    // TOP_A RB8
    // TOP_B RB9
    // BOT A RB4
    // BOT B RA4
    uint32_t mask_B8 = 0x0100;
    uint32_t mask_B9 = 0x0200;
    uint32_t mask_B4 = 0x0010;
    uint32_t mask_A4 = 0x0010;
    unsigned char B8_up = delay_array[0];
    unsigned char B8_down = B8_up + delay_array[1];
    if (B8_down >= period) B8_down -= period;
    unsigned char B9_up = delay_array[2];
    unsigned char B9_down = B9_up + delay_array[3];
    if (B9_down >= period) B9_down -= period;

    unsigned char B4_up = B8_up;
    unsigned char B4_down = B8_down;
    unsigned char A4_up = B9_up;
    unsigned char A4_down = B9_down;
    int i;
    for (i = 0;i < period;i++) {
        LATA_vect[i] = 0;
        LATB_vect[i] = 0;
        if (SIGNAL_UP(i,B8_up,B8_down)) LATB_vect[i] |= mask_B8;
        if (SIGNAL_UP(i,B9_up,B9_down)) LATB_vect[i] |= mask_B9;
        if (SIGNAL_UP(i,B4_up,B4_down)) LATB_vect[i] |= mask_B4;
        if (SIGNAL_UP(i,A4_up,A4_down)) LATA_vect[i] |= mask_A4;
    }
    UPDATE_LATVECT_CLR;
}

int main(int argc, char** argv) {
    InitializeSystem();
    
        initSlaveSPI();
    set_status("Hello World");
    //SPI1BUF = get_status_char();
    next_tx = get_status_char();

    TRISBbits.TRISB3 = 0;
    TRISAbits.TRISA1 = 0;
    TRISAbits.TRISA2 = 0;
    
    TRISACLR = 0x0010;//RA4
    TRISBCLR = 0x0310;//RB4,8 and 9
    

    uint32_t LATA_vect[250] = {0};
    uint32_t LATB_vect[250] = {0};
    //uint32_t LATC_vect[250] = {0};
    delay_array[0] = 0;
    delay_array[2] = 125;
    //delay_array[4] = 110;
    delay_array[1] = 125;
    delay_array[3] = 125;
    //delay_array[5] = 125;

    UPDATE_LATVECT_SET;
    while(1) {
        if (UPDATE_LATVECT) gen_LAT_vects(LATA_vect, LATB_vect);//, LATC_vect);
        LATA = LATA_vect[TMR4];
        LATB = LATB_vect[TMR4];
        //LATC = LATC_vect[TMR4];
    }
    
    return (EXIT_SUCCESS);
}

void initSlaveSPI(void)
{
    IEC1bits.SPI1EIE = 0;       // SPI interrupts disabled
    IEC1bits.SPI1RXIE = 0;
    IEC1bits.SPI1TXIE = 0;
    SPI1CON = 0;         // Turn off SPI module
     
    int rData = SPI1BUF;                // Clear the receive buffer
    IFS1bits.SPI1EIF = 0;   //Clear flags
    IFS1bits.SPI1RXIF = 0;
    IFS1bits.SPI1TXIF = 0;
    IPC7bits.SPI1IP = 0b010; //Set priority 2
    IPC7bits.SPI1IS = 0;
    IEC1bits.SPI1TXIE = 1; //Enable TX interrupt
    //IEC0SET=0x03800000; // Enable RX, TX and Error interrupts
    SPI1STATbits.SPIROV = 0;    // Clear overflow flag
    
     
    /* SPI1CON settings */
    SPI1CONbits.CKE = 1;        // Output data changes on transition from idle to active
    SPI1CONbits.SSEN = 1;       // In slave mode
    //SPI1CONbits.SRXISEL = 0b01;
    
    RPB6Rbits.RPB6R = 0b0011;//RPB6 (pin 15) SPI MISO. Also PGEC3
    TRISBbits.TRISB6 = 0;//An output
    SDI1Rbits.SDI1R = 0b0001;//RPB5 (pin 14) SPI MOSI. Also PGED3
    SS1R   = 0x00000004;//RPB7 (pin 16) SPI SS
    //TRISBbits.TRISB5 = 1;
    TRISBbits.TRISB7 = 1;
    TRISBbits.TRISB14 = 1;
    //SCK1 (pin 25) SPI CLK
    
    SPI1CONbits.ON = 1;         // Turn module on
}

void InitializeSystem(void)
{
    // PIC32MX CPU Speed Optimizations (Cache/Wait States/Peripheral Bus Clks)
    // On reset, and after c-startup:
    // - Prefetch Buffer is disabled,
    // - I Cache is disabled,
    // - PFM wait States set to max setting (7 = too slow!!!)
    // - Data Memory SRAM wait states set to max setting (1 = too slow!!!)
    
    // PBCLK - already set to SYSCLK/8 via config settings
    
    // Data Memory SRAM wait states: Default Setting = 1; set it to 0
    BMXCONbits.BMXWSDRM = 0;

    // Flash PM Wait States: MX Flash runs at 2 wait states @ 80 MHz
    //CHECONbits.PFMWS = 2;

    // Prefetch-cache: Enable prefetch for cacheable PFM instructions
    //CHECONbits.PREFEN = 1;

    ANSELA = 0;
    ANSELB = 0;
    
    /* Let Timer 2 (in 32-bit mode) be command time-out timer 
     * Timer 4 be 40kHz-timer
     */
    // Turn off the timer
    T2CONbits.TON = 0;
    T3CONbits.TON = 0;
    T4CONbits.TON = 0;
    // Pre-Scale timer 2 = 1:256 (T2Clk: 20MHz / 256 = 78.125kHz)
    T2CONbits.TCKPS = 7;
    T2CONbits.T32 = 1;
    // Pre-Scale timer 4 = 1:2 (250 equiv. to 40kHz period)
    T4CONbits.TCKPS = 1;
    
    
    TMR2 = 0;
    TMR3 = 0;
    TMR4 = 0;
    
    // Set T2 period ~ 5s
    uint32_t one_second = 78125;
    PR2 = one_second*5;
    PR4 = period;
    

    /* Initialize Timer 2 Interrupt Controller Settings */
    
    IPC3bits.T3IP = 1;// Set the interrupt priority to 1
    IFS0bits.T3IF = 0;// Reset the Timer 2 interrupt flag
    IEC0bits.T3IE = 1;// Enable interrupts from Timer 2
    /* Set Interrupt Controller for multi-vector mode */
    INTCONSET = _INTCON_MVEC_MASK;

    /* Enable Interrupt Exceptions */
    // set the CP0 status IE bit high to turn on interrupts globally
    __builtin_enable_interrupts();
    
    T4CONbits.TON = 1;
}