Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu May 05 18:23:54 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 60 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   FADC_MEM_RISE_VECTOR_0/doutb<0>
   FADC_MEM_RISE_VECTOR_0/doutb<1>
   FADC_MEM_RISE_VECTOR_0/doutb<2>
   FADC_MEM_RISE_VECTOR_0/doutb<3>
   FADC_MEM_RISE_VECTOR_0/doutb<4>
   FADC_MEM_RISE_VECTOR_0/doutb<5>
   FADC_MEM_RISE_VECTOR_0/doutb<6>
   FADC_MEM_RISE_VECTOR_0/doutb<7>
   FADC_MEM_RISE_VECTOR_1/doutb<0>
   FADC_MEM_RISE_VECTOR_1/doutb<1>
   FADC_MEM_RISE_VECTOR_1/doutb<2>
   FADC_MEM_RISE_VECTOR_1/doutb<3>
   FADC_MEM_RISE_VECTOR_1/doutb<4>
   FADC_MEM_RISE_VECTOR_1/doutb<5>
   FADC_MEM_RISE_VECTOR_1/doutb<6>
   FADC_MEM_RISE_VECTOR_1/doutb<7>
   FADC_MEM_RISE_VECTOR_2/doutb<0>
   FADC_MEM_RISE_VECTOR_2/doutb<1>
   FADC_MEM_RISE_VECTOR_2/doutb<2>
   FADC_MEM_RISE_VECTOR_2/doutb<3>
   FADC_MEM_RISE_VECTOR_2/doutb<4>
   FADC_MEM_RISE_VECTOR_2/doutb<5>
   FADC_MEM_RISE_VECTOR_2/doutb<6>
   FADC_MEM_RISE_VECTOR_2/doutb<7>
   FADC_MEM_RISE_VECTOR_3/doutb<0>
   FADC_MEM_RISE_VECTOR_3/doutb<1>
   FADC_MEM_RISE_VECTOR_3/doutb<2>
   FADC_MEM_RISE_VECTOR_3/doutb<3>
   FADC_MEM_RISE_VECTOR_3/doutb<4>
   FADC_MEM_RISE_VECTOR_3/doutb<5>
   FADC_MEM_RISE_VECTOR_3/doutb<6>
   FADC_MEM_RISE_VECTOR_3/doutb<7>
   XLXI_3432/D10
   XLXI_3432/D11
   XLXI_3432/D12
   XLXI_3432/D13
   XLXI_3432/D14
   XLXI_3432/D15
   XLXI_3432/D5
   XLXI_3432/D6
   XLXI_3432/D7
   XLXI_3432/D8
   XLXI_3432/D9
   XLXI_6051/Q<13>
   XLXI_6227/data_manager_blk/RX_DATA_FIFO/empty
   XLXI_6227/data_manager_blk/RX_DATA_INFO_FIFO/dout<4>
   XLXI_6227/data_manager_blk/RX_DATA_INFO_FIFO/dout<5>
   XLXI_6227/data_manager_blk/RX_DATA_INFO_FIFO/dout<6>
   XLXI_6227/data_manager_blk/RX_SRC_ADDR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
   XLXI_6227/data_manager_blk/RX_SRC_ADDR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
   XLXI_6227/data_manager_blk/RX_SRC_MAC_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
   XLXI_6227/data_manager_blk/RX_SRC_MAC_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
   XLXI_6227/data_manager_blk/TX_CTRL_ADDR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
   XLXI_6227/data_manager_blk/TX_CTRL_ADDR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
   XLXI_6227/data_manager_blk/TX_CTRL_FIFO/empty
   XLXI_6227/data_manager_blk/TX_CTRL_FIFO/full
   XLXI_6227/data_manager_blk/TX_CTRL_INFO_FIFO/full
   XLXI_6227/data_manager_blk/TX_CTRL_MAC_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
   XLXI_6227/data_manager_blk/TX_CTRL_MAC_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
   XLXI_6227/data_manager_blk/TX_DATA_FIFO/empty


