module test_ROM(SW, OUT, CLOCK_50);
input CLOCK_50; 
output[6:0] OUT;
input[9:0] SW; 
reg[4:0] HEX;
ROM r1(SW, CLOCK_50, HEX);
hex_to_7seg(OUT ,HEX)





endmodule; 