// Seed: 61349544
module module_0;
  reg id_1;
  ;
  always @(posedge id_1) begin : LABEL_0
    id_1 <= -1;
    wait (-1);
    if (1) disable id_2;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd46,
    parameter id_5 = 32'd13
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire _id_1;
  logic _id_5, id_6;
  assign id_6 = id_6;
  module_0 modCall_1 ();
  wire [id_1 : id_5] id_7;
  wire \id_8 ;
  assign id_4 = id_3;
  wire id_9 = id_5;
endmodule
