
Tp_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007abc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007c44  08007c44  00017c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c60  08007c60  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08007c60  08007c60  00017c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c68  08007c68  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c68  08007c68  00017c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007c6c  08007c6c  00017c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007c70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00000810  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200008a0  200008a0  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019f62  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a0b  00000000  00000000  0003a022  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001108  00000000  00000000  0003da30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fa8  00000000  00000000  0003eb38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023a55  00000000  00000000  0003fae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001700d  00000000  00000000  00063535  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb691  00000000  00000000  0007a542  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00145bd3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004878  00000000  00000000  00145c28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007c2c 	.word	0x08007c2c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08007c2c 	.word	0x08007c2c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c4:	f000 fc00 	bl	8000cc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c8:	f000 f81e 	bl	8000508 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004cc:	f000 f91a 	bl	8000704 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d0:	f000 f884 	bl	80005dc <MX_I2C1_Init>
  MX_I2S3_Init();
 80004d4:	f000 f8b0 	bl	8000638 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004d8:	f000 f8de 	bl	8000698 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004dc:	f006 ff94 	bl	8007408 <MX_USB_HOST_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004e0:	f006 ffb8 	bl	8007454 <MX_USB_HOST_Process>
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80004e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004e8:	4806      	ldr	r0, [pc, #24]	; (8000504 <main+0x44>)
 80004ea:	f000 ff4a 	bl	8001382 <HAL_GPIO_TogglePin>
    HAL_Delay(1000);
 80004ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004f2:	f000 fc5b 	bl	8000dac <HAL_Delay>
    HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80004f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004fa:	4802      	ldr	r0, [pc, #8]	; (8000504 <main+0x44>)
 80004fc:	f000 ff41 	bl	8001382 <HAL_GPIO_TogglePin>
    MX_USB_HOST_Process();
 8000500:	e7ee      	b.n	80004e0 <main+0x20>
 8000502:	bf00      	nop
 8000504:	40020c00 	.word	0x40020c00

08000508 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b094      	sub	sp, #80	; 0x50
 800050c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800050e:	f107 0320 	add.w	r3, r7, #32
 8000512:	2230      	movs	r2, #48	; 0x30
 8000514:	2100      	movs	r1, #0
 8000516:	4618      	mov	r0, r3
 8000518:	f007 fab8 	bl	8007a8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800051c:	f107 030c 	add.w	r3, r7, #12
 8000520:	2200      	movs	r2, #0
 8000522:	601a      	str	r2, [r3, #0]
 8000524:	605a      	str	r2, [r3, #4]
 8000526:	609a      	str	r2, [r3, #8]
 8000528:	60da      	str	r2, [r3, #12]
 800052a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800052c:	2300      	movs	r3, #0
 800052e:	60bb      	str	r3, [r7, #8]
 8000530:	4b28      	ldr	r3, [pc, #160]	; (80005d4 <SystemClock_Config+0xcc>)
 8000532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000534:	4a27      	ldr	r2, [pc, #156]	; (80005d4 <SystemClock_Config+0xcc>)
 8000536:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800053a:	6413      	str	r3, [r2, #64]	; 0x40
 800053c:	4b25      	ldr	r3, [pc, #148]	; (80005d4 <SystemClock_Config+0xcc>)
 800053e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000540:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000544:	60bb      	str	r3, [r7, #8]
 8000546:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000548:	2300      	movs	r3, #0
 800054a:	607b      	str	r3, [r7, #4]
 800054c:	4b22      	ldr	r3, [pc, #136]	; (80005d8 <SystemClock_Config+0xd0>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4a21      	ldr	r2, [pc, #132]	; (80005d8 <SystemClock_Config+0xd0>)
 8000552:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000556:	6013      	str	r3, [r2, #0]
 8000558:	4b1f      	ldr	r3, [pc, #124]	; (80005d8 <SystemClock_Config+0xd0>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000560:	607b      	str	r3, [r7, #4]
 8000562:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000564:	2301      	movs	r3, #1
 8000566:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000568:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800056c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800056e:	2302      	movs	r3, #2
 8000570:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000572:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000576:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000578:	2308      	movs	r3, #8
 800057a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800057c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000580:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000582:	2302      	movs	r3, #2
 8000584:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000586:	2307      	movs	r3, #7
 8000588:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800058a:	f107 0320 	add.w	r3, r7, #32
 800058e:	4618      	mov	r0, r3
 8000590:	f003 fa66 	bl	8003a60 <HAL_RCC_OscConfig>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800059a:	f000 f9b1 	bl	8000900 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800059e:	230f      	movs	r3, #15
 80005a0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005a2:	2302      	movs	r3, #2
 80005a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005a6:	2300      	movs	r3, #0
 80005a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005ae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005b4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005b6:	f107 030c 	add.w	r3, r7, #12
 80005ba:	2105      	movs	r1, #5
 80005bc:	4618      	mov	r0, r3
 80005be:	f003 fcc7 	bl	8003f50 <HAL_RCC_ClockConfig>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005c8:	f000 f99a 	bl	8000900 <Error_Handler>
  }
}
 80005cc:	bf00      	nop
 80005ce:	3750      	adds	r7, #80	; 0x50
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	40023800 	.word	0x40023800
 80005d8:	40007000 	.word	0x40007000

080005dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <MX_I2C1_Init+0x50>)
 80005e2:	4a13      	ldr	r2, [pc, #76]	; (8000630 <MX_I2C1_Init+0x54>)
 80005e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005e6:	4b11      	ldr	r3, [pc, #68]	; (800062c <MX_I2C1_Init+0x50>)
 80005e8:	4a12      	ldr	r2, [pc, #72]	; (8000634 <MX_I2C1_Init+0x58>)
 80005ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005ec:	4b0f      	ldr	r3, [pc, #60]	; (800062c <MX_I2C1_Init+0x50>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80005f2:	4b0e      	ldr	r3, [pc, #56]	; (800062c <MX_I2C1_Init+0x50>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005f8:	4b0c      	ldr	r3, [pc, #48]	; (800062c <MX_I2C1_Init+0x50>)
 80005fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000600:	4b0a      	ldr	r3, [pc, #40]	; (800062c <MX_I2C1_Init+0x50>)
 8000602:	2200      	movs	r2, #0
 8000604:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000606:	4b09      	ldr	r3, [pc, #36]	; (800062c <MX_I2C1_Init+0x50>)
 8000608:	2200      	movs	r2, #0
 800060a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800060c:	4b07      	ldr	r3, [pc, #28]	; (800062c <MX_I2C1_Init+0x50>)
 800060e:	2200      	movs	r2, #0
 8000610:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000612:	4b06      	ldr	r3, [pc, #24]	; (800062c <MX_I2C1_Init+0x50>)
 8000614:	2200      	movs	r2, #0
 8000616:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000618:	4804      	ldr	r0, [pc, #16]	; (800062c <MX_I2C1_Init+0x50>)
 800061a:	f002 fc3d 	bl	8002e98 <HAL_I2C_Init>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000624:	f000 f96c 	bl	8000900 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000628:	bf00      	nop
 800062a:	bd80      	pop	{r7, pc}
 800062c:	200000bc 	.word	0x200000bc
 8000630:	40005400 	.word	0x40005400
 8000634:	000186a0 	.word	0x000186a0

08000638 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800063c:	4b13      	ldr	r3, [pc, #76]	; (800068c <MX_I2S3_Init+0x54>)
 800063e:	4a14      	ldr	r2, [pc, #80]	; (8000690 <MX_I2S3_Init+0x58>)
 8000640:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000642:	4b12      	ldr	r3, [pc, #72]	; (800068c <MX_I2S3_Init+0x54>)
 8000644:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000648:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800064a:	4b10      	ldr	r3, [pc, #64]	; (800068c <MX_I2S3_Init+0x54>)
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000650:	4b0e      	ldr	r3, [pc, #56]	; (800068c <MX_I2S3_Init+0x54>)
 8000652:	2200      	movs	r2, #0
 8000654:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000656:	4b0d      	ldr	r3, [pc, #52]	; (800068c <MX_I2S3_Init+0x54>)
 8000658:	f44f 7200 	mov.w	r2, #512	; 0x200
 800065c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800065e:	4b0b      	ldr	r3, [pc, #44]	; (800068c <MX_I2S3_Init+0x54>)
 8000660:	4a0c      	ldr	r2, [pc, #48]	; (8000694 <MX_I2S3_Init+0x5c>)
 8000662:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000664:	4b09      	ldr	r3, [pc, #36]	; (800068c <MX_I2S3_Init+0x54>)
 8000666:	2200      	movs	r2, #0
 8000668:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800066a:	4b08      	ldr	r3, [pc, #32]	; (800068c <MX_I2S3_Init+0x54>)
 800066c:	2200      	movs	r2, #0
 800066e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <MX_I2S3_Init+0x54>)
 8000672:	2200      	movs	r2, #0
 8000674:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000676:	4805      	ldr	r0, [pc, #20]	; (800068c <MX_I2S3_Init+0x54>)
 8000678:	f002 fd52 	bl	8003120 <HAL_I2S_Init>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000682:	f000 f93d 	bl	8000900 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	20000168 	.word	0x20000168
 8000690:	40003c00 	.word	0x40003c00
 8000694:	00017700 	.word	0x00017700

08000698 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800069c:	4b17      	ldr	r3, [pc, #92]	; (80006fc <MX_SPI1_Init+0x64>)
 800069e:	4a18      	ldr	r2, [pc, #96]	; (8000700 <MX_SPI1_Init+0x68>)
 80006a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006a2:	4b16      	ldr	r3, [pc, #88]	; (80006fc <MX_SPI1_Init+0x64>)
 80006a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006aa:	4b14      	ldr	r3, [pc, #80]	; (80006fc <MX_SPI1_Init+0x64>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006b0:	4b12      	ldr	r3, [pc, #72]	; (80006fc <MX_SPI1_Init+0x64>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006b6:	4b11      	ldr	r3, [pc, #68]	; (80006fc <MX_SPI1_Init+0x64>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006bc:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <MX_SPI1_Init+0x64>)
 80006be:	2200      	movs	r2, #0
 80006c0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006c2:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <MX_SPI1_Init+0x64>)
 80006c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006c8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006ca:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <MX_SPI1_Init+0x64>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006d0:	4b0a      	ldr	r3, [pc, #40]	; (80006fc <MX_SPI1_Init+0x64>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006d6:	4b09      	ldr	r3, [pc, #36]	; (80006fc <MX_SPI1_Init+0x64>)
 80006d8:	2200      	movs	r2, #0
 80006da:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006dc:	4b07      	ldr	r3, [pc, #28]	; (80006fc <MX_SPI1_Init+0x64>)
 80006de:	2200      	movs	r2, #0
 80006e0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80006e2:	4b06      	ldr	r3, [pc, #24]	; (80006fc <MX_SPI1_Init+0x64>)
 80006e4:	220a      	movs	r2, #10
 80006e6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006e8:	4804      	ldr	r0, [pc, #16]	; (80006fc <MX_SPI1_Init+0x64>)
 80006ea:	f003 ff59 	bl	80045a0 <HAL_SPI_Init>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80006f4:	f000 f904 	bl	8000900 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006f8:	bf00      	nop
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000110 	.word	0x20000110
 8000700:	40013000 	.word	0x40013000

08000704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b08c      	sub	sp, #48	; 0x30
 8000708:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070a:	f107 031c 	add.w	r3, r7, #28
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
 8000712:	605a      	str	r2, [r3, #4]
 8000714:	609a      	str	r2, [r3, #8]
 8000716:	60da      	str	r2, [r3, #12]
 8000718:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	61bb      	str	r3, [r7, #24]
 800071e:	4b72      	ldr	r3, [pc, #456]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	4a71      	ldr	r2, [pc, #452]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 8000724:	f043 0310 	orr.w	r3, r3, #16
 8000728:	6313      	str	r3, [r2, #48]	; 0x30
 800072a:	4b6f      	ldr	r3, [pc, #444]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	f003 0310 	and.w	r3, r3, #16
 8000732:	61bb      	str	r3, [r7, #24]
 8000734:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	617b      	str	r3, [r7, #20]
 800073a:	4b6b      	ldr	r3, [pc, #428]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	4a6a      	ldr	r2, [pc, #424]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 8000740:	f043 0304 	orr.w	r3, r3, #4
 8000744:	6313      	str	r3, [r2, #48]	; 0x30
 8000746:	4b68      	ldr	r3, [pc, #416]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	f003 0304 	and.w	r3, r3, #4
 800074e:	617b      	str	r3, [r7, #20]
 8000750:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	613b      	str	r3, [r7, #16]
 8000756:	4b64      	ldr	r3, [pc, #400]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	4a63      	ldr	r2, [pc, #396]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 800075c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000760:	6313      	str	r3, [r2, #48]	; 0x30
 8000762:	4b61      	ldr	r3, [pc, #388]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	60fb      	str	r3, [r7, #12]
 8000772:	4b5d      	ldr	r3, [pc, #372]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	4a5c      	ldr	r2, [pc, #368]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 8000778:	f043 0301 	orr.w	r3, r3, #1
 800077c:	6313      	str	r3, [r2, #48]	; 0x30
 800077e:	4b5a      	ldr	r3, [pc, #360]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	f003 0301 	and.w	r3, r3, #1
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	60bb      	str	r3, [r7, #8]
 800078e:	4b56      	ldr	r3, [pc, #344]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a55      	ldr	r2, [pc, #340]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 8000794:	f043 0302 	orr.w	r3, r3, #2
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
 800079a:	4b53      	ldr	r3, [pc, #332]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	4b4f      	ldr	r3, [pc, #316]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	4a4e      	ldr	r2, [pc, #312]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 80007b0:	f043 0308 	orr.w	r3, r3, #8
 80007b4:	6313      	str	r3, [r2, #48]	; 0x30
 80007b6:	4b4c      	ldr	r3, [pc, #304]	; (80008e8 <MX_GPIO_Init+0x1e4>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	f003 0308 	and.w	r3, r3, #8
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2108      	movs	r1, #8
 80007c6:	4849      	ldr	r0, [pc, #292]	; (80008ec <MX_GPIO_Init+0x1e8>)
 80007c8:	f000 fdc2 	bl	8001350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007cc:	2201      	movs	r2, #1
 80007ce:	2101      	movs	r1, #1
 80007d0:	4847      	ldr	r0, [pc, #284]	; (80008f0 <MX_GPIO_Init+0x1ec>)
 80007d2:	f000 fdbd 	bl	8001350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007d6:	2200      	movs	r2, #0
 80007d8:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007dc:	4845      	ldr	r0, [pc, #276]	; (80008f4 <MX_GPIO_Init+0x1f0>)
 80007de:	f000 fdb7 	bl	8001350 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007e2:	2308      	movs	r3, #8
 80007e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e6:	2301      	movs	r3, #1
 80007e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	2300      	movs	r3, #0
 80007ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ee:	2300      	movs	r3, #0
 80007f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80007f2:	f107 031c 	add.w	r3, r7, #28
 80007f6:	4619      	mov	r1, r3
 80007f8:	483c      	ldr	r0, [pc, #240]	; (80008ec <MX_GPIO_Init+0x1e8>)
 80007fa:	f000 fc0d 	bl	8001018 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80007fe:	2301      	movs	r3, #1
 8000800:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000802:	2301      	movs	r3, #1
 8000804:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000806:	2300      	movs	r3, #0
 8000808:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080a:	2300      	movs	r3, #0
 800080c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800080e:	f107 031c 	add.w	r3, r7, #28
 8000812:	4619      	mov	r1, r3
 8000814:	4836      	ldr	r0, [pc, #216]	; (80008f0 <MX_GPIO_Init+0x1ec>)
 8000816:	f000 fbff 	bl	8001018 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800081a:	2308      	movs	r3, #8
 800081c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800081e:	2302      	movs	r3, #2
 8000820:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000826:	2300      	movs	r3, #0
 8000828:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800082a:	2305      	movs	r3, #5
 800082c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800082e:	f107 031c 	add.w	r3, r7, #28
 8000832:	4619      	mov	r1, r3
 8000834:	482e      	ldr	r0, [pc, #184]	; (80008f0 <MX_GPIO_Init+0x1ec>)
 8000836:	f000 fbef 	bl	8001018 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800083a:	2301      	movs	r3, #1
 800083c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800083e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000842:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000848:	f107 031c 	add.w	r3, r7, #28
 800084c:	4619      	mov	r1, r3
 800084e:	482a      	ldr	r0, [pc, #168]	; (80008f8 <MX_GPIO_Init+0x1f4>)
 8000850:	f000 fbe2 	bl	8001018 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000854:	2304      	movs	r3, #4
 8000856:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000858:	2300      	movs	r3, #0
 800085a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000860:	f107 031c 	add.w	r3, r7, #28
 8000864:	4619      	mov	r1, r3
 8000866:	4825      	ldr	r0, [pc, #148]	; (80008fc <MX_GPIO_Init+0x1f8>)
 8000868:	f000 fbd6 	bl	8001018 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800086c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000872:	2302      	movs	r3, #2
 8000874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087a:	2300      	movs	r3, #0
 800087c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800087e:	2305      	movs	r3, #5
 8000880:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000882:	f107 031c 	add.w	r3, r7, #28
 8000886:	4619      	mov	r1, r3
 8000888:	481c      	ldr	r0, [pc, #112]	; (80008fc <MX_GPIO_Init+0x1f8>)
 800088a:	f000 fbc5 	bl	8001018 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800088e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000892:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000894:	2301      	movs	r3, #1
 8000896:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089c:	2300      	movs	r3, #0
 800089e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008a0:	f107 031c 	add.w	r3, r7, #28
 80008a4:	4619      	mov	r1, r3
 80008a6:	4813      	ldr	r0, [pc, #76]	; (80008f4 <MX_GPIO_Init+0x1f0>)
 80008a8:	f000 fbb6 	bl	8001018 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80008ac:	2320      	movs	r3, #32
 80008ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b0:	2300      	movs	r3, #0
 80008b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4619      	mov	r1, r3
 80008be:	480d      	ldr	r0, [pc, #52]	; (80008f4 <MX_GPIO_Init+0x1f0>)
 80008c0:	f000 fbaa 	bl	8001018 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80008c4:	2302      	movs	r3, #2
 80008c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008c8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80008d2:	f107 031c 	add.w	r3, r7, #28
 80008d6:	4619      	mov	r1, r3
 80008d8:	4804      	ldr	r0, [pc, #16]	; (80008ec <MX_GPIO_Init+0x1e8>)
 80008da:	f000 fb9d 	bl	8001018 <HAL_GPIO_Init>

}
 80008de:	bf00      	nop
 80008e0:	3730      	adds	r7, #48	; 0x30
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40023800 	.word	0x40023800
 80008ec:	40021000 	.word	0x40021000
 80008f0:	40020800 	.word	0x40020800
 80008f4:	40020c00 	.word	0x40020c00
 80008f8:	40020000 	.word	0x40020000
 80008fc:	40020400 	.word	0x40020400

08000900 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000904:	b672      	cpsid	i
}
 8000906:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000908:	e7fe      	b.n	8000908 <Error_Handler+0x8>
	...

0800090c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
 8000916:	4b10      	ldr	r3, [pc, #64]	; (8000958 <HAL_MspInit+0x4c>)
 8000918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800091a:	4a0f      	ldr	r2, [pc, #60]	; (8000958 <HAL_MspInit+0x4c>)
 800091c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000920:	6453      	str	r3, [r2, #68]	; 0x44
 8000922:	4b0d      	ldr	r3, [pc, #52]	; (8000958 <HAL_MspInit+0x4c>)
 8000924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000926:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	603b      	str	r3, [r7, #0]
 8000932:	4b09      	ldr	r3, [pc, #36]	; (8000958 <HAL_MspInit+0x4c>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000936:	4a08      	ldr	r2, [pc, #32]	; (8000958 <HAL_MspInit+0x4c>)
 8000938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800093c:	6413      	str	r3, [r2, #64]	; 0x40
 800093e:	4b06      	ldr	r3, [pc, #24]	; (8000958 <HAL_MspInit+0x4c>)
 8000940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800094a:	2007      	movs	r0, #7
 800094c:	f000 fb22 	bl	8000f94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000950:	bf00      	nop
 8000952:	3708      	adds	r7, #8
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40023800 	.word	0x40023800

0800095c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08a      	sub	sp, #40	; 0x28
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a19      	ldr	r2, [pc, #100]	; (80009e0 <HAL_I2C_MspInit+0x84>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d12c      	bne.n	80009d8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	613b      	str	r3, [r7, #16]
 8000982:	4b18      	ldr	r3, [pc, #96]	; (80009e4 <HAL_I2C_MspInit+0x88>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	4a17      	ldr	r2, [pc, #92]	; (80009e4 <HAL_I2C_MspInit+0x88>)
 8000988:	f043 0302 	orr.w	r3, r3, #2
 800098c:	6313      	str	r3, [r2, #48]	; 0x30
 800098e:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <HAL_I2C_MspInit+0x88>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	f003 0302 	and.w	r3, r3, #2
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800099a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800099e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009a0:	2312      	movs	r3, #18
 80009a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009a4:	2301      	movs	r3, #1
 80009a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a8:	2300      	movs	r3, #0
 80009aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009ac:	2304      	movs	r3, #4
 80009ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b0:	f107 0314 	add.w	r3, r7, #20
 80009b4:	4619      	mov	r1, r3
 80009b6:	480c      	ldr	r0, [pc, #48]	; (80009e8 <HAL_I2C_MspInit+0x8c>)
 80009b8:	f000 fb2e 	bl	8001018 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009bc:	2300      	movs	r3, #0
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	4b08      	ldr	r3, [pc, #32]	; (80009e4 <HAL_I2C_MspInit+0x88>)
 80009c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c4:	4a07      	ldr	r2, [pc, #28]	; (80009e4 <HAL_I2C_MspInit+0x88>)
 80009c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009ca:	6413      	str	r3, [r2, #64]	; 0x40
 80009cc:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <HAL_I2C_MspInit+0x88>)
 80009ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009d4:	60fb      	str	r3, [r7, #12]
 80009d6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80009d8:	bf00      	nop
 80009da:	3728      	adds	r7, #40	; 0x28
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40005400 	.word	0x40005400
 80009e4:	40023800 	.word	0x40023800
 80009e8:	40020400 	.word	0x40020400

080009ec <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b08e      	sub	sp, #56	; 0x38
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	605a      	str	r2, [r3, #4]
 80009fe:	609a      	str	r2, [r3, #8]
 8000a00:	60da      	str	r2, [r3, #12]
 8000a02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a04:	f107 0314 	add.w	r3, r7, #20
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4a31      	ldr	r2, [pc, #196]	; (8000adc <HAL_I2S_MspInit+0xf0>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d15a      	bne.n	8000ad2 <HAL_I2S_MspInit+0xe6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000a20:	23c0      	movs	r3, #192	; 0xc0
 8000a22:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000a24:	2302      	movs	r3, #2
 8000a26:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a28:	f107 0314 	add.w	r3, r7, #20
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f003 fc77 	bl	8004320 <HAL_RCCEx_PeriphCLKConfig>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000a38:	f7ff ff62 	bl	8000900 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	613b      	str	r3, [r7, #16]
 8000a40:	4b27      	ldr	r3, [pc, #156]	; (8000ae0 <HAL_I2S_MspInit+0xf4>)
 8000a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a44:	4a26      	ldr	r2, [pc, #152]	; (8000ae0 <HAL_I2S_MspInit+0xf4>)
 8000a46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a4a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a4c:	4b24      	ldr	r3, [pc, #144]	; (8000ae0 <HAL_I2S_MspInit+0xf4>)
 8000a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	4b20      	ldr	r3, [pc, #128]	; (8000ae0 <HAL_I2S_MspInit+0xf4>)
 8000a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a60:	4a1f      	ldr	r2, [pc, #124]	; (8000ae0 <HAL_I2S_MspInit+0xf4>)
 8000a62:	f043 0301 	orr.w	r3, r3, #1
 8000a66:	6313      	str	r3, [r2, #48]	; 0x30
 8000a68:	4b1d      	ldr	r3, [pc, #116]	; (8000ae0 <HAL_I2S_MspInit+0xf4>)
 8000a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6c:	f003 0301 	and.w	r3, r3, #1
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a74:	2300      	movs	r3, #0
 8000a76:	60bb      	str	r3, [r7, #8]
 8000a78:	4b19      	ldr	r3, [pc, #100]	; (8000ae0 <HAL_I2S_MspInit+0xf4>)
 8000a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7c:	4a18      	ldr	r2, [pc, #96]	; (8000ae0 <HAL_I2S_MspInit+0xf4>)
 8000a7e:	f043 0304 	orr.w	r3, r3, #4
 8000a82:	6313      	str	r3, [r2, #48]	; 0x30
 8000a84:	4b16      	ldr	r3, [pc, #88]	; (8000ae0 <HAL_I2S_MspInit+0xf4>)
 8000a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a88:	f003 0304 	and.w	r3, r3, #4
 8000a8c:	60bb      	str	r3, [r7, #8]
 8000a8e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000a90:	2310      	movs	r3, #16
 8000a92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a94:	2302      	movs	r3, #2
 8000a96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000aa0:	2306      	movs	r3, #6
 8000aa2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000aa4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	480e      	ldr	r0, [pc, #56]	; (8000ae4 <HAL_I2S_MspInit+0xf8>)
 8000aac:	f000 fab4 	bl	8001018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000ab0:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ac2:	2306      	movs	r3, #6
 8000ac4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ac6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aca:	4619      	mov	r1, r3
 8000acc:	4806      	ldr	r0, [pc, #24]	; (8000ae8 <HAL_I2S_MspInit+0xfc>)
 8000ace:	f000 faa3 	bl	8001018 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000ad2:	bf00      	nop
 8000ad4:	3738      	adds	r7, #56	; 0x38
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40003c00 	.word	0x40003c00
 8000ae0:	40023800 	.word	0x40023800
 8000ae4:	40020000 	.word	0x40020000
 8000ae8:	40020800 	.word	0x40020800

08000aec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b08a      	sub	sp, #40	; 0x28
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af4:	f107 0314 	add.w	r3, r7, #20
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	605a      	str	r2, [r3, #4]
 8000afe:	609a      	str	r2, [r3, #8]
 8000b00:	60da      	str	r2, [r3, #12]
 8000b02:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a19      	ldr	r2, [pc, #100]	; (8000b70 <HAL_SPI_MspInit+0x84>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d12b      	bne.n	8000b66 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	613b      	str	r3, [r7, #16]
 8000b12:	4b18      	ldr	r3, [pc, #96]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b16:	4a17      	ldr	r2, [pc, #92]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b1c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b1e:	4b15      	ldr	r3, [pc, #84]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b26:	613b      	str	r3, [r7, #16]
 8000b28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b32:	4a10      	ldr	r2, [pc, #64]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b34:	f043 0301 	orr.w	r3, r3, #1
 8000b38:	6313      	str	r3, [r2, #48]	; 0x30
 8000b3a:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000b46:	23e0      	movs	r3, #224	; 0xe0
 8000b48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b52:	2300      	movs	r3, #0
 8000b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b56:	2305      	movs	r3, #5
 8000b58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5a:	f107 0314 	add.w	r3, r7, #20
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4805      	ldr	r0, [pc, #20]	; (8000b78 <HAL_SPI_MspInit+0x8c>)
 8000b62:	f000 fa59 	bl	8001018 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b66:	bf00      	nop
 8000b68:	3728      	adds	r7, #40	; 0x28
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40013000 	.word	0x40013000
 8000b74:	40023800 	.word	0x40023800
 8000b78:	40020000 	.word	0x40020000

08000b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <NMI_Handler+0x4>

08000b82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b86:	e7fe      	b.n	8000b86 <HardFault_Handler+0x4>

08000b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <MemManage_Handler+0x4>

08000b8e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b92:	e7fe      	b.n	8000b92 <BusFault_Handler+0x4>

08000b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b98:	e7fe      	b.n	8000b98 <UsageFault_Handler+0x4>

08000b9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc8:	f000 f8d0 	bl	8000d6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000bd4:	4802      	ldr	r0, [pc, #8]	; (8000be0 <OTG_FS_IRQHandler+0x10>)
 8000bd6:	f000 fe59 	bl	800188c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	2000058c 	.word	0x2000058c

08000be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b086      	sub	sp, #24
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bec:	4a14      	ldr	r2, [pc, #80]	; (8000c40 <_sbrk+0x5c>)
 8000bee:	4b15      	ldr	r3, [pc, #84]	; (8000c44 <_sbrk+0x60>)
 8000bf0:	1ad3      	subs	r3, r2, r3
 8000bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf8:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <_sbrk+0x64>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d102      	bne.n	8000c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c00:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <_sbrk+0x64>)
 8000c02:	4a12      	ldr	r2, [pc, #72]	; (8000c4c <_sbrk+0x68>)
 8000c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c06:	4b10      	ldr	r3, [pc, #64]	; (8000c48 <_sbrk+0x64>)
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4413      	add	r3, r2
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d207      	bcs.n	8000c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c14:	f006 ff00 	bl	8007a18 <__errno>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	220c      	movs	r2, #12
 8000c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c22:	e009      	b.n	8000c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <_sbrk+0x64>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c2a:	4b07      	ldr	r3, [pc, #28]	; (8000c48 <_sbrk+0x64>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4413      	add	r3, r2
 8000c32:	4a05      	ldr	r2, [pc, #20]	; (8000c48 <_sbrk+0x64>)
 8000c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c36:	68fb      	ldr	r3, [r7, #12]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	20020000 	.word	0x20020000
 8000c44:	00000400 	.word	0x00000400
 8000c48:	200000ac 	.word	0x200000ac
 8000c4c:	200008a0 	.word	0x200008a0

08000c50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c54:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <SystemInit+0x20>)
 8000c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c5a:	4a05      	ldr	r2, [pc, #20]	; (8000c70 <SystemInit+0x20>)
 8000c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	e000ed00 	.word	0xe000ed00

08000c74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c78:	480d      	ldr	r0, [pc, #52]	; (8000cb0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c7a:	490e      	ldr	r1, [pc, #56]	; (8000cb4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c7c:	4a0e      	ldr	r2, [pc, #56]	; (8000cb8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c80:	e002      	b.n	8000c88 <LoopCopyDataInit>

08000c82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c86:	3304      	adds	r3, #4

08000c88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c8c:	d3f9      	bcc.n	8000c82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c8e:	4a0b      	ldr	r2, [pc, #44]	; (8000cbc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c90:	4c0b      	ldr	r4, [pc, #44]	; (8000cc0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c94:	e001      	b.n	8000c9a <LoopFillZerobss>

08000c96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c98:	3204      	adds	r2, #4

08000c9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c9c:	d3fb      	bcc.n	8000c96 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c9e:	f7ff ffd7 	bl	8000c50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ca2:	f006 febf 	bl	8007a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ca6:	f7ff fc0b 	bl	80004c0 <main>
  bx  lr    
 8000caa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000cac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb4:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000cb8:	08007c70 	.word	0x08007c70
  ldr r2, =_sbss
 8000cbc:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000cc0:	200008a0 	.word	0x200008a0

08000cc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cc4:	e7fe      	b.n	8000cc4 <ADC_IRQHandler>
	...

08000cc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ccc:	4b0e      	ldr	r3, [pc, #56]	; (8000d08 <HAL_Init+0x40>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a0d      	ldr	r2, [pc, #52]	; (8000d08 <HAL_Init+0x40>)
 8000cd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	; (8000d08 <HAL_Init+0x40>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a0a      	ldr	r2, [pc, #40]	; (8000d08 <HAL_Init+0x40>)
 8000cde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ce2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ce4:	4b08      	ldr	r3, [pc, #32]	; (8000d08 <HAL_Init+0x40>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a07      	ldr	r2, [pc, #28]	; (8000d08 <HAL_Init+0x40>)
 8000cea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf0:	2003      	movs	r0, #3
 8000cf2:	f000 f94f 	bl	8000f94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	f000 f808 	bl	8000d0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cfc:	f7ff fe06 	bl	800090c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	40023c00 	.word	0x40023c00

08000d0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d14:	4b12      	ldr	r3, [pc, #72]	; (8000d60 <HAL_InitTick+0x54>)
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	4b12      	ldr	r3, [pc, #72]	; (8000d64 <HAL_InitTick+0x58>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f000 f967 	bl	8000ffe <HAL_SYSTICK_Config>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	e00e      	b.n	8000d58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2b0f      	cmp	r3, #15
 8000d3e:	d80a      	bhi.n	8000d56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d40:	2200      	movs	r2, #0
 8000d42:	6879      	ldr	r1, [r7, #4]
 8000d44:	f04f 30ff 	mov.w	r0, #4294967295
 8000d48:	f000 f92f 	bl	8000faa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d4c:	4a06      	ldr	r2, [pc, #24]	; (8000d68 <HAL_InitTick+0x5c>)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d52:	2300      	movs	r3, #0
 8000d54:	e000      	b.n	8000d58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20000000 	.word	0x20000000
 8000d64:	20000008 	.word	0x20000008
 8000d68:	20000004 	.word	0x20000004

08000d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d70:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <HAL_IncTick+0x20>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	461a      	mov	r2, r3
 8000d76:	4b06      	ldr	r3, [pc, #24]	; (8000d90 <HAL_IncTick+0x24>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	4a04      	ldr	r2, [pc, #16]	; (8000d90 <HAL_IncTick+0x24>)
 8000d7e:	6013      	str	r3, [r2, #0]
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	20000008 	.word	0x20000008
 8000d90:	200001b0 	.word	0x200001b0

08000d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return uwTick;
 8000d98:	4b03      	ldr	r3, [pc, #12]	; (8000da8 <HAL_GetTick+0x14>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	200001b0 	.word	0x200001b0

08000dac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000db4:	f7ff ffee 	bl	8000d94 <HAL_GetTick>
 8000db8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dc4:	d005      	beq.n	8000dd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dc6:	4b0a      	ldr	r3, [pc, #40]	; (8000df0 <HAL_Delay+0x44>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	461a      	mov	r2, r3
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	4413      	add	r3, r2
 8000dd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dd2:	bf00      	nop
 8000dd4:	f7ff ffde 	bl	8000d94 <HAL_GetTick>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	68fa      	ldr	r2, [r7, #12]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d8f7      	bhi.n	8000dd4 <HAL_Delay+0x28>
  {
  }
}
 8000de4:	bf00      	nop
 8000de6:	bf00      	nop
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	20000008 	.word	0x20000008

08000df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f003 0307 	and.w	r3, r3, #7
 8000e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e04:	4b0c      	ldr	r3, [pc, #48]	; (8000e38 <__NVIC_SetPriorityGrouping+0x44>)
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e0a:	68ba      	ldr	r2, [r7, #8]
 8000e0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e10:	4013      	ands	r3, r2
 8000e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e26:	4a04      	ldr	r2, [pc, #16]	; (8000e38 <__NVIC_SetPriorityGrouping+0x44>)
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	60d3      	str	r3, [r2, #12]
}
 8000e2c:	bf00      	nop
 8000e2e:	3714      	adds	r7, #20
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e40:	4b04      	ldr	r3, [pc, #16]	; (8000e54 <__NVIC_GetPriorityGrouping+0x18>)
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	0a1b      	lsrs	r3, r3, #8
 8000e46:	f003 0307 	and.w	r3, r3, #7
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	db0b      	blt.n	8000e82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	f003 021f 	and.w	r2, r3, #31
 8000e70:	4907      	ldr	r1, [pc, #28]	; (8000e90 <__NVIC_EnableIRQ+0x38>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	095b      	lsrs	r3, r3, #5
 8000e78:	2001      	movs	r0, #1
 8000e7a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	e000e100 	.word	0xe000e100

08000e94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	6039      	str	r1, [r7, #0]
 8000e9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	db0a      	blt.n	8000ebe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	b2da      	uxtb	r2, r3
 8000eac:	490c      	ldr	r1, [pc, #48]	; (8000ee0 <__NVIC_SetPriority+0x4c>)
 8000eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb2:	0112      	lsls	r2, r2, #4
 8000eb4:	b2d2      	uxtb	r2, r2
 8000eb6:	440b      	add	r3, r1
 8000eb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ebc:	e00a      	b.n	8000ed4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	4908      	ldr	r1, [pc, #32]	; (8000ee4 <__NVIC_SetPriority+0x50>)
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	f003 030f 	and.w	r3, r3, #15
 8000eca:	3b04      	subs	r3, #4
 8000ecc:	0112      	lsls	r2, r2, #4
 8000ece:	b2d2      	uxtb	r2, r2
 8000ed0:	440b      	add	r3, r1
 8000ed2:	761a      	strb	r2, [r3, #24]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000e100 	.word	0xe000e100
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b089      	sub	sp, #36	; 0x24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	f1c3 0307 	rsb	r3, r3, #7
 8000f02:	2b04      	cmp	r3, #4
 8000f04:	bf28      	it	cs
 8000f06:	2304      	movcs	r3, #4
 8000f08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	3304      	adds	r3, #4
 8000f0e:	2b06      	cmp	r3, #6
 8000f10:	d902      	bls.n	8000f18 <NVIC_EncodePriority+0x30>
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	3b03      	subs	r3, #3
 8000f16:	e000      	b.n	8000f1a <NVIC_EncodePriority+0x32>
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	43da      	mvns	r2, r3
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	401a      	ands	r2, r3
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f30:	f04f 31ff 	mov.w	r1, #4294967295
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3a:	43d9      	mvns	r1, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f40:	4313      	orrs	r3, r2
         );
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3724      	adds	r7, #36	; 0x24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
	...

08000f50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3b01      	subs	r3, #1
 8000f5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f60:	d301      	bcc.n	8000f66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f62:	2301      	movs	r3, #1
 8000f64:	e00f      	b.n	8000f86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f66:	4a0a      	ldr	r2, [pc, #40]	; (8000f90 <SysTick_Config+0x40>)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3b01      	subs	r3, #1
 8000f6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f6e:	210f      	movs	r1, #15
 8000f70:	f04f 30ff 	mov.w	r0, #4294967295
 8000f74:	f7ff ff8e 	bl	8000e94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f78:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <SysTick_Config+0x40>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f7e:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <SysTick_Config+0x40>)
 8000f80:	2207      	movs	r2, #7
 8000f82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f84:	2300      	movs	r3, #0
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	e000e010 	.word	0xe000e010

08000f94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f7ff ff29 	bl	8000df4 <__NVIC_SetPriorityGrouping>
}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000faa:	b580      	push	{r7, lr}
 8000fac:	b086      	sub	sp, #24
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	607a      	str	r2, [r7, #4]
 8000fb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fbc:	f7ff ff3e 	bl	8000e3c <__NVIC_GetPriorityGrouping>
 8000fc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	68b9      	ldr	r1, [r7, #8]
 8000fc6:	6978      	ldr	r0, [r7, #20]
 8000fc8:	f7ff ff8e 	bl	8000ee8 <NVIC_EncodePriority>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fd2:	4611      	mov	r1, r2
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff ff5d 	bl	8000e94 <__NVIC_SetPriority>
}
 8000fda:	bf00      	nop
 8000fdc:	3718      	adds	r7, #24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	4603      	mov	r3, r0
 8000fea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff ff31 	bl	8000e58 <__NVIC_EnableIRQ>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b082      	sub	sp, #8
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff ffa2 	bl	8000f50 <SysTick_Config>
 800100c:	4603      	mov	r3, r0
}
 800100e:	4618      	mov	r0, r3
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001018:	b480      	push	{r7}
 800101a:	b089      	sub	sp, #36	; 0x24
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001026:	2300      	movs	r3, #0
 8001028:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800102a:	2300      	movs	r3, #0
 800102c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800102e:	2300      	movs	r3, #0
 8001030:	61fb      	str	r3, [r7, #28]
 8001032:	e16b      	b.n	800130c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001034:	2201      	movs	r2, #1
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	697a      	ldr	r2, [r7, #20]
 8001044:	4013      	ands	r3, r2
 8001046:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001048:	693a      	ldr	r2, [r7, #16]
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	429a      	cmp	r2, r3
 800104e:	f040 815a 	bne.w	8001306 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	f003 0303 	and.w	r3, r3, #3
 800105a:	2b01      	cmp	r3, #1
 800105c:	d005      	beq.n	800106a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001066:	2b02      	cmp	r3, #2
 8001068:	d130      	bne.n	80010cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	2203      	movs	r2, #3
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	43db      	mvns	r3, r3
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	4013      	ands	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	68da      	ldr	r2, [r3, #12]
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	69ba      	ldr	r2, [r7, #24]
 8001090:	4313      	orrs	r3, r2
 8001092:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010a0:	2201      	movs	r2, #1
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	43db      	mvns	r3, r3
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	4013      	ands	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	091b      	lsrs	r3, r3, #4
 80010b6:	f003 0201 	and.w	r2, r3, #1
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f003 0303 	and.w	r3, r3, #3
 80010d4:	2b03      	cmp	r3, #3
 80010d6:	d017      	beq.n	8001108 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	2203      	movs	r2, #3
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	43db      	mvns	r3, r3
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4013      	ands	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	4313      	orrs	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f003 0303 	and.w	r3, r3, #3
 8001110:	2b02      	cmp	r3, #2
 8001112:	d123      	bne.n	800115c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	08da      	lsrs	r2, r3, #3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	3208      	adds	r2, #8
 800111c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001120:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	f003 0307 	and.w	r3, r3, #7
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	220f      	movs	r2, #15
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	43db      	mvns	r3, r3
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4013      	ands	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	691a      	ldr	r2, [r3, #16]
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	f003 0307 	and.w	r3, r3, #7
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	4313      	orrs	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	08da      	lsrs	r2, r3, #3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	3208      	adds	r2, #8
 8001156:	69b9      	ldr	r1, [r7, #24]
 8001158:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	2203      	movs	r2, #3
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	4013      	ands	r3, r2
 8001172:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f003 0203 	and.w	r2, r3, #3
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	4313      	orrs	r3, r2
 8001188:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001198:	2b00      	cmp	r3, #0
 800119a:	f000 80b4 	beq.w	8001306 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	4b60      	ldr	r3, [pc, #384]	; (8001324 <HAL_GPIO_Init+0x30c>)
 80011a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011a6:	4a5f      	ldr	r2, [pc, #380]	; (8001324 <HAL_GPIO_Init+0x30c>)
 80011a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011ac:	6453      	str	r3, [r2, #68]	; 0x44
 80011ae:	4b5d      	ldr	r3, [pc, #372]	; (8001324 <HAL_GPIO_Init+0x30c>)
 80011b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011ba:	4a5b      	ldr	r2, [pc, #364]	; (8001328 <HAL_GPIO_Init+0x310>)
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	089b      	lsrs	r3, r3, #2
 80011c0:	3302      	adds	r3, #2
 80011c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	f003 0303 	and.w	r3, r3, #3
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	220f      	movs	r2, #15
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	43db      	mvns	r3, r3
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	4013      	ands	r3, r2
 80011dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a52      	ldr	r2, [pc, #328]	; (800132c <HAL_GPIO_Init+0x314>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d02b      	beq.n	800123e <HAL_GPIO_Init+0x226>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a51      	ldr	r2, [pc, #324]	; (8001330 <HAL_GPIO_Init+0x318>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d025      	beq.n	800123a <HAL_GPIO_Init+0x222>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a50      	ldr	r2, [pc, #320]	; (8001334 <HAL_GPIO_Init+0x31c>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d01f      	beq.n	8001236 <HAL_GPIO_Init+0x21e>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a4f      	ldr	r2, [pc, #316]	; (8001338 <HAL_GPIO_Init+0x320>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d019      	beq.n	8001232 <HAL_GPIO_Init+0x21a>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a4e      	ldr	r2, [pc, #312]	; (800133c <HAL_GPIO_Init+0x324>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d013      	beq.n	800122e <HAL_GPIO_Init+0x216>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a4d      	ldr	r2, [pc, #308]	; (8001340 <HAL_GPIO_Init+0x328>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d00d      	beq.n	800122a <HAL_GPIO_Init+0x212>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a4c      	ldr	r2, [pc, #304]	; (8001344 <HAL_GPIO_Init+0x32c>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d007      	beq.n	8001226 <HAL_GPIO_Init+0x20e>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a4b      	ldr	r2, [pc, #300]	; (8001348 <HAL_GPIO_Init+0x330>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d101      	bne.n	8001222 <HAL_GPIO_Init+0x20a>
 800121e:	2307      	movs	r3, #7
 8001220:	e00e      	b.n	8001240 <HAL_GPIO_Init+0x228>
 8001222:	2308      	movs	r3, #8
 8001224:	e00c      	b.n	8001240 <HAL_GPIO_Init+0x228>
 8001226:	2306      	movs	r3, #6
 8001228:	e00a      	b.n	8001240 <HAL_GPIO_Init+0x228>
 800122a:	2305      	movs	r3, #5
 800122c:	e008      	b.n	8001240 <HAL_GPIO_Init+0x228>
 800122e:	2304      	movs	r3, #4
 8001230:	e006      	b.n	8001240 <HAL_GPIO_Init+0x228>
 8001232:	2303      	movs	r3, #3
 8001234:	e004      	b.n	8001240 <HAL_GPIO_Init+0x228>
 8001236:	2302      	movs	r3, #2
 8001238:	e002      	b.n	8001240 <HAL_GPIO_Init+0x228>
 800123a:	2301      	movs	r3, #1
 800123c:	e000      	b.n	8001240 <HAL_GPIO_Init+0x228>
 800123e:	2300      	movs	r3, #0
 8001240:	69fa      	ldr	r2, [r7, #28]
 8001242:	f002 0203 	and.w	r2, r2, #3
 8001246:	0092      	lsls	r2, r2, #2
 8001248:	4093      	lsls	r3, r2
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	4313      	orrs	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001250:	4935      	ldr	r1, [pc, #212]	; (8001328 <HAL_GPIO_Init+0x310>)
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	089b      	lsrs	r3, r3, #2
 8001256:	3302      	adds	r3, #2
 8001258:	69ba      	ldr	r2, [r7, #24]
 800125a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800125e:	4b3b      	ldr	r3, [pc, #236]	; (800134c <HAL_GPIO_Init+0x334>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	43db      	mvns	r3, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4013      	ands	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d003      	beq.n	8001282 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001282:	4a32      	ldr	r2, [pc, #200]	; (800134c <HAL_GPIO_Init+0x334>)
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001288:	4b30      	ldr	r3, [pc, #192]	; (800134c <HAL_GPIO_Init+0x334>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	43db      	mvns	r3, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4013      	ands	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d003      	beq.n	80012ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012ac:	4a27      	ldr	r2, [pc, #156]	; (800134c <HAL_GPIO_Init+0x334>)
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012b2:	4b26      	ldr	r3, [pc, #152]	; (800134c <HAL_GPIO_Init+0x334>)
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	43db      	mvns	r3, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4013      	ands	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d003      	beq.n	80012d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80012ce:	69ba      	ldr	r2, [r7, #24]
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012d6:	4a1d      	ldr	r2, [pc, #116]	; (800134c <HAL_GPIO_Init+0x334>)
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012dc:	4b1b      	ldr	r3, [pc, #108]	; (800134c <HAL_GPIO_Init+0x334>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	43db      	mvns	r3, r3
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	4013      	ands	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d003      	beq.n	8001300 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001300:	4a12      	ldr	r2, [pc, #72]	; (800134c <HAL_GPIO_Init+0x334>)
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	3301      	adds	r3, #1
 800130a:	61fb      	str	r3, [r7, #28]
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	2b0f      	cmp	r3, #15
 8001310:	f67f ae90 	bls.w	8001034 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001314:	bf00      	nop
 8001316:	bf00      	nop
 8001318:	3724      	adds	r7, #36	; 0x24
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	40023800 	.word	0x40023800
 8001328:	40013800 	.word	0x40013800
 800132c:	40020000 	.word	0x40020000
 8001330:	40020400 	.word	0x40020400
 8001334:	40020800 	.word	0x40020800
 8001338:	40020c00 	.word	0x40020c00
 800133c:	40021000 	.word	0x40021000
 8001340:	40021400 	.word	0x40021400
 8001344:	40021800 	.word	0x40021800
 8001348:	40021c00 	.word	0x40021c00
 800134c:	40013c00 	.word	0x40013c00

08001350 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	460b      	mov	r3, r1
 800135a:	807b      	strh	r3, [r7, #2]
 800135c:	4613      	mov	r3, r2
 800135e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001360:	787b      	ldrb	r3, [r7, #1]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d003      	beq.n	800136e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001366:	887a      	ldrh	r2, [r7, #2]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800136c:	e003      	b.n	8001376 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800136e:	887b      	ldrh	r3, [r7, #2]
 8001370:	041a      	lsls	r2, r3, #16
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	619a      	str	r2, [r3, #24]
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001382:	b480      	push	{r7}
 8001384:	b085      	sub	sp, #20
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
 800138a:	460b      	mov	r3, r1
 800138c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	695b      	ldr	r3, [r3, #20]
 8001392:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001394:	887a      	ldrh	r2, [r7, #2]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	4013      	ands	r3, r2
 800139a:	041a      	lsls	r2, r3, #16
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	43d9      	mvns	r1, r3
 80013a0:	887b      	ldrh	r3, [r7, #2]
 80013a2:	400b      	ands	r3, r1
 80013a4:	431a      	orrs	r2, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	619a      	str	r2, [r3, #24]
}
 80013aa:	bf00      	nop
 80013ac:	3714      	adds	r7, #20
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr

080013b6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80013b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013b8:	b08f      	sub	sp, #60	; 0x3c
 80013ba:	af0a      	add	r7, sp, #40	; 0x28
 80013bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d101      	bne.n	80013c8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80013c4:	2301      	movs	r3, #1
 80013c6:	e054      	b.n	8001472 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d106      	bne.n	80013e8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2200      	movs	r2, #0
 80013de:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f006 f86e 	bl	80074c4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2203      	movs	r2, #3
 80013ec:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d102      	bne.n	8001402 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2200      	movs	r2, #0
 8001400:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4618      	mov	r0, r3
 8001408:	f003 f9c5 	bl	8004796 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	603b      	str	r3, [r7, #0]
 8001412:	687e      	ldr	r6, [r7, #4]
 8001414:	466d      	mov	r5, sp
 8001416:	f106 0410 	add.w	r4, r6, #16
 800141a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800141c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800141e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001420:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001422:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001426:	e885 0003 	stmia.w	r5, {r0, r1}
 800142a:	1d33      	adds	r3, r6, #4
 800142c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800142e:	6838      	ldr	r0, [r7, #0]
 8001430:	f003 f93f 	bl	80046b2 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2101      	movs	r1, #1
 800143a:	4618      	mov	r0, r3
 800143c:	f003 f9bc 	bl	80047b8 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	603b      	str	r3, [r7, #0]
 8001446:	687e      	ldr	r6, [r7, #4]
 8001448:	466d      	mov	r5, sp
 800144a:	f106 0410 	add.w	r4, r6, #16
 800144e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001450:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001452:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001454:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001456:	e894 0003 	ldmia.w	r4, {r0, r1}
 800145a:	e885 0003 	stmia.w	r5, {r0, r1}
 800145e:	1d33      	adds	r3, r6, #4
 8001460:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001462:	6838      	ldr	r0, [r7, #0]
 8001464:	f003 fb22 	bl	8004aac <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2201      	movs	r2, #1
 800146c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001470:	2300      	movs	r3, #0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3714      	adds	r7, #20
 8001476:	46bd      	mov	sp, r7
 8001478:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800147a <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800147a:	b590      	push	{r4, r7, lr}
 800147c:	b089      	sub	sp, #36	; 0x24
 800147e:	af04      	add	r7, sp, #16
 8001480:	6078      	str	r0, [r7, #4]
 8001482:	4608      	mov	r0, r1
 8001484:	4611      	mov	r1, r2
 8001486:	461a      	mov	r2, r3
 8001488:	4603      	mov	r3, r0
 800148a:	70fb      	strb	r3, [r7, #3]
 800148c:	460b      	mov	r3, r1
 800148e:	70bb      	strb	r3, [r7, #2]
 8001490:	4613      	mov	r3, r2
 8001492:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800149a:	2b01      	cmp	r3, #1
 800149c:	d101      	bne.n	80014a2 <HAL_HCD_HC_Init+0x28>
 800149e:	2302      	movs	r3, #2
 80014a0:	e076      	b.n	8001590 <HAL_HCD_HC_Init+0x116>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2201      	movs	r2, #1
 80014a6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80014aa:	78fb      	ldrb	r3, [r7, #3]
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	212c      	movs	r1, #44	; 0x2c
 80014b0:	fb01 f303 	mul.w	r3, r1, r3
 80014b4:	4413      	add	r3, r2
 80014b6:	333d      	adds	r3, #61	; 0x3d
 80014b8:	2200      	movs	r2, #0
 80014ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80014bc:	78fb      	ldrb	r3, [r7, #3]
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	212c      	movs	r1, #44	; 0x2c
 80014c2:	fb01 f303 	mul.w	r3, r1, r3
 80014c6:	4413      	add	r3, r2
 80014c8:	3338      	adds	r3, #56	; 0x38
 80014ca:	787a      	ldrb	r2, [r7, #1]
 80014cc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80014ce:	78fb      	ldrb	r3, [r7, #3]
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	212c      	movs	r1, #44	; 0x2c
 80014d4:	fb01 f303 	mul.w	r3, r1, r3
 80014d8:	4413      	add	r3, r2
 80014da:	3340      	adds	r3, #64	; 0x40
 80014dc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80014de:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80014e0:	78fb      	ldrb	r3, [r7, #3]
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	212c      	movs	r1, #44	; 0x2c
 80014e6:	fb01 f303 	mul.w	r3, r1, r3
 80014ea:	4413      	add	r3, r2
 80014ec:	3339      	adds	r3, #57	; 0x39
 80014ee:	78fa      	ldrb	r2, [r7, #3]
 80014f0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80014f2:	78fb      	ldrb	r3, [r7, #3]
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	212c      	movs	r1, #44	; 0x2c
 80014f8:	fb01 f303 	mul.w	r3, r1, r3
 80014fc:	4413      	add	r3, r2
 80014fe:	333f      	adds	r3, #63	; 0x3f
 8001500:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001504:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001506:	78fb      	ldrb	r3, [r7, #3]
 8001508:	78ba      	ldrb	r2, [r7, #2]
 800150a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800150e:	b2d0      	uxtb	r0, r2
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	212c      	movs	r1, #44	; 0x2c
 8001514:	fb01 f303 	mul.w	r3, r1, r3
 8001518:	4413      	add	r3, r2
 800151a:	333a      	adds	r3, #58	; 0x3a
 800151c:	4602      	mov	r2, r0
 800151e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001520:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001524:	2b00      	cmp	r3, #0
 8001526:	da09      	bge.n	800153c <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001528:	78fb      	ldrb	r3, [r7, #3]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	212c      	movs	r1, #44	; 0x2c
 800152e:	fb01 f303 	mul.w	r3, r1, r3
 8001532:	4413      	add	r3, r2
 8001534:	333b      	adds	r3, #59	; 0x3b
 8001536:	2201      	movs	r2, #1
 8001538:	701a      	strb	r2, [r3, #0]
 800153a:	e008      	b.n	800154e <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800153c:	78fb      	ldrb	r3, [r7, #3]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	212c      	movs	r1, #44	; 0x2c
 8001542:	fb01 f303 	mul.w	r3, r1, r3
 8001546:	4413      	add	r3, r2
 8001548:	333b      	adds	r3, #59	; 0x3b
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800154e:	78fb      	ldrb	r3, [r7, #3]
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	212c      	movs	r1, #44	; 0x2c
 8001554:	fb01 f303 	mul.w	r3, r1, r3
 8001558:	4413      	add	r3, r2
 800155a:	333c      	adds	r3, #60	; 0x3c
 800155c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001560:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6818      	ldr	r0, [r3, #0]
 8001566:	787c      	ldrb	r4, [r7, #1]
 8001568:	78ba      	ldrb	r2, [r7, #2]
 800156a:	78f9      	ldrb	r1, [r7, #3]
 800156c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800156e:	9302      	str	r3, [sp, #8]
 8001570:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001574:	9301      	str	r3, [sp, #4]
 8001576:	f897 3020 	ldrb.w	r3, [r7, #32]
 800157a:	9300      	str	r3, [sp, #0]
 800157c:	4623      	mov	r3, r4
 800157e:	f003 fc0f 	bl	8004da0 <USB_HC_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800158e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	bd90      	pop	{r4, r7, pc}

08001598 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	460b      	mov	r3, r1
 80015a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80015a4:	2300      	movs	r3, #0
 80015a6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d101      	bne.n	80015b6 <HAL_HCD_HC_Halt+0x1e>
 80015b2:	2302      	movs	r3, #2
 80015b4:	e00f      	b.n	80015d6 <HAL_HCD_HC_Halt+0x3e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2201      	movs	r2, #1
 80015ba:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	78fa      	ldrb	r2, [r7, #3]
 80015c4:	4611      	mov	r1, r2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f003 fe4b 	bl	8005262 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	4608      	mov	r0, r1
 80015ea:	4611      	mov	r1, r2
 80015ec:	461a      	mov	r2, r3
 80015ee:	4603      	mov	r3, r0
 80015f0:	70fb      	strb	r3, [r7, #3]
 80015f2:	460b      	mov	r3, r1
 80015f4:	70bb      	strb	r3, [r7, #2]
 80015f6:	4613      	mov	r3, r2
 80015f8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80015fa:	78fb      	ldrb	r3, [r7, #3]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	212c      	movs	r1, #44	; 0x2c
 8001600:	fb01 f303 	mul.w	r3, r1, r3
 8001604:	4413      	add	r3, r2
 8001606:	333b      	adds	r3, #59	; 0x3b
 8001608:	78ba      	ldrb	r2, [r7, #2]
 800160a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800160c:	78fb      	ldrb	r3, [r7, #3]
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	212c      	movs	r1, #44	; 0x2c
 8001612:	fb01 f303 	mul.w	r3, r1, r3
 8001616:	4413      	add	r3, r2
 8001618:	333f      	adds	r3, #63	; 0x3f
 800161a:	787a      	ldrb	r2, [r7, #1]
 800161c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800161e:	7c3b      	ldrb	r3, [r7, #16]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d112      	bne.n	800164a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001624:	78fb      	ldrb	r3, [r7, #3]
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	212c      	movs	r1, #44	; 0x2c
 800162a:	fb01 f303 	mul.w	r3, r1, r3
 800162e:	4413      	add	r3, r2
 8001630:	3342      	adds	r3, #66	; 0x42
 8001632:	2203      	movs	r2, #3
 8001634:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001636:	78fb      	ldrb	r3, [r7, #3]
 8001638:	687a      	ldr	r2, [r7, #4]
 800163a:	212c      	movs	r1, #44	; 0x2c
 800163c:	fb01 f303 	mul.w	r3, r1, r3
 8001640:	4413      	add	r3, r2
 8001642:	333d      	adds	r3, #61	; 0x3d
 8001644:	7f3a      	ldrb	r2, [r7, #28]
 8001646:	701a      	strb	r2, [r3, #0]
 8001648:	e008      	b.n	800165c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800164a:	78fb      	ldrb	r3, [r7, #3]
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	212c      	movs	r1, #44	; 0x2c
 8001650:	fb01 f303 	mul.w	r3, r1, r3
 8001654:	4413      	add	r3, r2
 8001656:	3342      	adds	r3, #66	; 0x42
 8001658:	2202      	movs	r2, #2
 800165a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800165c:	787b      	ldrb	r3, [r7, #1]
 800165e:	2b03      	cmp	r3, #3
 8001660:	f200 80c6 	bhi.w	80017f0 <HAL_HCD_HC_SubmitRequest+0x210>
 8001664:	a201      	add	r2, pc, #4	; (adr r2, 800166c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800166a:	bf00      	nop
 800166c:	0800167d 	.word	0x0800167d
 8001670:	080017dd 	.word	0x080017dd
 8001674:	080016e1 	.word	0x080016e1
 8001678:	0800175f 	.word	0x0800175f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800167c:	7c3b      	ldrb	r3, [r7, #16]
 800167e:	2b01      	cmp	r3, #1
 8001680:	f040 80b8 	bne.w	80017f4 <HAL_HCD_HC_SubmitRequest+0x214>
 8001684:	78bb      	ldrb	r3, [r7, #2]
 8001686:	2b00      	cmp	r3, #0
 8001688:	f040 80b4 	bne.w	80017f4 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 800168c:	8b3b      	ldrh	r3, [r7, #24]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d108      	bne.n	80016a4 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001692:	78fb      	ldrb	r3, [r7, #3]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	212c      	movs	r1, #44	; 0x2c
 8001698:	fb01 f303 	mul.w	r3, r1, r3
 800169c:	4413      	add	r3, r2
 800169e:	3355      	adds	r3, #85	; 0x55
 80016a0:	2201      	movs	r2, #1
 80016a2:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80016a4:	78fb      	ldrb	r3, [r7, #3]
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	212c      	movs	r1, #44	; 0x2c
 80016aa:	fb01 f303 	mul.w	r3, r1, r3
 80016ae:	4413      	add	r3, r2
 80016b0:	3355      	adds	r3, #85	; 0x55
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d109      	bne.n	80016cc <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016b8:	78fb      	ldrb	r3, [r7, #3]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	212c      	movs	r1, #44	; 0x2c
 80016be:	fb01 f303 	mul.w	r3, r1, r3
 80016c2:	4413      	add	r3, r2
 80016c4:	3342      	adds	r3, #66	; 0x42
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80016ca:	e093      	b.n	80017f4 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016cc:	78fb      	ldrb	r3, [r7, #3]
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	212c      	movs	r1, #44	; 0x2c
 80016d2:	fb01 f303 	mul.w	r3, r1, r3
 80016d6:	4413      	add	r3, r2
 80016d8:	3342      	adds	r3, #66	; 0x42
 80016da:	2202      	movs	r2, #2
 80016dc:	701a      	strb	r2, [r3, #0]
      break;
 80016de:	e089      	b.n	80017f4 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80016e0:	78bb      	ldrb	r3, [r7, #2]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d11d      	bne.n	8001722 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80016e6:	78fb      	ldrb	r3, [r7, #3]
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	212c      	movs	r1, #44	; 0x2c
 80016ec:	fb01 f303 	mul.w	r3, r1, r3
 80016f0:	4413      	add	r3, r2
 80016f2:	3355      	adds	r3, #85	; 0x55
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d109      	bne.n	800170e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016fa:	78fb      	ldrb	r3, [r7, #3]
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	212c      	movs	r1, #44	; 0x2c
 8001700:	fb01 f303 	mul.w	r3, r1, r3
 8001704:	4413      	add	r3, r2
 8001706:	3342      	adds	r3, #66	; 0x42
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800170c:	e073      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800170e:	78fb      	ldrb	r3, [r7, #3]
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	212c      	movs	r1, #44	; 0x2c
 8001714:	fb01 f303 	mul.w	r3, r1, r3
 8001718:	4413      	add	r3, r2
 800171a:	3342      	adds	r3, #66	; 0x42
 800171c:	2202      	movs	r2, #2
 800171e:	701a      	strb	r2, [r3, #0]
      break;
 8001720:	e069      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001722:	78fb      	ldrb	r3, [r7, #3]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	212c      	movs	r1, #44	; 0x2c
 8001728:	fb01 f303 	mul.w	r3, r1, r3
 800172c:	4413      	add	r3, r2
 800172e:	3354      	adds	r3, #84	; 0x54
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d109      	bne.n	800174a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001736:	78fb      	ldrb	r3, [r7, #3]
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	212c      	movs	r1, #44	; 0x2c
 800173c:	fb01 f303 	mul.w	r3, r1, r3
 8001740:	4413      	add	r3, r2
 8001742:	3342      	adds	r3, #66	; 0x42
 8001744:	2200      	movs	r2, #0
 8001746:	701a      	strb	r2, [r3, #0]
      break;
 8001748:	e055      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800174a:	78fb      	ldrb	r3, [r7, #3]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	212c      	movs	r1, #44	; 0x2c
 8001750:	fb01 f303 	mul.w	r3, r1, r3
 8001754:	4413      	add	r3, r2
 8001756:	3342      	adds	r3, #66	; 0x42
 8001758:	2202      	movs	r2, #2
 800175a:	701a      	strb	r2, [r3, #0]
      break;
 800175c:	e04b      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800175e:	78bb      	ldrb	r3, [r7, #2]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d11d      	bne.n	80017a0 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001764:	78fb      	ldrb	r3, [r7, #3]
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	212c      	movs	r1, #44	; 0x2c
 800176a:	fb01 f303 	mul.w	r3, r1, r3
 800176e:	4413      	add	r3, r2
 8001770:	3355      	adds	r3, #85	; 0x55
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d109      	bne.n	800178c <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001778:	78fb      	ldrb	r3, [r7, #3]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	212c      	movs	r1, #44	; 0x2c
 800177e:	fb01 f303 	mul.w	r3, r1, r3
 8001782:	4413      	add	r3, r2
 8001784:	3342      	adds	r3, #66	; 0x42
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800178a:	e034      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800178c:	78fb      	ldrb	r3, [r7, #3]
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	212c      	movs	r1, #44	; 0x2c
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	4413      	add	r3, r2
 8001798:	3342      	adds	r3, #66	; 0x42
 800179a:	2202      	movs	r2, #2
 800179c:	701a      	strb	r2, [r3, #0]
      break;
 800179e:	e02a      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80017a0:	78fb      	ldrb	r3, [r7, #3]
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	212c      	movs	r1, #44	; 0x2c
 80017a6:	fb01 f303 	mul.w	r3, r1, r3
 80017aa:	4413      	add	r3, r2
 80017ac:	3354      	adds	r3, #84	; 0x54
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d109      	bne.n	80017c8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	212c      	movs	r1, #44	; 0x2c
 80017ba:	fb01 f303 	mul.w	r3, r1, r3
 80017be:	4413      	add	r3, r2
 80017c0:	3342      	adds	r3, #66	; 0x42
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
      break;
 80017c6:	e016      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017c8:	78fb      	ldrb	r3, [r7, #3]
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	212c      	movs	r1, #44	; 0x2c
 80017ce:	fb01 f303 	mul.w	r3, r1, r3
 80017d2:	4413      	add	r3, r2
 80017d4:	3342      	adds	r3, #66	; 0x42
 80017d6:	2202      	movs	r2, #2
 80017d8:	701a      	strb	r2, [r3, #0]
      break;
 80017da:	e00c      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017dc:	78fb      	ldrb	r3, [r7, #3]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	212c      	movs	r1, #44	; 0x2c
 80017e2:	fb01 f303 	mul.w	r3, r1, r3
 80017e6:	4413      	add	r3, r2
 80017e8:	3342      	adds	r3, #66	; 0x42
 80017ea:	2200      	movs	r2, #0
 80017ec:	701a      	strb	r2, [r3, #0]
      break;
 80017ee:	e002      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80017f0:	bf00      	nop
 80017f2:	e000      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80017f4:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80017f6:	78fb      	ldrb	r3, [r7, #3]
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	212c      	movs	r1, #44	; 0x2c
 80017fc:	fb01 f303 	mul.w	r3, r1, r3
 8001800:	4413      	add	r3, r2
 8001802:	3344      	adds	r3, #68	; 0x44
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001808:	78fb      	ldrb	r3, [r7, #3]
 800180a:	8b3a      	ldrh	r2, [r7, #24]
 800180c:	6879      	ldr	r1, [r7, #4]
 800180e:	202c      	movs	r0, #44	; 0x2c
 8001810:	fb00 f303 	mul.w	r3, r0, r3
 8001814:	440b      	add	r3, r1
 8001816:	334c      	adds	r3, #76	; 0x4c
 8001818:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800181a:	78fb      	ldrb	r3, [r7, #3]
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	212c      	movs	r1, #44	; 0x2c
 8001820:	fb01 f303 	mul.w	r3, r1, r3
 8001824:	4413      	add	r3, r2
 8001826:	3360      	adds	r3, #96	; 0x60
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800182c:	78fb      	ldrb	r3, [r7, #3]
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	212c      	movs	r1, #44	; 0x2c
 8001832:	fb01 f303 	mul.w	r3, r1, r3
 8001836:	4413      	add	r3, r2
 8001838:	3350      	adds	r3, #80	; 0x50
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800183e:	78fb      	ldrb	r3, [r7, #3]
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	212c      	movs	r1, #44	; 0x2c
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	4413      	add	r3, r2
 800184a:	3339      	adds	r3, #57	; 0x39
 800184c:	78fa      	ldrb	r2, [r7, #3]
 800184e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001850:	78fb      	ldrb	r3, [r7, #3]
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	212c      	movs	r1, #44	; 0x2c
 8001856:	fb01 f303 	mul.w	r3, r1, r3
 800185a:	4413      	add	r3, r2
 800185c:	3361      	adds	r3, #97	; 0x61
 800185e:	2200      	movs	r2, #0
 8001860:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6818      	ldr	r0, [r3, #0]
 8001866:	78fb      	ldrb	r3, [r7, #3]
 8001868:	222c      	movs	r2, #44	; 0x2c
 800186a:	fb02 f303 	mul.w	r3, r2, r3
 800186e:	3338      	adds	r3, #56	; 0x38
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	18d1      	adds	r1, r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	b2db      	uxtb	r3, r3
 800187a:	461a      	mov	r2, r3
 800187c:	f003 fb9e 	bl	8004fbc <USB_HC_StartXfer>
 8001880:	4603      	mov	r3, r0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop

0800188c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f003 f8c1 	bl	8004a2a <USB_GetMode>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	f040 80f6 	bne.w	8001a9c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f003 f8a5 	bl	8004a04 <USB_ReadInterrupts>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 80ec 	beq.w	8001a9a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 f89c 	bl	8004a04 <USB_ReadInterrupts>
 80018cc:	4603      	mov	r3, r0
 80018ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80018d6:	d104      	bne.n	80018e2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80018e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f003 f88c 	bl	8004a04 <USB_ReadInterrupts>
 80018ec:	4603      	mov	r3, r0
 80018ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80018f6:	d104      	bne.n	8001902 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001900:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f003 f87c 	bl	8004a04 <USB_ReadInterrupts>
 800190c:	4603      	mov	r3, r0
 800190e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001912:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001916:	d104      	bne.n	8001922 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001920:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f003 f86c 	bl	8004a04 <USB_ReadInterrupts>
 800192c:	4603      	mov	r3, r0
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b02      	cmp	r3, #2
 8001934:	d103      	bne.n	800193e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2202      	movs	r2, #2
 800193c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f003 f85e 	bl	8004a04 <USB_ReadInterrupts>
 8001948:	4603      	mov	r3, r0
 800194a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800194e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001952:	d11c      	bne.n	800198e <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800195c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d10f      	bne.n	800198e <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800196e:	2110      	movs	r1, #16
 8001970:	6938      	ldr	r0, [r7, #16]
 8001972:	f002 ff6d 	bl	8004850 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001976:	6938      	ldr	r0, [r7, #16]
 8001978:	f002 ff8e 	bl	8004898 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2101      	movs	r1, #1
 8001982:	4618      	mov	r0, r3
 8001984:	f003 f946 	bl	8004c14 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f005 fe19 	bl	80075c0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f003 f836 	bl	8004a04 <USB_ReadInterrupts>
 8001998:	4603      	mov	r3, r0
 800199a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800199e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019a2:	d102      	bne.n	80019aa <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f001 fa03 	bl	8002db0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f003 f828 	bl	8004a04 <USB_ReadInterrupts>
 80019b4:	4603      	mov	r3, r0
 80019b6:	f003 0308 	and.w	r3, r3, #8
 80019ba:	2b08      	cmp	r3, #8
 80019bc:	d106      	bne.n	80019cc <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f005 fde2 	bl	8007588 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2208      	movs	r2, #8
 80019ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f003 f817 	bl	8004a04 <USB_ReadInterrupts>
 80019d6:	4603      	mov	r3, r0
 80019d8:	f003 0310 	and.w	r3, r3, #16
 80019dc:	2b10      	cmp	r3, #16
 80019de:	d101      	bne.n	80019e4 <HAL_HCD_IRQHandler+0x158>
 80019e0:	2301      	movs	r3, #1
 80019e2:	e000      	b.n	80019e6 <HAL_HCD_IRQHandler+0x15a>
 80019e4:	2300      	movs	r3, #0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d012      	beq.n	8001a10 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	699a      	ldr	r2, [r3, #24]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 0210 	bic.w	r2, r2, #16
 80019f8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f001 f906 	bl	8002c0c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	699a      	ldr	r2, [r3, #24]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f042 0210 	orr.w	r2, r2, #16
 8001a0e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f002 fff5 	bl	8004a04 <USB_ReadInterrupts>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a20:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001a24:	d13a      	bne.n	8001a9c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f003 fc08 	bl	8005240 <USB_HC_ReadInterrupt>
 8001a30:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001a32:	2300      	movs	r3, #0
 8001a34:	617b      	str	r3, [r7, #20]
 8001a36:	e025      	b.n	8001a84 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	f003 030f 	and.w	r3, r3, #15
 8001a3e:	68ba      	ldr	r2, [r7, #8]
 8001a40:	fa22 f303 	lsr.w	r3, r2, r3
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d018      	beq.n	8001a7e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	015a      	lsls	r2, r3, #5
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4413      	add	r3, r2
 8001a54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a62:	d106      	bne.n	8001a72 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	4619      	mov	r1, r3
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 f8ab 	bl	8001bc6 <HCD_HC_IN_IRQHandler>
 8001a70:	e005      	b.n	8001a7e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	4619      	mov	r1, r3
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f000 fcc6 	bl	800240a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3301      	adds	r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d3d4      	bcc.n	8001a38 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a96:	615a      	str	r2, [r3, #20]
 8001a98:	e000      	b.n	8001a9c <HAL_HCD_IRQHandler+0x210>
      return;
 8001a9a:	bf00      	nop
    }
  }
}
 8001a9c:	3718      	adds	r7, #24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d101      	bne.n	8001ab8 <HAL_HCD_Start+0x16>
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	e013      	b.n	8001ae0 <HAL_HCD_Start+0x3e>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2201      	movs	r2, #1
 8001abc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f003 f908 	bl	8004cdc <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f002 fe4f 	bl	8004774 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d101      	bne.n	8001afe <HAL_HCD_Stop+0x16>
 8001afa:	2302      	movs	r3, #2
 8001afc:	e00d      	b.n	8001b1a <HAL_HCD_Stop+0x32>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2201      	movs	r2, #1
 8001b02:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f003 fd02 	bl	8005514 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2200      	movs	r2, #0
 8001b14:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b082      	sub	sp, #8
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f003 f8aa 	bl	8004c88 <USB_ResetPort>
 8001b34:	4603      	mov	r3, r0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
 8001b46:	460b      	mov	r3, r1
 8001b48:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001b4a:	78fb      	ldrb	r3, [r7, #3]
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	212c      	movs	r1, #44	; 0x2c
 8001b50:	fb01 f303 	mul.w	r3, r1, r3
 8001b54:	4413      	add	r3, r2
 8001b56:	3360      	adds	r3, #96	; 0x60
 8001b58:	781b      	ldrb	r3, [r3, #0]
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
 8001b6e:	460b      	mov	r3, r1
 8001b70:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001b72:	78fb      	ldrb	r3, [r7, #3]
 8001b74:	687a      	ldr	r2, [r7, #4]
 8001b76:	212c      	movs	r1, #44	; 0x2c
 8001b78:	fb01 f303 	mul.w	r3, r1, r3
 8001b7c:	4413      	add	r3, r2
 8001b7e:	3350      	adds	r3, #80	; 0x50
 8001b80:	681b      	ldr	r3, [r3, #0]
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b082      	sub	sp, #8
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f003 f8ee 	bl	8004d7c <USB_GetCurrentFrame>
 8001ba0:	4603      	mov	r3, r0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f003 f8c9 	bl	8004d4e <USB_GetHostSpeed>
 8001bbc:	4603      	mov	r3, r0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b086      	sub	sp, #24
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	460b      	mov	r3, r1
 8001bd0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001bdc:	78fb      	ldrb	r3, [r7, #3]
 8001bde:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	015a      	lsls	r2, r3, #5
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	4413      	add	r3, r2
 8001be8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 0304 	and.w	r3, r3, #4
 8001bf2:	2b04      	cmp	r3, #4
 8001bf4:	d119      	bne.n	8001c2a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	015a      	lsls	r2, r3, #5
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c02:	461a      	mov	r2, r3
 8001c04:	2304      	movs	r3, #4
 8001c06:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	015a      	lsls	r2, r3, #5
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	4413      	add	r3, r2
 8001c10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	0151      	lsls	r1, r2, #5
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	440a      	add	r2, r1
 8001c1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c22:	f043 0302 	orr.w	r3, r3, #2
 8001c26:	60d3      	str	r3, [r2, #12]
 8001c28:	e101      	b.n	8001e2e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	015a      	lsls	r2, r3, #5
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	4413      	add	r3, r2
 8001c32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c40:	d12b      	bne.n	8001c9a <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	015a      	lsls	r2, r3, #5
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	4413      	add	r3, r2
 8001c4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c4e:	461a      	mov	r2, r3
 8001c50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c54:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	212c      	movs	r1, #44	; 0x2c
 8001c5c:	fb01 f303 	mul.w	r3, r1, r3
 8001c60:	4413      	add	r3, r2
 8001c62:	3361      	adds	r3, #97	; 0x61
 8001c64:	2207      	movs	r2, #7
 8001c66:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	015a      	lsls	r2, r3, #5
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	4413      	add	r3, r2
 8001c70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	68fa      	ldr	r2, [r7, #12]
 8001c78:	0151      	lsls	r1, r2, #5
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	440a      	add	r2, r1
 8001c7e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c82:	f043 0302 	orr.w	r3, r3, #2
 8001c86:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	b2d2      	uxtb	r2, r2
 8001c90:	4611      	mov	r1, r2
 8001c92:	4618      	mov	r0, r3
 8001c94:	f003 fae5 	bl	8005262 <USB_HC_Halt>
 8001c98:	e0c9      	b.n	8001e2e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	015a      	lsls	r2, r3, #5
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f003 0320 	and.w	r3, r3, #32
 8001cac:	2b20      	cmp	r3, #32
 8001cae:	d109      	bne.n	8001cc4 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	015a      	lsls	r2, r3, #5
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	2320      	movs	r3, #32
 8001cc0:	6093      	str	r3, [r2, #8]
 8001cc2:	e0b4      	b.n	8001e2e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	015a      	lsls	r2, r3, #5
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	4413      	add	r3, r2
 8001ccc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f003 0308 	and.w	r3, r3, #8
 8001cd6:	2b08      	cmp	r3, #8
 8001cd8:	d133      	bne.n	8001d42 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	015a      	lsls	r2, r3, #5
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	68fa      	ldr	r2, [r7, #12]
 8001cea:	0151      	lsls	r1, r2, #5
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	440a      	add	r2, r1
 8001cf0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001cf4:	f043 0302 	orr.w	r3, r3, #2
 8001cf8:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	212c      	movs	r1, #44	; 0x2c
 8001d00:	fb01 f303 	mul.w	r3, r1, r3
 8001d04:	4413      	add	r3, r2
 8001d06:	3361      	adds	r3, #97	; 0x61
 8001d08:	2205      	movs	r2, #5
 8001d0a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	015a      	lsls	r2, r3, #5
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	4413      	add	r3, r2
 8001d14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d18:	461a      	mov	r2, r3
 8001d1a:	2310      	movs	r3, #16
 8001d1c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	015a      	lsls	r2, r3, #5
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	4413      	add	r3, r2
 8001d26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	2308      	movs	r3, #8
 8001d2e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68fa      	ldr	r2, [r7, #12]
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	4611      	mov	r1, r2
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f003 fa91 	bl	8005262 <USB_HC_Halt>
 8001d40:	e075      	b.n	8001e2e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	015a      	lsls	r2, r3, #5
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	4413      	add	r3, r2
 8001d4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d58:	d134      	bne.n	8001dc4 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	015a      	lsls	r2, r3, #5
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	4413      	add	r3, r2
 8001d62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	68fa      	ldr	r2, [r7, #12]
 8001d6a:	0151      	lsls	r1, r2, #5
 8001d6c:	693a      	ldr	r2, [r7, #16]
 8001d6e:	440a      	add	r2, r1
 8001d70:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d74:	f043 0302 	orr.w	r3, r3, #2
 8001d78:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	212c      	movs	r1, #44	; 0x2c
 8001d80:	fb01 f303 	mul.w	r3, r1, r3
 8001d84:	4413      	add	r3, r2
 8001d86:	3361      	adds	r3, #97	; 0x61
 8001d88:	2208      	movs	r2, #8
 8001d8a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	015a      	lsls	r2, r3, #5
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	4413      	add	r3, r2
 8001d94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d98:	461a      	mov	r2, r3
 8001d9a:	2310      	movs	r3, #16
 8001d9c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	015a      	lsls	r2, r3, #5
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	4413      	add	r3, r2
 8001da6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001daa:	461a      	mov	r2, r3
 8001dac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001db0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	b2d2      	uxtb	r2, r2
 8001dba:	4611      	mov	r1, r2
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f003 fa50 	bl	8005262 <USB_HC_Halt>
 8001dc2:	e034      	b.n	8001e2e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	015a      	lsls	r2, r3, #5
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	4413      	add	r3, r2
 8001dcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dd6:	2b80      	cmp	r3, #128	; 0x80
 8001dd8:	d129      	bne.n	8001e2e <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	015a      	lsls	r2, r3, #5
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	4413      	add	r3, r2
 8001de2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	68fa      	ldr	r2, [r7, #12]
 8001dea:	0151      	lsls	r1, r2, #5
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	440a      	add	r2, r1
 8001df0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001df4:	f043 0302 	orr.w	r3, r3, #2
 8001df8:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	212c      	movs	r1, #44	; 0x2c
 8001e00:	fb01 f303 	mul.w	r3, r1, r3
 8001e04:	4413      	add	r3, r2
 8001e06:	3361      	adds	r3, #97	; 0x61
 8001e08:	2206      	movs	r2, #6
 8001e0a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	b2d2      	uxtb	r2, r2
 8001e14:	4611      	mov	r1, r2
 8001e16:	4618      	mov	r0, r3
 8001e18:	f003 fa23 	bl	8005262 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	015a      	lsls	r2, r3, #5
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	4413      	add	r3, r2
 8001e24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e28:	461a      	mov	r2, r3
 8001e2a:	2380      	movs	r3, #128	; 0x80
 8001e2c:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	015a      	lsls	r2, r3, #5
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	4413      	add	r3, r2
 8001e36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e44:	d122      	bne.n	8001e8c <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	015a      	lsls	r2, r3, #5
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	68fa      	ldr	r2, [r7, #12]
 8001e56:	0151      	lsls	r1, r2, #5
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	440a      	add	r2, r1
 8001e5c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e60:	f043 0302 	orr.w	r3, r3, #2
 8001e64:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	4611      	mov	r1, r2
 8001e70:	4618      	mov	r0, r3
 8001e72:	f003 f9f6 	bl	8005262 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	015a      	lsls	r2, r3, #5
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e82:	461a      	mov	r2, r3
 8001e84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e88:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001e8a:	e2ba      	b.n	8002402 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	015a      	lsls	r2, r3, #5
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	4413      	add	r3, r2
 8001e94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	f040 811b 	bne.w	80020da <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d019      	beq.n	8001ee0 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	212c      	movs	r1, #44	; 0x2c
 8001eb2:	fb01 f303 	mul.w	r3, r1, r3
 8001eb6:	4413      	add	r3, r2
 8001eb8:	3348      	adds	r3, #72	; 0x48
 8001eba:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	0159      	lsls	r1, r3, #5
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	440b      	add	r3, r1
 8001ec4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001ece:	1ad2      	subs	r2, r2, r3
 8001ed0:	6879      	ldr	r1, [r7, #4]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	202c      	movs	r0, #44	; 0x2c
 8001ed6:	fb00 f303 	mul.w	r3, r0, r3
 8001eda:	440b      	add	r3, r1
 8001edc:	3350      	adds	r3, #80	; 0x50
 8001ede:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	212c      	movs	r1, #44	; 0x2c
 8001ee6:	fb01 f303 	mul.w	r3, r1, r3
 8001eea:	4413      	add	r3, r2
 8001eec:	3361      	adds	r3, #97	; 0x61
 8001eee:	2201      	movs	r2, #1
 8001ef0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	212c      	movs	r1, #44	; 0x2c
 8001ef8:	fb01 f303 	mul.w	r3, r1, r3
 8001efc:	4413      	add	r3, r2
 8001efe:	335c      	adds	r3, #92	; 0x5c
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	015a      	lsls	r2, r3, #5
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f10:	461a      	mov	r2, r3
 8001f12:	2301      	movs	r3, #1
 8001f14:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	212c      	movs	r1, #44	; 0x2c
 8001f1c:	fb01 f303 	mul.w	r3, r1, r3
 8001f20:	4413      	add	r3, r2
 8001f22:	333f      	adds	r3, #63	; 0x3f
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d009      	beq.n	8001f3e <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	212c      	movs	r1, #44	; 0x2c
 8001f30:	fb01 f303 	mul.w	r3, r1, r3
 8001f34:	4413      	add	r3, r2
 8001f36:	333f      	adds	r3, #63	; 0x3f
 8001f38:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d121      	bne.n	8001f82 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	015a      	lsls	r2, r3, #5
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	4413      	add	r3, r2
 8001f46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	68fa      	ldr	r2, [r7, #12]
 8001f4e:	0151      	lsls	r1, r2, #5
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	440a      	add	r2, r1
 8001f54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f58:	f043 0302 	orr.w	r3, r3, #2
 8001f5c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	b2d2      	uxtb	r2, r2
 8001f66:	4611      	mov	r1, r2
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f003 f97a 	bl	8005262 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	015a      	lsls	r2, r3, #5
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	4413      	add	r3, r2
 8001f76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	2310      	movs	r3, #16
 8001f7e:	6093      	str	r3, [r2, #8]
 8001f80:	e066      	b.n	8002050 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	212c      	movs	r1, #44	; 0x2c
 8001f88:	fb01 f303 	mul.w	r3, r1, r3
 8001f8c:	4413      	add	r3, r2
 8001f8e:	333f      	adds	r3, #63	; 0x3f
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	2b03      	cmp	r3, #3
 8001f94:	d127      	bne.n	8001fe6 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	015a      	lsls	r2, r3, #5
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	68fa      	ldr	r2, [r7, #12]
 8001fa6:	0151      	lsls	r1, r2, #5
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	440a      	add	r2, r1
 8001fac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001fb0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001fb4:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	212c      	movs	r1, #44	; 0x2c
 8001fbc:	fb01 f303 	mul.w	r3, r1, r3
 8001fc0:	4413      	add	r3, r2
 8001fc2:	3360      	adds	r3, #96	; 0x60
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	b2d9      	uxtb	r1, r3
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	202c      	movs	r0, #44	; 0x2c
 8001fd2:	fb00 f303 	mul.w	r3, r0, r3
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3360      	adds	r3, #96	; 0x60
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	461a      	mov	r2, r3
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f005 fafc 	bl	80075dc <HAL_HCD_HC_NotifyURBChange_Callback>
 8001fe4:	e034      	b.n	8002050 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	212c      	movs	r1, #44	; 0x2c
 8001fec:	fb01 f303 	mul.w	r3, r1, r3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	333f      	adds	r3, #63	; 0x3f
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d12a      	bne.n	8002050 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	212c      	movs	r1, #44	; 0x2c
 8002000:	fb01 f303 	mul.w	r3, r1, r3
 8002004:	4413      	add	r3, r2
 8002006:	3360      	adds	r3, #96	; 0x60
 8002008:	2201      	movs	r2, #1
 800200a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	212c      	movs	r1, #44	; 0x2c
 8002012:	fb01 f303 	mul.w	r3, r1, r3
 8002016:	4413      	add	r3, r2
 8002018:	3354      	adds	r3, #84	; 0x54
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	f083 0301 	eor.w	r3, r3, #1
 8002020:	b2d8      	uxtb	r0, r3
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	212c      	movs	r1, #44	; 0x2c
 8002028:	fb01 f303 	mul.w	r3, r1, r3
 800202c:	4413      	add	r3, r2
 800202e:	3354      	adds	r3, #84	; 0x54
 8002030:	4602      	mov	r2, r0
 8002032:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	b2d9      	uxtb	r1, r3
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	202c      	movs	r0, #44	; 0x2c
 800203e:	fb00 f303 	mul.w	r3, r0, r3
 8002042:	4413      	add	r3, r2
 8002044:	3360      	adds	r3, #96	; 0x60
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	461a      	mov	r2, r3
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f005 fac6 	bl	80075dc <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d12b      	bne.n	80020b0 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	212c      	movs	r1, #44	; 0x2c
 800205e:	fb01 f303 	mul.w	r3, r1, r3
 8002062:	4413      	add	r3, r2
 8002064:	3348      	adds	r3, #72	; 0x48
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	6879      	ldr	r1, [r7, #4]
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	202c      	movs	r0, #44	; 0x2c
 800206e:	fb00 f202 	mul.w	r2, r0, r2
 8002072:	440a      	add	r2, r1
 8002074:	3240      	adds	r2, #64	; 0x40
 8002076:	8812      	ldrh	r2, [r2, #0]
 8002078:	fbb3 f3f2 	udiv	r3, r3, r2
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	2b00      	cmp	r3, #0
 8002082:	f000 81be 	beq.w	8002402 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	212c      	movs	r1, #44	; 0x2c
 800208c:	fb01 f303 	mul.w	r3, r1, r3
 8002090:	4413      	add	r3, r2
 8002092:	3354      	adds	r3, #84	; 0x54
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	f083 0301 	eor.w	r3, r3, #1
 800209a:	b2d8      	uxtb	r0, r3
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	212c      	movs	r1, #44	; 0x2c
 80020a2:	fb01 f303 	mul.w	r3, r1, r3
 80020a6:	4413      	add	r3, r2
 80020a8:	3354      	adds	r3, #84	; 0x54
 80020aa:	4602      	mov	r2, r0
 80020ac:	701a      	strb	r2, [r3, #0]
}
 80020ae:	e1a8      	b.n	8002402 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	212c      	movs	r1, #44	; 0x2c
 80020b6:	fb01 f303 	mul.w	r3, r1, r3
 80020ba:	4413      	add	r3, r2
 80020bc:	3354      	adds	r3, #84	; 0x54
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	f083 0301 	eor.w	r3, r3, #1
 80020c4:	b2d8      	uxtb	r0, r3
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	212c      	movs	r1, #44	; 0x2c
 80020cc:	fb01 f303 	mul.w	r3, r1, r3
 80020d0:	4413      	add	r3, r2
 80020d2:	3354      	adds	r3, #84	; 0x54
 80020d4:	4602      	mov	r2, r0
 80020d6:	701a      	strb	r2, [r3, #0]
}
 80020d8:	e193      	b.n	8002402 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	015a      	lsls	r2, r3, #5
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	4413      	add	r3, r2
 80020e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f003 0302 	and.w	r3, r3, #2
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	f040 8106 	bne.w	80022fe <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	015a      	lsls	r2, r3, #5
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	4413      	add	r3, r2
 80020fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	0151      	lsls	r1, r2, #5
 8002104:	693a      	ldr	r2, [r7, #16]
 8002106:	440a      	add	r2, r1
 8002108:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800210c:	f023 0302 	bic.w	r3, r3, #2
 8002110:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	212c      	movs	r1, #44	; 0x2c
 8002118:	fb01 f303 	mul.w	r3, r1, r3
 800211c:	4413      	add	r3, r2
 800211e:	3361      	adds	r3, #97	; 0x61
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2b01      	cmp	r3, #1
 8002124:	d109      	bne.n	800213a <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	212c      	movs	r1, #44	; 0x2c
 800212c:	fb01 f303 	mul.w	r3, r1, r3
 8002130:	4413      	add	r3, r2
 8002132:	3360      	adds	r3, #96	; 0x60
 8002134:	2201      	movs	r2, #1
 8002136:	701a      	strb	r2, [r3, #0]
 8002138:	e0c9      	b.n	80022ce <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	212c      	movs	r1, #44	; 0x2c
 8002140:	fb01 f303 	mul.w	r3, r1, r3
 8002144:	4413      	add	r3, r2
 8002146:	3361      	adds	r3, #97	; 0x61
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	2b05      	cmp	r3, #5
 800214c:	d109      	bne.n	8002162 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	212c      	movs	r1, #44	; 0x2c
 8002154:	fb01 f303 	mul.w	r3, r1, r3
 8002158:	4413      	add	r3, r2
 800215a:	3360      	adds	r3, #96	; 0x60
 800215c:	2205      	movs	r2, #5
 800215e:	701a      	strb	r2, [r3, #0]
 8002160:	e0b5      	b.n	80022ce <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	212c      	movs	r1, #44	; 0x2c
 8002168:	fb01 f303 	mul.w	r3, r1, r3
 800216c:	4413      	add	r3, r2
 800216e:	3361      	adds	r3, #97	; 0x61
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	2b06      	cmp	r3, #6
 8002174:	d009      	beq.n	800218a <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	212c      	movs	r1, #44	; 0x2c
 800217c:	fb01 f303 	mul.w	r3, r1, r3
 8002180:	4413      	add	r3, r2
 8002182:	3361      	adds	r3, #97	; 0x61
 8002184:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002186:	2b08      	cmp	r3, #8
 8002188:	d150      	bne.n	800222c <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	212c      	movs	r1, #44	; 0x2c
 8002190:	fb01 f303 	mul.w	r3, r1, r3
 8002194:	4413      	add	r3, r2
 8002196:	335c      	adds	r3, #92	; 0x5c
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	1c5a      	adds	r2, r3, #1
 800219c:	6879      	ldr	r1, [r7, #4]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	202c      	movs	r0, #44	; 0x2c
 80021a2:	fb00 f303 	mul.w	r3, r0, r3
 80021a6:	440b      	add	r3, r1
 80021a8:	335c      	adds	r3, #92	; 0x5c
 80021aa:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	212c      	movs	r1, #44	; 0x2c
 80021b2:	fb01 f303 	mul.w	r3, r1, r3
 80021b6:	4413      	add	r3, r2
 80021b8:	335c      	adds	r3, #92	; 0x5c
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d912      	bls.n	80021e6 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	212c      	movs	r1, #44	; 0x2c
 80021c6:	fb01 f303 	mul.w	r3, r1, r3
 80021ca:	4413      	add	r3, r2
 80021cc:	335c      	adds	r3, #92	; 0x5c
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	212c      	movs	r1, #44	; 0x2c
 80021d8:	fb01 f303 	mul.w	r3, r1, r3
 80021dc:	4413      	add	r3, r2
 80021de:	3360      	adds	r3, #96	; 0x60
 80021e0:	2204      	movs	r2, #4
 80021e2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80021e4:	e073      	b.n	80022ce <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	212c      	movs	r1, #44	; 0x2c
 80021ec:	fb01 f303 	mul.w	r3, r1, r3
 80021f0:	4413      	add	r3, r2
 80021f2:	3360      	adds	r3, #96	; 0x60
 80021f4:	2202      	movs	r2, #2
 80021f6:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	015a      	lsls	r2, r3, #5
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	4413      	add	r3, r2
 8002200:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800220e:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002216:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	015a      	lsls	r2, r3, #5
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	4413      	add	r3, r2
 8002220:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002224:	461a      	mov	r2, r3
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800222a:	e050      	b.n	80022ce <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	212c      	movs	r1, #44	; 0x2c
 8002232:	fb01 f303 	mul.w	r3, r1, r3
 8002236:	4413      	add	r3, r2
 8002238:	3361      	adds	r3, #97	; 0x61
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b03      	cmp	r3, #3
 800223e:	d122      	bne.n	8002286 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	212c      	movs	r1, #44	; 0x2c
 8002246:	fb01 f303 	mul.w	r3, r1, r3
 800224a:	4413      	add	r3, r2
 800224c:	3360      	adds	r3, #96	; 0x60
 800224e:	2202      	movs	r2, #2
 8002250:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	015a      	lsls	r2, r3, #5
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	4413      	add	r3, r2
 800225a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002268:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002270:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	015a      	lsls	r2, r3, #5
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	4413      	add	r3, r2
 800227a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800227e:	461a      	mov	r2, r3
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	6013      	str	r3, [r2, #0]
 8002284:	e023      	b.n	80022ce <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	212c      	movs	r1, #44	; 0x2c
 800228c:	fb01 f303 	mul.w	r3, r1, r3
 8002290:	4413      	add	r3, r2
 8002292:	3361      	adds	r3, #97	; 0x61
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	2b07      	cmp	r3, #7
 8002298:	d119      	bne.n	80022ce <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	212c      	movs	r1, #44	; 0x2c
 80022a0:	fb01 f303 	mul.w	r3, r1, r3
 80022a4:	4413      	add	r3, r2
 80022a6:	335c      	adds	r3, #92	; 0x5c
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	1c5a      	adds	r2, r3, #1
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	202c      	movs	r0, #44	; 0x2c
 80022b2:	fb00 f303 	mul.w	r3, r0, r3
 80022b6:	440b      	add	r3, r1
 80022b8:	335c      	adds	r3, #92	; 0x5c
 80022ba:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	212c      	movs	r1, #44	; 0x2c
 80022c2:	fb01 f303 	mul.w	r3, r1, r3
 80022c6:	4413      	add	r3, r2
 80022c8:	3360      	adds	r3, #96	; 0x60
 80022ca:	2204      	movs	r2, #4
 80022cc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	015a      	lsls	r2, r3, #5
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	4413      	add	r3, r2
 80022d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022da:	461a      	mov	r2, r3
 80022dc:	2302      	movs	r3, #2
 80022de:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	b2d9      	uxtb	r1, r3
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	202c      	movs	r0, #44	; 0x2c
 80022ea:	fb00 f303 	mul.w	r3, r0, r3
 80022ee:	4413      	add	r3, r2
 80022f0:	3360      	adds	r3, #96	; 0x60
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f005 f970 	bl	80075dc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80022fc:	e081      	b.n	8002402 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	015a      	lsls	r2, r3, #5
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	4413      	add	r3, r2
 8002306:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f003 0310 	and.w	r3, r3, #16
 8002310:	2b10      	cmp	r3, #16
 8002312:	d176      	bne.n	8002402 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	212c      	movs	r1, #44	; 0x2c
 800231a:	fb01 f303 	mul.w	r3, r1, r3
 800231e:	4413      	add	r3, r2
 8002320:	333f      	adds	r3, #63	; 0x3f
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	2b03      	cmp	r3, #3
 8002326:	d121      	bne.n	800236c <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	212c      	movs	r1, #44	; 0x2c
 800232e:	fb01 f303 	mul.w	r3, r1, r3
 8002332:	4413      	add	r3, r2
 8002334:	335c      	adds	r3, #92	; 0x5c
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	015a      	lsls	r2, r3, #5
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	4413      	add	r3, r2
 8002342:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	68fa      	ldr	r2, [r7, #12]
 800234a:	0151      	lsls	r1, r2, #5
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	440a      	add	r2, r1
 8002350:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002354:	f043 0302 	orr.w	r3, r3, #2
 8002358:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	b2d2      	uxtb	r2, r2
 8002362:	4611      	mov	r1, r2
 8002364:	4618      	mov	r0, r3
 8002366:	f002 ff7c 	bl	8005262 <USB_HC_Halt>
 800236a:	e041      	b.n	80023f0 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	212c      	movs	r1, #44	; 0x2c
 8002372:	fb01 f303 	mul.w	r3, r1, r3
 8002376:	4413      	add	r3, r2
 8002378:	333f      	adds	r3, #63	; 0x3f
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d009      	beq.n	8002394 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	212c      	movs	r1, #44	; 0x2c
 8002386:	fb01 f303 	mul.w	r3, r1, r3
 800238a:	4413      	add	r3, r2
 800238c:	333f      	adds	r3, #63	; 0x3f
 800238e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002390:	2b02      	cmp	r3, #2
 8002392:	d12d      	bne.n	80023f0 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	212c      	movs	r1, #44	; 0x2c
 800239a:	fb01 f303 	mul.w	r3, r1, r3
 800239e:	4413      	add	r3, r2
 80023a0:	335c      	adds	r3, #92	; 0x5c
 80023a2:	2200      	movs	r2, #0
 80023a4:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d120      	bne.n	80023f0 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	212c      	movs	r1, #44	; 0x2c
 80023b4:	fb01 f303 	mul.w	r3, r1, r3
 80023b8:	4413      	add	r3, r2
 80023ba:	3361      	adds	r3, #97	; 0x61
 80023bc:	2203      	movs	r2, #3
 80023be:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	015a      	lsls	r2, r3, #5
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	4413      	add	r3, r2
 80023c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	0151      	lsls	r1, r2, #5
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	440a      	add	r2, r1
 80023d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80023da:	f043 0302 	orr.w	r3, r3, #2
 80023de:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	b2d2      	uxtb	r2, r2
 80023e8:	4611      	mov	r1, r2
 80023ea:	4618      	mov	r0, r3
 80023ec:	f002 ff39 	bl	8005262 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	015a      	lsls	r2, r3, #5
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	4413      	add	r3, r2
 80023f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023fc:	461a      	mov	r2, r3
 80023fe:	2310      	movs	r3, #16
 8002400:	6093      	str	r3, [r2, #8]
}
 8002402:	bf00      	nop
 8002404:	3718      	adds	r7, #24
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}

0800240a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b088      	sub	sp, #32
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
 8002412:	460b      	mov	r3, r1
 8002414:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002420:	78fb      	ldrb	r3, [r7, #3]
 8002422:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	015a      	lsls	r2, r3, #5
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	4413      	add	r3, r2
 800242c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 0304 	and.w	r3, r3, #4
 8002436:	2b04      	cmp	r3, #4
 8002438:	d119      	bne.n	800246e <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	015a      	lsls	r2, r3, #5
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	4413      	add	r3, r2
 8002442:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002446:	461a      	mov	r2, r3
 8002448:	2304      	movs	r3, #4
 800244a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	015a      	lsls	r2, r3, #5
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	4413      	add	r3, r2
 8002454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	697a      	ldr	r2, [r7, #20]
 800245c:	0151      	lsls	r1, r2, #5
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	440a      	add	r2, r1
 8002462:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002466:	f043 0302 	orr.w	r3, r3, #2
 800246a:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 800246c:	e3ca      	b.n	8002c04 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	015a      	lsls	r2, r3, #5
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	4413      	add	r3, r2
 8002476:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f003 0320 	and.w	r3, r3, #32
 8002480:	2b20      	cmp	r3, #32
 8002482:	d13e      	bne.n	8002502 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	015a      	lsls	r2, r3, #5
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	4413      	add	r3, r2
 800248c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002490:	461a      	mov	r2, r3
 8002492:	2320      	movs	r3, #32
 8002494:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	212c      	movs	r1, #44	; 0x2c
 800249c:	fb01 f303 	mul.w	r3, r1, r3
 80024a0:	4413      	add	r3, r2
 80024a2:	333d      	adds	r3, #61	; 0x3d
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	f040 83ac 	bne.w	8002c04 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	212c      	movs	r1, #44	; 0x2c
 80024b2:	fb01 f303 	mul.w	r3, r1, r3
 80024b6:	4413      	add	r3, r2
 80024b8:	333d      	adds	r3, #61	; 0x3d
 80024ba:	2200      	movs	r2, #0
 80024bc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	212c      	movs	r1, #44	; 0x2c
 80024c4:	fb01 f303 	mul.w	r3, r1, r3
 80024c8:	4413      	add	r3, r2
 80024ca:	3360      	adds	r3, #96	; 0x60
 80024cc:	2202      	movs	r2, #2
 80024ce:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	015a      	lsls	r2, r3, #5
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	4413      	add	r3, r2
 80024d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	0151      	lsls	r1, r2, #5
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	440a      	add	r2, r1
 80024e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024ea:	f043 0302 	orr.w	r3, r3, #2
 80024ee:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	697a      	ldr	r2, [r7, #20]
 80024f6:	b2d2      	uxtb	r2, r2
 80024f8:	4611      	mov	r1, r2
 80024fa:	4618      	mov	r0, r3
 80024fc:	f002 feb1 	bl	8005262 <USB_HC_Halt>
}
 8002500:	e380      	b.n	8002c04 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	015a      	lsls	r2, r3, #5
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	4413      	add	r3, r2
 800250a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002514:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002518:	d122      	bne.n	8002560 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	015a      	lsls	r2, r3, #5
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	4413      	add	r3, r2
 8002522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	0151      	lsls	r1, r2, #5
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	440a      	add	r2, r1
 8002530:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002534:	f043 0302 	orr.w	r3, r3, #2
 8002538:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	b2d2      	uxtb	r2, r2
 8002542:	4611      	mov	r1, r2
 8002544:	4618      	mov	r0, r3
 8002546:	f002 fe8c 	bl	8005262 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	015a      	lsls	r2, r3, #5
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	4413      	add	r3, r2
 8002552:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002556:	461a      	mov	r2, r3
 8002558:	f44f 7300 	mov.w	r3, #512	; 0x200
 800255c:	6093      	str	r3, [r2, #8]
}
 800255e:	e351      	b.n	8002c04 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	015a      	lsls	r2, r3, #5
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	4413      	add	r3, r2
 8002568:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b01      	cmp	r3, #1
 8002574:	d150      	bne.n	8002618 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	212c      	movs	r1, #44	; 0x2c
 800257c:	fb01 f303 	mul.w	r3, r1, r3
 8002580:	4413      	add	r3, r2
 8002582:	335c      	adds	r3, #92	; 0x5c
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	015a      	lsls	r2, r3, #5
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	4413      	add	r3, r2
 8002590:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800259a:	2b40      	cmp	r3, #64	; 0x40
 800259c:	d111      	bne.n	80025c2 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	212c      	movs	r1, #44	; 0x2c
 80025a4:	fb01 f303 	mul.w	r3, r1, r3
 80025a8:	4413      	add	r3, r2
 80025aa:	333d      	adds	r3, #61	; 0x3d
 80025ac:	2201      	movs	r2, #1
 80025ae:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	015a      	lsls	r2, r3, #5
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	4413      	add	r3, r2
 80025b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025bc:	461a      	mov	r2, r3
 80025be:	2340      	movs	r3, #64	; 0x40
 80025c0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	015a      	lsls	r2, r3, #5
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	4413      	add	r3, r2
 80025ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	697a      	ldr	r2, [r7, #20]
 80025d2:	0151      	lsls	r1, r2, #5
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	440a      	add	r2, r1
 80025d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80025dc:	f043 0302 	orr.w	r3, r3, #2
 80025e0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	b2d2      	uxtb	r2, r2
 80025ea:	4611      	mov	r1, r2
 80025ec:	4618      	mov	r0, r3
 80025ee:	f002 fe38 	bl	8005262 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	015a      	lsls	r2, r3, #5
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	4413      	add	r3, r2
 80025fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025fe:	461a      	mov	r2, r3
 8002600:	2301      	movs	r3, #1
 8002602:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	212c      	movs	r1, #44	; 0x2c
 800260a:	fb01 f303 	mul.w	r3, r1, r3
 800260e:	4413      	add	r3, r2
 8002610:	3361      	adds	r3, #97	; 0x61
 8002612:	2201      	movs	r2, #1
 8002614:	701a      	strb	r2, [r3, #0]
}
 8002616:	e2f5      	b.n	8002c04 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	015a      	lsls	r2, r3, #5
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	4413      	add	r3, r2
 8002620:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800262a:	2b40      	cmp	r3, #64	; 0x40
 800262c:	d13c      	bne.n	80026a8 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	212c      	movs	r1, #44	; 0x2c
 8002634:	fb01 f303 	mul.w	r3, r1, r3
 8002638:	4413      	add	r3, r2
 800263a:	3361      	adds	r3, #97	; 0x61
 800263c:	2204      	movs	r2, #4
 800263e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	212c      	movs	r1, #44	; 0x2c
 8002646:	fb01 f303 	mul.w	r3, r1, r3
 800264a:	4413      	add	r3, r2
 800264c:	333d      	adds	r3, #61	; 0x3d
 800264e:	2201      	movs	r2, #1
 8002650:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	212c      	movs	r1, #44	; 0x2c
 8002658:	fb01 f303 	mul.w	r3, r1, r3
 800265c:	4413      	add	r3, r2
 800265e:	335c      	adds	r3, #92	; 0x5c
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	015a      	lsls	r2, r3, #5
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	4413      	add	r3, r2
 800266c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	0151      	lsls	r1, r2, #5
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	440a      	add	r2, r1
 800267a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800267e:	f043 0302 	orr.w	r3, r3, #2
 8002682:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	697a      	ldr	r2, [r7, #20]
 800268a:	b2d2      	uxtb	r2, r2
 800268c:	4611      	mov	r1, r2
 800268e:	4618      	mov	r0, r3
 8002690:	f002 fde7 	bl	8005262 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	015a      	lsls	r2, r3, #5
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	4413      	add	r3, r2
 800269c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026a0:	461a      	mov	r2, r3
 80026a2:	2340      	movs	r3, #64	; 0x40
 80026a4:	6093      	str	r3, [r2, #8]
}
 80026a6:	e2ad      	b.n	8002c04 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	015a      	lsls	r2, r3, #5
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	4413      	add	r3, r2
 80026b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f003 0308 	and.w	r3, r3, #8
 80026ba:	2b08      	cmp	r3, #8
 80026bc:	d12a      	bne.n	8002714 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	015a      	lsls	r2, r3, #5
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	4413      	add	r3, r2
 80026c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026ca:	461a      	mov	r2, r3
 80026cc:	2308      	movs	r3, #8
 80026ce:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	015a      	lsls	r2, r3, #5
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	4413      	add	r3, r2
 80026d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	697a      	ldr	r2, [r7, #20]
 80026e0:	0151      	lsls	r1, r2, #5
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	440a      	add	r2, r1
 80026e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80026ea:	f043 0302 	orr.w	r3, r3, #2
 80026ee:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	697a      	ldr	r2, [r7, #20]
 80026f6:	b2d2      	uxtb	r2, r2
 80026f8:	4611      	mov	r1, r2
 80026fa:	4618      	mov	r0, r3
 80026fc:	f002 fdb1 	bl	8005262 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	212c      	movs	r1, #44	; 0x2c
 8002706:	fb01 f303 	mul.w	r3, r1, r3
 800270a:	4413      	add	r3, r2
 800270c:	3361      	adds	r3, #97	; 0x61
 800270e:	2205      	movs	r2, #5
 8002710:	701a      	strb	r2, [r3, #0]
}
 8002712:	e277      	b.n	8002c04 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	015a      	lsls	r2, r3, #5
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	4413      	add	r3, r2
 800271c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	2b10      	cmp	r3, #16
 8002728:	d150      	bne.n	80027cc <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	212c      	movs	r1, #44	; 0x2c
 8002730:	fb01 f303 	mul.w	r3, r1, r3
 8002734:	4413      	add	r3, r2
 8002736:	335c      	adds	r3, #92	; 0x5c
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800273c:	687a      	ldr	r2, [r7, #4]
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	212c      	movs	r1, #44	; 0x2c
 8002742:	fb01 f303 	mul.w	r3, r1, r3
 8002746:	4413      	add	r3, r2
 8002748:	3361      	adds	r3, #97	; 0x61
 800274a:	2203      	movs	r2, #3
 800274c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	212c      	movs	r1, #44	; 0x2c
 8002754:	fb01 f303 	mul.w	r3, r1, r3
 8002758:	4413      	add	r3, r2
 800275a:	333d      	adds	r3, #61	; 0x3d
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d112      	bne.n	8002788 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	212c      	movs	r1, #44	; 0x2c
 8002768:	fb01 f303 	mul.w	r3, r1, r3
 800276c:	4413      	add	r3, r2
 800276e:	333c      	adds	r3, #60	; 0x3c
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d108      	bne.n	8002788 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	212c      	movs	r1, #44	; 0x2c
 800277c:	fb01 f303 	mul.w	r3, r1, r3
 8002780:	4413      	add	r3, r2
 8002782:	333d      	adds	r3, #61	; 0x3d
 8002784:	2201      	movs	r2, #1
 8002786:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	015a      	lsls	r2, r3, #5
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	4413      	add	r3, r2
 8002790:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	0151      	lsls	r1, r2, #5
 800279a:	69ba      	ldr	r2, [r7, #24]
 800279c:	440a      	add	r2, r1
 800279e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80027a2:	f043 0302 	orr.w	r3, r3, #2
 80027a6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	697a      	ldr	r2, [r7, #20]
 80027ae:	b2d2      	uxtb	r2, r2
 80027b0:	4611      	mov	r1, r2
 80027b2:	4618      	mov	r0, r3
 80027b4:	f002 fd55 	bl	8005262 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	015a      	lsls	r2, r3, #5
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	4413      	add	r3, r2
 80027c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027c4:	461a      	mov	r2, r3
 80027c6:	2310      	movs	r3, #16
 80027c8:	6093      	str	r3, [r2, #8]
}
 80027ca:	e21b      	b.n	8002c04 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	015a      	lsls	r2, r3, #5
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	4413      	add	r3, r2
 80027d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027de:	2b80      	cmp	r3, #128	; 0x80
 80027e0:	d174      	bne.n	80028cc <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d121      	bne.n	800282e <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	212c      	movs	r1, #44	; 0x2c
 80027f0:	fb01 f303 	mul.w	r3, r1, r3
 80027f4:	4413      	add	r3, r2
 80027f6:	3361      	adds	r3, #97	; 0x61
 80027f8:	2206      	movs	r2, #6
 80027fa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	015a      	lsls	r2, r3, #5
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	4413      	add	r3, r2
 8002804:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	697a      	ldr	r2, [r7, #20]
 800280c:	0151      	lsls	r1, r2, #5
 800280e:	69ba      	ldr	r2, [r7, #24]
 8002810:	440a      	add	r2, r1
 8002812:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002816:	f043 0302 	orr.w	r3, r3, #2
 800281a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	697a      	ldr	r2, [r7, #20]
 8002822:	b2d2      	uxtb	r2, r2
 8002824:	4611      	mov	r1, r2
 8002826:	4618      	mov	r0, r3
 8002828:	f002 fd1b 	bl	8005262 <USB_HC_Halt>
 800282c:	e044      	b.n	80028b8 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	212c      	movs	r1, #44	; 0x2c
 8002834:	fb01 f303 	mul.w	r3, r1, r3
 8002838:	4413      	add	r3, r2
 800283a:	335c      	adds	r3, #92	; 0x5c
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	1c5a      	adds	r2, r3, #1
 8002840:	6879      	ldr	r1, [r7, #4]
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	202c      	movs	r0, #44	; 0x2c
 8002846:	fb00 f303 	mul.w	r3, r0, r3
 800284a:	440b      	add	r3, r1
 800284c:	335c      	adds	r3, #92	; 0x5c
 800284e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	212c      	movs	r1, #44	; 0x2c
 8002856:	fb01 f303 	mul.w	r3, r1, r3
 800285a:	4413      	add	r3, r2
 800285c:	335c      	adds	r3, #92	; 0x5c
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b02      	cmp	r3, #2
 8002862:	d920      	bls.n	80028a6 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	212c      	movs	r1, #44	; 0x2c
 800286a:	fb01 f303 	mul.w	r3, r1, r3
 800286e:	4413      	add	r3, r2
 8002870:	335c      	adds	r3, #92	; 0x5c
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	212c      	movs	r1, #44	; 0x2c
 800287c:	fb01 f303 	mul.w	r3, r1, r3
 8002880:	4413      	add	r3, r2
 8002882:	3360      	adds	r3, #96	; 0x60
 8002884:	2204      	movs	r2, #4
 8002886:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	b2d9      	uxtb	r1, r3
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	202c      	movs	r0, #44	; 0x2c
 8002892:	fb00 f303 	mul.w	r3, r0, r3
 8002896:	4413      	add	r3, r2
 8002898:	3360      	adds	r3, #96	; 0x60
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	461a      	mov	r2, r3
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f004 fe9c 	bl	80075dc <HAL_HCD_HC_NotifyURBChange_Callback>
 80028a4:	e008      	b.n	80028b8 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	212c      	movs	r1, #44	; 0x2c
 80028ac:	fb01 f303 	mul.w	r3, r1, r3
 80028b0:	4413      	add	r3, r2
 80028b2:	3360      	adds	r3, #96	; 0x60
 80028b4:	2202      	movs	r2, #2
 80028b6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	015a      	lsls	r2, r3, #5
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	4413      	add	r3, r2
 80028c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028c4:	461a      	mov	r2, r3
 80028c6:	2380      	movs	r3, #128	; 0x80
 80028c8:	6093      	str	r3, [r2, #8]
}
 80028ca:	e19b      	b.n	8002c04 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	015a      	lsls	r2, r3, #5
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	4413      	add	r3, r2
 80028d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028e2:	d134      	bne.n	800294e <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	015a      	lsls	r2, r3, #5
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	4413      	add	r3, r2
 80028ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	697a      	ldr	r2, [r7, #20]
 80028f4:	0151      	lsls	r1, r2, #5
 80028f6:	69ba      	ldr	r2, [r7, #24]
 80028f8:	440a      	add	r2, r1
 80028fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028fe:	f043 0302 	orr.w	r3, r3, #2
 8002902:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	697a      	ldr	r2, [r7, #20]
 800290a:	b2d2      	uxtb	r2, r2
 800290c:	4611      	mov	r1, r2
 800290e:	4618      	mov	r0, r3
 8002910:	f002 fca7 	bl	8005262 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	015a      	lsls	r2, r3, #5
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	4413      	add	r3, r2
 800291c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002920:	461a      	mov	r2, r3
 8002922:	2310      	movs	r3, #16
 8002924:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	015a      	lsls	r2, r3, #5
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	4413      	add	r3, r2
 800292e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002932:	461a      	mov	r2, r3
 8002934:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002938:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	212c      	movs	r1, #44	; 0x2c
 8002940:	fb01 f303 	mul.w	r3, r1, r3
 8002944:	4413      	add	r3, r2
 8002946:	3361      	adds	r3, #97	; 0x61
 8002948:	2208      	movs	r2, #8
 800294a:	701a      	strb	r2, [r3, #0]
}
 800294c:	e15a      	b.n	8002c04 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	015a      	lsls	r2, r3, #5
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	4413      	add	r3, r2
 8002956:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b02      	cmp	r3, #2
 8002962:	f040 814f 	bne.w	8002c04 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	015a      	lsls	r2, r3, #5
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	4413      	add	r3, r2
 800296e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	697a      	ldr	r2, [r7, #20]
 8002976:	0151      	lsls	r1, r2, #5
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	440a      	add	r2, r1
 800297c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002980:	f023 0302 	bic.w	r3, r3, #2
 8002984:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	212c      	movs	r1, #44	; 0x2c
 800298c:	fb01 f303 	mul.w	r3, r1, r3
 8002990:	4413      	add	r3, r2
 8002992:	3361      	adds	r3, #97	; 0x61
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d17d      	bne.n	8002a96 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	212c      	movs	r1, #44	; 0x2c
 80029a0:	fb01 f303 	mul.w	r3, r1, r3
 80029a4:	4413      	add	r3, r2
 80029a6:	3360      	adds	r3, #96	; 0x60
 80029a8:	2201      	movs	r2, #1
 80029aa:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	212c      	movs	r1, #44	; 0x2c
 80029b2:	fb01 f303 	mul.w	r3, r1, r3
 80029b6:	4413      	add	r3, r2
 80029b8:	333f      	adds	r3, #63	; 0x3f
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d00a      	beq.n	80029d6 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	212c      	movs	r1, #44	; 0x2c
 80029c6:	fb01 f303 	mul.w	r3, r1, r3
 80029ca:	4413      	add	r3, r2
 80029cc:	333f      	adds	r3, #63	; 0x3f
 80029ce:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80029d0:	2b03      	cmp	r3, #3
 80029d2:	f040 8100 	bne.w	8002bd6 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	691b      	ldr	r3, [r3, #16]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d113      	bne.n	8002a06 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	212c      	movs	r1, #44	; 0x2c
 80029e4:	fb01 f303 	mul.w	r3, r1, r3
 80029e8:	4413      	add	r3, r2
 80029ea:	3355      	adds	r3, #85	; 0x55
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	f083 0301 	eor.w	r3, r3, #1
 80029f2:	b2d8      	uxtb	r0, r3
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	212c      	movs	r1, #44	; 0x2c
 80029fa:	fb01 f303 	mul.w	r3, r1, r3
 80029fe:	4413      	add	r3, r2
 8002a00:	3355      	adds	r3, #85	; 0x55
 8002a02:	4602      	mov	r2, r0
 8002a04:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	f040 80e3 	bne.w	8002bd6 <HCD_HC_OUT_IRQHandler+0x7cc>
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	212c      	movs	r1, #44	; 0x2c
 8002a16:	fb01 f303 	mul.w	r3, r1, r3
 8002a1a:	4413      	add	r3, r2
 8002a1c:	334c      	adds	r3, #76	; 0x4c
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f000 80d8 	beq.w	8002bd6 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	212c      	movs	r1, #44	; 0x2c
 8002a2c:	fb01 f303 	mul.w	r3, r1, r3
 8002a30:	4413      	add	r3, r2
 8002a32:	334c      	adds	r3, #76	; 0x4c
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	697a      	ldr	r2, [r7, #20]
 8002a3a:	202c      	movs	r0, #44	; 0x2c
 8002a3c:	fb00 f202 	mul.w	r2, r0, r2
 8002a40:	440a      	add	r2, r1
 8002a42:	3240      	adds	r2, #64	; 0x40
 8002a44:	8812      	ldrh	r2, [r2, #0]
 8002a46:	4413      	add	r3, r2
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	6879      	ldr	r1, [r7, #4]
 8002a4c:	697a      	ldr	r2, [r7, #20]
 8002a4e:	202c      	movs	r0, #44	; 0x2c
 8002a50:	fb00 f202 	mul.w	r2, r0, r2
 8002a54:	440a      	add	r2, r1
 8002a56:	3240      	adds	r2, #64	; 0x40
 8002a58:	8812      	ldrh	r2, [r2, #0]
 8002a5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a5e:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f000 80b5 	beq.w	8002bd6 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	212c      	movs	r1, #44	; 0x2c
 8002a72:	fb01 f303 	mul.w	r3, r1, r3
 8002a76:	4413      	add	r3, r2
 8002a78:	3355      	adds	r3, #85	; 0x55
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	f083 0301 	eor.w	r3, r3, #1
 8002a80:	b2d8      	uxtb	r0, r3
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	212c      	movs	r1, #44	; 0x2c
 8002a88:	fb01 f303 	mul.w	r3, r1, r3
 8002a8c:	4413      	add	r3, r2
 8002a8e:	3355      	adds	r3, #85	; 0x55
 8002a90:	4602      	mov	r2, r0
 8002a92:	701a      	strb	r2, [r3, #0]
 8002a94:	e09f      	b.n	8002bd6 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	212c      	movs	r1, #44	; 0x2c
 8002a9c:	fb01 f303 	mul.w	r3, r1, r3
 8002aa0:	4413      	add	r3, r2
 8002aa2:	3361      	adds	r3, #97	; 0x61
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	2b03      	cmp	r3, #3
 8002aa8:	d109      	bne.n	8002abe <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	212c      	movs	r1, #44	; 0x2c
 8002ab0:	fb01 f303 	mul.w	r3, r1, r3
 8002ab4:	4413      	add	r3, r2
 8002ab6:	3360      	adds	r3, #96	; 0x60
 8002ab8:	2202      	movs	r2, #2
 8002aba:	701a      	strb	r2, [r3, #0]
 8002abc:	e08b      	b.n	8002bd6 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	212c      	movs	r1, #44	; 0x2c
 8002ac4:	fb01 f303 	mul.w	r3, r1, r3
 8002ac8:	4413      	add	r3, r2
 8002aca:	3361      	adds	r3, #97	; 0x61
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	d109      	bne.n	8002ae6 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	212c      	movs	r1, #44	; 0x2c
 8002ad8:	fb01 f303 	mul.w	r3, r1, r3
 8002adc:	4413      	add	r3, r2
 8002ade:	3360      	adds	r3, #96	; 0x60
 8002ae0:	2202      	movs	r2, #2
 8002ae2:	701a      	strb	r2, [r3, #0]
 8002ae4:	e077      	b.n	8002bd6 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	212c      	movs	r1, #44	; 0x2c
 8002aec:	fb01 f303 	mul.w	r3, r1, r3
 8002af0:	4413      	add	r3, r2
 8002af2:	3361      	adds	r3, #97	; 0x61
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2b05      	cmp	r3, #5
 8002af8:	d109      	bne.n	8002b0e <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	212c      	movs	r1, #44	; 0x2c
 8002b00:	fb01 f303 	mul.w	r3, r1, r3
 8002b04:	4413      	add	r3, r2
 8002b06:	3360      	adds	r3, #96	; 0x60
 8002b08:	2205      	movs	r2, #5
 8002b0a:	701a      	strb	r2, [r3, #0]
 8002b0c:	e063      	b.n	8002bd6 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	212c      	movs	r1, #44	; 0x2c
 8002b14:	fb01 f303 	mul.w	r3, r1, r3
 8002b18:	4413      	add	r3, r2
 8002b1a:	3361      	adds	r3, #97	; 0x61
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2b06      	cmp	r3, #6
 8002b20:	d009      	beq.n	8002b36 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	212c      	movs	r1, #44	; 0x2c
 8002b28:	fb01 f303 	mul.w	r3, r1, r3
 8002b2c:	4413      	add	r3, r2
 8002b2e:	3361      	adds	r3, #97	; 0x61
 8002b30:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002b32:	2b08      	cmp	r3, #8
 8002b34:	d14f      	bne.n	8002bd6 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	212c      	movs	r1, #44	; 0x2c
 8002b3c:	fb01 f303 	mul.w	r3, r1, r3
 8002b40:	4413      	add	r3, r2
 8002b42:	335c      	adds	r3, #92	; 0x5c
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	1c5a      	adds	r2, r3, #1
 8002b48:	6879      	ldr	r1, [r7, #4]
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	202c      	movs	r0, #44	; 0x2c
 8002b4e:	fb00 f303 	mul.w	r3, r0, r3
 8002b52:	440b      	add	r3, r1
 8002b54:	335c      	adds	r3, #92	; 0x5c
 8002b56:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	212c      	movs	r1, #44	; 0x2c
 8002b5e:	fb01 f303 	mul.w	r3, r1, r3
 8002b62:	4413      	add	r3, r2
 8002b64:	335c      	adds	r3, #92	; 0x5c
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d912      	bls.n	8002b92 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	212c      	movs	r1, #44	; 0x2c
 8002b72:	fb01 f303 	mul.w	r3, r1, r3
 8002b76:	4413      	add	r3, r2
 8002b78:	335c      	adds	r3, #92	; 0x5c
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	212c      	movs	r1, #44	; 0x2c
 8002b84:	fb01 f303 	mul.w	r3, r1, r3
 8002b88:	4413      	add	r3, r2
 8002b8a:	3360      	adds	r3, #96	; 0x60
 8002b8c:	2204      	movs	r2, #4
 8002b8e:	701a      	strb	r2, [r3, #0]
 8002b90:	e021      	b.n	8002bd6 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	212c      	movs	r1, #44	; 0x2c
 8002b98:	fb01 f303 	mul.w	r3, r1, r3
 8002b9c:	4413      	add	r3, r2
 8002b9e:	3360      	adds	r3, #96	; 0x60
 8002ba0:	2202      	movs	r2, #2
 8002ba2:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	015a      	lsls	r2, r3, #5
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	4413      	add	r3, r2
 8002bac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002bba:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002bc2:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	015a      	lsls	r2, r3, #5
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	4413      	add	r3, r2
 8002bcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	015a      	lsls	r2, r3, #5
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	4413      	add	r3, r2
 8002bde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002be2:	461a      	mov	r2, r3
 8002be4:	2302      	movs	r3, #2
 8002be6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	b2d9      	uxtb	r1, r3
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	202c      	movs	r0, #44	; 0x2c
 8002bf2:	fb00 f303 	mul.w	r3, r0, r3
 8002bf6:	4413      	add	r3, r2
 8002bf8:	3360      	adds	r3, #96	; 0x60
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f004 fcec 	bl	80075dc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002c04:	bf00      	nop
 8002c06:	3720      	adds	r7, #32
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b08a      	sub	sp, #40	; 0x28
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1c:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	f003 030f 	and.w	r3, r3, #15
 8002c2c:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	0c5b      	lsrs	r3, r3, #17
 8002c32:	f003 030f 	and.w	r3, r3, #15
 8002c36:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	091b      	lsrs	r3, r3, #4
 8002c3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c40:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d004      	beq.n	8002c52 <HCD_RXQLVL_IRQHandler+0x46>
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	2b05      	cmp	r3, #5
 8002c4c:	f000 80a9 	beq.w	8002da2 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002c50:	e0aa      	b.n	8002da8 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f000 80a6 	beq.w	8002da6 <HCD_RXQLVL_IRQHandler+0x19a>
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	212c      	movs	r1, #44	; 0x2c
 8002c60:	fb01 f303 	mul.w	r3, r1, r3
 8002c64:	4413      	add	r3, r2
 8002c66:	3344      	adds	r3, #68	; 0x44
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f000 809b 	beq.w	8002da6 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	212c      	movs	r1, #44	; 0x2c
 8002c76:	fb01 f303 	mul.w	r3, r1, r3
 8002c7a:	4413      	add	r3, r2
 8002c7c:	3350      	adds	r3, #80	; 0x50
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	441a      	add	r2, r3
 8002c84:	6879      	ldr	r1, [r7, #4]
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	202c      	movs	r0, #44	; 0x2c
 8002c8a:	fb00 f303 	mul.w	r3, r0, r3
 8002c8e:	440b      	add	r3, r1
 8002c90:	334c      	adds	r3, #76	; 0x4c
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d87a      	bhi.n	8002d8e <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6818      	ldr	r0, [r3, #0]
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	212c      	movs	r1, #44	; 0x2c
 8002ca2:	fb01 f303 	mul.w	r3, r1, r3
 8002ca6:	4413      	add	r3, r2
 8002ca8:	3344      	adds	r3, #68	; 0x44
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	b292      	uxth	r2, r2
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	f001 fe4f 	bl	8004954 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	212c      	movs	r1, #44	; 0x2c
 8002cbc:	fb01 f303 	mul.w	r3, r1, r3
 8002cc0:	4413      	add	r3, r2
 8002cc2:	3344      	adds	r3, #68	; 0x44
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	441a      	add	r2, r3
 8002cca:	6879      	ldr	r1, [r7, #4]
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	202c      	movs	r0, #44	; 0x2c
 8002cd0:	fb00 f303 	mul.w	r3, r0, r3
 8002cd4:	440b      	add	r3, r1
 8002cd6:	3344      	adds	r3, #68	; 0x44
 8002cd8:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	212c      	movs	r1, #44	; 0x2c
 8002ce0:	fb01 f303 	mul.w	r3, r1, r3
 8002ce4:	4413      	add	r3, r2
 8002ce6:	3350      	adds	r3, #80	; 0x50
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	441a      	add	r2, r3
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	202c      	movs	r0, #44	; 0x2c
 8002cf4:	fb00 f303 	mul.w	r3, r0, r3
 8002cf8:	440b      	add	r3, r1
 8002cfa:	3350      	adds	r3, #80	; 0x50
 8002cfc:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	015a      	lsls	r2, r3, #5
 8002d02:	6a3b      	ldr	r3, [r7, #32]
 8002d04:	4413      	add	r3, r2
 8002d06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	0cdb      	lsrs	r3, r3, #19
 8002d0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d12:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	212c      	movs	r1, #44	; 0x2c
 8002d1a:	fb01 f303 	mul.w	r3, r1, r3
 8002d1e:	4413      	add	r3, r2
 8002d20:	3340      	adds	r3, #64	; 0x40
 8002d22:	881b      	ldrh	r3, [r3, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d13c      	bne.n	8002da6 <HCD_RXQLVL_IRQHandler+0x19a>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d039      	beq.n	8002da6 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002d32:	69bb      	ldr	r3, [r7, #24]
 8002d34:	015a      	lsls	r2, r3, #5
 8002d36:	6a3b      	ldr	r3, [r7, #32]
 8002d38:	4413      	add	r3, r2
 8002d3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002d48:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002d50:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	015a      	lsls	r2, r3, #5
 8002d56:	6a3b      	ldr	r3, [r7, #32]
 8002d58:	4413      	add	r3, r2
 8002d5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d5e:	461a      	mov	r2, r3
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	212c      	movs	r1, #44	; 0x2c
 8002d6a:	fb01 f303 	mul.w	r3, r1, r3
 8002d6e:	4413      	add	r3, r2
 8002d70:	3354      	adds	r3, #84	; 0x54
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	f083 0301 	eor.w	r3, r3, #1
 8002d78:	b2d8      	uxtb	r0, r3
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	212c      	movs	r1, #44	; 0x2c
 8002d80:	fb01 f303 	mul.w	r3, r1, r3
 8002d84:	4413      	add	r3, r2
 8002d86:	3354      	adds	r3, #84	; 0x54
 8002d88:	4602      	mov	r2, r0
 8002d8a:	701a      	strb	r2, [r3, #0]
      break;
 8002d8c:	e00b      	b.n	8002da6 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	212c      	movs	r1, #44	; 0x2c
 8002d94:	fb01 f303 	mul.w	r3, r1, r3
 8002d98:	4413      	add	r3, r2
 8002d9a:	3360      	adds	r3, #96	; 0x60
 8002d9c:	2204      	movs	r2, #4
 8002d9e:	701a      	strb	r2, [r3, #0]
      break;
 8002da0:	e001      	b.n	8002da6 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002da2:	bf00      	nop
 8002da4:	e000      	b.n	8002da8 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002da6:	bf00      	nop
  }
}
 8002da8:	bf00      	nop
 8002daa:	3728      	adds	r7, #40	; 0x28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002ddc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d10b      	bne.n	8002e00 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d102      	bne.n	8002df8 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f004 fbd6 	bl	80075a4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	f043 0302 	orr.w	r3, r3, #2
 8002dfe:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f003 0308 	and.w	r3, r3, #8
 8002e06:	2b08      	cmp	r3, #8
 8002e08:	d132      	bne.n	8002e70 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	f043 0308 	orr.w	r3, r3, #8
 8002e10:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	2b04      	cmp	r3, #4
 8002e1a:	d126      	bne.n	8002e6a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	699b      	ldr	r3, [r3, #24]
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d113      	bne.n	8002e4c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002e2a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e2e:	d106      	bne.n	8002e3e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2102      	movs	r1, #2
 8002e36:	4618      	mov	r0, r3
 8002e38:	f001 feec 	bl	8004c14 <USB_InitFSLSPClkSel>
 8002e3c:	e011      	b.n	8002e62 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2101      	movs	r1, #1
 8002e44:	4618      	mov	r0, r3
 8002e46:	f001 fee5 	bl	8004c14 <USB_InitFSLSPClkSel>
 8002e4a:	e00a      	b.n	8002e62 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d106      	bne.n	8002e62 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002e60:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f004 fbc8 	bl	80075f8 <HAL_HCD_PortEnabled_Callback>
 8002e68:	e002      	b.n	8002e70 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f004 fbd2 	bl	8007614 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f003 0320 	and.w	r3, r3, #32
 8002e76:	2b20      	cmp	r3, #32
 8002e78:	d103      	bne.n	8002e82 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	f043 0320 	orr.w	r3, r3, #32
 8002e80:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002e88:	461a      	mov	r2, r3
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	6013      	str	r3, [r2, #0]
}
 8002e8e:	bf00      	nop
 8002e90:	3718      	adds	r7, #24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
	...

08002e98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e12b      	b.n	8003102 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d106      	bne.n	8002ec4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fd fd4c 	bl	800095c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2224      	movs	r2, #36	; 0x24
 8002ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f022 0201 	bic.w	r2, r2, #1
 8002eda:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002eea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002efa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002efc:	f001 f9fc 	bl	80042f8 <HAL_RCC_GetPCLK1Freq>
 8002f00:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	4a81      	ldr	r2, [pc, #516]	; (800310c <HAL_I2C_Init+0x274>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d807      	bhi.n	8002f1c <HAL_I2C_Init+0x84>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4a80      	ldr	r2, [pc, #512]	; (8003110 <HAL_I2C_Init+0x278>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	bf94      	ite	ls
 8002f14:	2301      	movls	r3, #1
 8002f16:	2300      	movhi	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	e006      	b.n	8002f2a <HAL_I2C_Init+0x92>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	4a7d      	ldr	r2, [pc, #500]	; (8003114 <HAL_I2C_Init+0x27c>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	bf94      	ite	ls
 8002f24:	2301      	movls	r3, #1
 8002f26:	2300      	movhi	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e0e7      	b.n	8003102 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	4a78      	ldr	r2, [pc, #480]	; (8003118 <HAL_I2C_Init+0x280>)
 8002f36:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3a:	0c9b      	lsrs	r3, r3, #18
 8002f3c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	68ba      	ldr	r2, [r7, #8]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6a1b      	ldr	r3, [r3, #32]
 8002f58:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	4a6a      	ldr	r2, [pc, #424]	; (800310c <HAL_I2C_Init+0x274>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d802      	bhi.n	8002f6c <HAL_I2C_Init+0xd4>
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	e009      	b.n	8002f80 <HAL_I2C_Init+0xe8>
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f72:	fb02 f303 	mul.w	r3, r2, r3
 8002f76:	4a69      	ldr	r2, [pc, #420]	; (800311c <HAL_I2C_Init+0x284>)
 8002f78:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7c:	099b      	lsrs	r3, r3, #6
 8002f7e:	3301      	adds	r3, #1
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	430b      	orrs	r3, r1
 8002f86:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f92:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	495c      	ldr	r1, [pc, #368]	; (800310c <HAL_I2C_Init+0x274>)
 8002f9c:	428b      	cmp	r3, r1
 8002f9e:	d819      	bhi.n	8002fd4 <HAL_I2C_Init+0x13c>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	1e59      	subs	r1, r3, #1
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fae:	1c59      	adds	r1, r3, #1
 8002fb0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002fb4:	400b      	ands	r3, r1
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00a      	beq.n	8002fd0 <HAL_I2C_Init+0x138>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	1e59      	subs	r1, r3, #1
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc8:	3301      	adds	r3, #1
 8002fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fce:	e051      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 8002fd0:	2304      	movs	r3, #4
 8002fd2:	e04f      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d111      	bne.n	8003000 <HAL_I2C_Init+0x168>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	1e58      	subs	r0, r3, #1
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6859      	ldr	r1, [r3, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	440b      	add	r3, r1
 8002fea:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fee:	3301      	adds	r3, #1
 8002ff0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	bf0c      	ite	eq
 8002ff8:	2301      	moveq	r3, #1
 8002ffa:	2300      	movne	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	e012      	b.n	8003026 <HAL_I2C_Init+0x18e>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	1e58      	subs	r0, r3, #1
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6859      	ldr	r1, [r3, #4]
 8003008:	460b      	mov	r3, r1
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	440b      	add	r3, r1
 800300e:	0099      	lsls	r1, r3, #2
 8003010:	440b      	add	r3, r1
 8003012:	fbb0 f3f3 	udiv	r3, r0, r3
 8003016:	3301      	adds	r3, #1
 8003018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800301c:	2b00      	cmp	r3, #0
 800301e:	bf0c      	ite	eq
 8003020:	2301      	moveq	r3, #1
 8003022:	2300      	movne	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_I2C_Init+0x196>
 800302a:	2301      	movs	r3, #1
 800302c:	e022      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d10e      	bne.n	8003054 <HAL_I2C_Init+0x1bc>
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	1e58      	subs	r0, r3, #1
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6859      	ldr	r1, [r3, #4]
 800303e:	460b      	mov	r3, r1
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	440b      	add	r3, r1
 8003044:	fbb0 f3f3 	udiv	r3, r0, r3
 8003048:	3301      	adds	r3, #1
 800304a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800304e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003052:	e00f      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	1e58      	subs	r0, r3, #1
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6859      	ldr	r1, [r3, #4]
 800305c:	460b      	mov	r3, r1
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	0099      	lsls	r1, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	fbb0 f3f3 	udiv	r3, r0, r3
 800306a:	3301      	adds	r3, #1
 800306c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003070:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003074:	6879      	ldr	r1, [r7, #4]
 8003076:	6809      	ldr	r1, [r1, #0]
 8003078:	4313      	orrs	r3, r2
 800307a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69da      	ldr	r2, [r3, #28]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	431a      	orrs	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80030a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	6911      	ldr	r1, [r2, #16]
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	68d2      	ldr	r2, [r2, #12]
 80030ae:	4311      	orrs	r1, r2
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	6812      	ldr	r2, [r2, #0]
 80030b4:	430b      	orrs	r3, r1
 80030b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	695a      	ldr	r2, [r3, #20]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 0201 	orr.w	r2, r2, #1
 80030e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2220      	movs	r2, #32
 80030ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	000186a0 	.word	0x000186a0
 8003110:	001e847f 	.word	0x001e847f
 8003114:	003d08ff 	.word	0x003d08ff
 8003118:	431bde83 	.word	0x431bde83
 800311c:	10624dd3 	.word	0x10624dd3

08003120 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e128      	b.n	8003384 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d109      	bne.n	8003152 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a90      	ldr	r2, [pc, #576]	; (800338c <HAL_I2S_Init+0x26c>)
 800314a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f7fd fc4d 	bl	80009ec <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2202      	movs	r2, #2
 8003156:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	69db      	ldr	r3, [r3, #28]
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	6812      	ldr	r2, [r2, #0]
 8003164:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003168:	f023 030f 	bic.w	r3, r3, #15
 800316c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2202      	movs	r2, #2
 8003174:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	2b02      	cmp	r3, #2
 800317c:	d060      	beq.n	8003240 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d102      	bne.n	800318c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003186:	2310      	movs	r3, #16
 8003188:	617b      	str	r3, [r7, #20]
 800318a:	e001      	b.n	8003190 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800318c:	2320      	movs	r3, #32
 800318e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	2b20      	cmp	r3, #32
 8003196:	d802      	bhi.n	800319e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800319e:	2001      	movs	r0, #1
 80031a0:	f001 f9a0 	bl	80044e4 <HAL_RCCEx_GetPeriphCLKFreq>
 80031a4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031ae:	d125      	bne.n	80031fc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d010      	beq.n	80031da <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	fbb2 f2f3 	udiv	r2, r2, r3
 80031c2:	4613      	mov	r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	4413      	add	r3, r2
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	461a      	mov	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	695b      	ldr	r3, [r3, #20]
 80031d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d4:	3305      	adds	r3, #5
 80031d6:	613b      	str	r3, [r7, #16]
 80031d8:	e01f      	b.n	800321a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80031e4:	4613      	mov	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4413      	add	r3, r2
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	461a      	mov	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f6:	3305      	adds	r3, #5
 80031f8:	613b      	str	r3, [r7, #16]
 80031fa:	e00e      	b.n	800321a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	fbb2 f2f3 	udiv	r2, r2, r3
 8003204:	4613      	mov	r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	4413      	add	r3, r2
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	461a      	mov	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	fbb2 f3f3 	udiv	r3, r2, r3
 8003216:	3305      	adds	r3, #5
 8003218:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	4a5c      	ldr	r2, [pc, #368]	; (8003390 <HAL_I2S_Init+0x270>)
 800321e:	fba2 2303 	umull	r2, r3, r2, r3
 8003222:	08db      	lsrs	r3, r3, #3
 8003224:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	085b      	lsrs	r3, r3, #1
 8003236:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	021b      	lsls	r3, r3, #8
 800323c:	61bb      	str	r3, [r7, #24]
 800323e:	e003      	b.n	8003248 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003240:	2302      	movs	r3, #2
 8003242:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003244:	2300      	movs	r3, #0
 8003246:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d902      	bls.n	8003254 <HAL_I2S_Init+0x134>
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	2bff      	cmp	r3, #255	; 0xff
 8003252:	d907      	bls.n	8003264 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003258:	f043 0210 	orr.w	r2, r3, #16
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e08f      	b.n	8003384 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	691a      	ldr	r2, [r3, #16]
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	ea42 0103 	orr.w	r1, r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	69fa      	ldr	r2, [r7, #28]
 8003274:	430a      	orrs	r2, r1
 8003276:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	69db      	ldr	r3, [r3, #28]
 800327e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003282:	f023 030f 	bic.w	r3, r3, #15
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	6851      	ldr	r1, [r2, #4]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	6892      	ldr	r2, [r2, #8]
 800328e:	4311      	orrs	r1, r2
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	68d2      	ldr	r2, [r2, #12]
 8003294:	4311      	orrs	r1, r2
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	6992      	ldr	r2, [r2, #24]
 800329a:	430a      	orrs	r2, r1
 800329c:	431a      	orrs	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032a6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d161      	bne.n	8003374 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a38      	ldr	r2, [pc, #224]	; (8003394 <HAL_I2S_Init+0x274>)
 80032b4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a37      	ldr	r2, [pc, #220]	; (8003398 <HAL_I2S_Init+0x278>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d101      	bne.n	80032c4 <HAL_I2S_Init+0x1a4>
 80032c0:	4b36      	ldr	r3, [pc, #216]	; (800339c <HAL_I2S_Init+0x27c>)
 80032c2:	e001      	b.n	80032c8 <HAL_I2S_Init+0x1a8>
 80032c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	6812      	ldr	r2, [r2, #0]
 80032ce:	4932      	ldr	r1, [pc, #200]	; (8003398 <HAL_I2S_Init+0x278>)
 80032d0:	428a      	cmp	r2, r1
 80032d2:	d101      	bne.n	80032d8 <HAL_I2S_Init+0x1b8>
 80032d4:	4a31      	ldr	r2, [pc, #196]	; (800339c <HAL_I2S_Init+0x27c>)
 80032d6:	e001      	b.n	80032dc <HAL_I2S_Init+0x1bc>
 80032d8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80032dc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80032e0:	f023 030f 	bic.w	r3, r3, #15
 80032e4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a2b      	ldr	r2, [pc, #172]	; (8003398 <HAL_I2S_Init+0x278>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d101      	bne.n	80032f4 <HAL_I2S_Init+0x1d4>
 80032f0:	4b2a      	ldr	r3, [pc, #168]	; (800339c <HAL_I2S_Init+0x27c>)
 80032f2:	e001      	b.n	80032f8 <HAL_I2S_Init+0x1d8>
 80032f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032f8:	2202      	movs	r2, #2
 80032fa:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a25      	ldr	r2, [pc, #148]	; (8003398 <HAL_I2S_Init+0x278>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d101      	bne.n	800330a <HAL_I2S_Init+0x1ea>
 8003306:	4b25      	ldr	r3, [pc, #148]	; (800339c <HAL_I2S_Init+0x27c>)
 8003308:	e001      	b.n	800330e <HAL_I2S_Init+0x1ee>
 800330a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800330e:	69db      	ldr	r3, [r3, #28]
 8003310:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800331a:	d003      	beq.n	8003324 <HAL_I2S_Init+0x204>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d103      	bne.n	800332c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003324:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003328:	613b      	str	r3, [r7, #16]
 800332a:	e001      	b.n	8003330 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800332c:	2300      	movs	r3, #0
 800332e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800333a:	4313      	orrs	r3, r2
 800333c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003344:	4313      	orrs	r3, r2
 8003346:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800334e:	4313      	orrs	r3, r2
 8003350:	b29a      	uxth	r2, r3
 8003352:	897b      	ldrh	r3, [r7, #10]
 8003354:	4313      	orrs	r3, r2
 8003356:	b29b      	uxth	r3, r3
 8003358:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800335c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a0d      	ldr	r2, [pc, #52]	; (8003398 <HAL_I2S_Init+0x278>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d101      	bne.n	800336c <HAL_I2S_Init+0x24c>
 8003368:	4b0c      	ldr	r3, [pc, #48]	; (800339c <HAL_I2S_Init+0x27c>)
 800336a:	e001      	b.n	8003370 <HAL_I2S_Init+0x250>
 800336c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003370:	897a      	ldrh	r2, [r7, #10]
 8003372:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3720      	adds	r7, #32
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	08003497 	.word	0x08003497
 8003390:	cccccccd 	.word	0xcccccccd
 8003394:	080035ad 	.word	0x080035ad
 8003398:	40003800 	.word	0x40003800
 800339c:	40003400 	.word	0x40003400

080033a0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80033a8:	bf00      	nop
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80033d0:	bf00      	nop
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e8:	881a      	ldrh	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f4:	1c9a      	adds	r2, r3, #2
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033fe:	b29b      	uxth	r3, r3
 8003400:	3b01      	subs	r3, #1
 8003402:	b29a      	uxth	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800340c:	b29b      	uxth	r3, r3
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10e      	bne.n	8003430 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003420:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2201      	movs	r2, #1
 8003426:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7ff ffb8 	bl	80033a0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003430:	bf00      	nop
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68da      	ldr	r2, [r3, #12]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344a:	b292      	uxth	r2, r2
 800344c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003452:	1c9a      	adds	r2, r3, #2
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800345c:	b29b      	uxth	r3, r3
 800345e:	3b01      	subs	r3, #1
 8003460:	b29a      	uxth	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800346a:	b29b      	uxth	r3, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10e      	bne.n	800348e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800347e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f7ff ff93 	bl	80033b4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800348e:	bf00      	nop
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b086      	sub	sp, #24
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	d13a      	bne.n	8003528 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f003 0301 	and.w	r3, r3, #1
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d109      	bne.n	80034d0 <I2S_IRQHandler+0x3a>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034c6:	2b40      	cmp	r3, #64	; 0x40
 80034c8:	d102      	bne.n	80034d0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f7ff ffb4 	bl	8003438 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034d6:	2b40      	cmp	r3, #64	; 0x40
 80034d8:	d126      	bne.n	8003528 <I2S_IRQHandler+0x92>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f003 0320 	and.w	r3, r3, #32
 80034e4:	2b20      	cmp	r3, #32
 80034e6:	d11f      	bne.n	8003528 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	685a      	ldr	r2, [r3, #4]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80034f6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80034f8:	2300      	movs	r3, #0
 80034fa:	613b      	str	r3, [r7, #16]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	613b      	str	r3, [r7, #16]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	613b      	str	r3, [r7, #16]
 800350c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800351a:	f043 0202 	orr.w	r2, r3, #2
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f7ff ff50 	bl	80033c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800352e:	b2db      	uxtb	r3, r3
 8003530:	2b03      	cmp	r3, #3
 8003532:	d136      	bne.n	80035a2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b02      	cmp	r3, #2
 800353c:	d109      	bne.n	8003552 <I2S_IRQHandler+0xbc>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003548:	2b80      	cmp	r3, #128	; 0x80
 800354a:	d102      	bne.n	8003552 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f7ff ff45 	bl	80033dc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	f003 0308 	and.w	r3, r3, #8
 8003558:	2b08      	cmp	r3, #8
 800355a:	d122      	bne.n	80035a2 <I2S_IRQHandler+0x10c>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f003 0320 	and.w	r3, r3, #32
 8003566:	2b20      	cmp	r3, #32
 8003568:	d11b      	bne.n	80035a2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003578:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800357a:	2300      	movs	r3, #0
 800357c:	60fb      	str	r3, [r7, #12]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	60fb      	str	r3, [r7, #12]
 8003586:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003594:	f043 0204 	orr.w	r2, r3, #4
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f7ff ff13 	bl	80033c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80035a2:	bf00      	nop
 80035a4:	3718      	adds	r7, #24
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
	...

080035ac <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b088      	sub	sp, #32
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4aa2      	ldr	r2, [pc, #648]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d101      	bne.n	80035ca <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80035c6:	4ba2      	ldr	r3, [pc, #648]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80035c8:	e001      	b.n	80035ce <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80035ca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a9b      	ldr	r2, [pc, #620]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d101      	bne.n	80035e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80035e4:	4b9a      	ldr	r3, [pc, #616]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80035e6:	e001      	b.n	80035ec <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80035e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035f8:	d004      	beq.n	8003604 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f040 8099 	bne.w	8003736 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b02      	cmp	r3, #2
 800360c:	d107      	bne.n	800361e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003614:	2b00      	cmp	r3, #0
 8003616:	d002      	beq.n	800361e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f000 f925 	bl	8003868 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	2b01      	cmp	r3, #1
 8003626:	d107      	bne.n	8003638 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800362e:	2b00      	cmp	r3, #0
 8003630:	d002      	beq.n	8003638 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 f9c8 	bl	80039c8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800363e:	2b40      	cmp	r3, #64	; 0x40
 8003640:	d13a      	bne.n	80036b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	f003 0320 	and.w	r3, r3, #32
 8003648:	2b00      	cmp	r3, #0
 800364a:	d035      	beq.n	80036b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a7e      	ldr	r2, [pc, #504]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d101      	bne.n	800365a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003656:	4b7e      	ldr	r3, [pc, #504]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003658:	e001      	b.n	800365e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800365a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800365e:	685a      	ldr	r2, [r3, #4]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4979      	ldr	r1, [pc, #484]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003666:	428b      	cmp	r3, r1
 8003668:	d101      	bne.n	800366e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800366a:	4b79      	ldr	r3, [pc, #484]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800366c:	e001      	b.n	8003672 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800366e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003672:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003676:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	685a      	ldr	r2, [r3, #4]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003686:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003688:	2300      	movs	r3, #0
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	60fb      	str	r3, [r7, #12]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	60fb      	str	r3, [r7, #12]
 800369c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2201      	movs	r2, #1
 80036a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036aa:	f043 0202 	orr.w	r2, r3, #2
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f7ff fe88 	bl	80033c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	f003 0308 	and.w	r3, r3, #8
 80036be:	2b08      	cmp	r3, #8
 80036c0:	f040 80be 	bne.w	8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f003 0320 	and.w	r3, r3, #32
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	f000 80b8 	beq.w	8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80036de:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a59      	ldr	r2, [pc, #356]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d101      	bne.n	80036ee <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80036ea:	4b59      	ldr	r3, [pc, #356]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80036ec:	e001      	b.n	80036f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80036ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4954      	ldr	r1, [pc, #336]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80036fa:	428b      	cmp	r3, r1
 80036fc:	d101      	bne.n	8003702 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80036fe:	4b54      	ldr	r3, [pc, #336]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003700:	e001      	b.n	8003706 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003702:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003706:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800370a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800370c:	2300      	movs	r3, #0
 800370e:	60bb      	str	r3, [r7, #8]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	60bb      	str	r3, [r7, #8]
 8003718:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2201      	movs	r2, #1
 800371e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003726:	f043 0204 	orr.w	r2, r3, #4
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7ff fe4a 	bl	80033c8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003734:	e084      	b.n	8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b02      	cmp	r3, #2
 800373e:	d107      	bne.n	8003750 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003746:	2b00      	cmp	r3, #0
 8003748:	d002      	beq.n	8003750 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f8be 	bl	80038cc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b01      	cmp	r3, #1
 8003758:	d107      	bne.n	800376a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003760:	2b00      	cmp	r3, #0
 8003762:	d002      	beq.n	800376a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f000 f8fd 	bl	8003964 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003770:	2b40      	cmp	r3, #64	; 0x40
 8003772:	d12f      	bne.n	80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	f003 0320 	and.w	r3, r3, #32
 800377a:	2b00      	cmp	r3, #0
 800377c:	d02a      	beq.n	80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685a      	ldr	r2, [r3, #4]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800378c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a2e      	ldr	r2, [pc, #184]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d101      	bne.n	800379c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003798:	4b2d      	ldr	r3, [pc, #180]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800379a:	e001      	b.n	80037a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800379c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4929      	ldr	r1, [pc, #164]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80037a8:	428b      	cmp	r3, r1
 80037aa:	d101      	bne.n	80037b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80037ac:	4b28      	ldr	r3, [pc, #160]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80037ae:	e001      	b.n	80037b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80037b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80037b8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c6:	f043 0202 	orr.w	r2, r3, #2
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f7ff fdfa 	bl	80033c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	f003 0308 	and.w	r3, r3, #8
 80037da:	2b08      	cmp	r3, #8
 80037dc:	d131      	bne.n	8003842 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	f003 0320 	and.w	r3, r3, #32
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d02c      	beq.n	8003842 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a17      	ldr	r2, [pc, #92]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d101      	bne.n	80037f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80037f2:	4b17      	ldr	r3, [pc, #92]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80037f4:	e001      	b.n	80037fa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80037f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037fa:	685a      	ldr	r2, [r3, #4]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4912      	ldr	r1, [pc, #72]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003802:	428b      	cmp	r3, r1
 8003804:	d101      	bne.n	800380a <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8003806:	4b12      	ldr	r3, [pc, #72]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003808:	e001      	b.n	800380e <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800380a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800380e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003812:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003822:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003830:	f043 0204 	orr.w	r2, r3, #4
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7ff fdc5 	bl	80033c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800383e:	e000      	b.n	8003842 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003840:	bf00      	nop
}
 8003842:	bf00      	nop
 8003844:	3720      	adds	r7, #32
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	40003800 	.word	0x40003800
 8003850:	40003400 	.word	0x40003400

08003854 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800385c:	bf00      	nop
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr

08003868 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	1c99      	adds	r1, r3, #2
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6251      	str	r1, [r2, #36]	; 0x24
 800387a:	881a      	ldrh	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003886:	b29b      	uxth	r3, r3
 8003888:	3b01      	subs	r3, #1
 800388a:	b29a      	uxth	r2, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003894:	b29b      	uxth	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d113      	bne.n	80038c2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685a      	ldr	r2, [r3, #4]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038a8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d106      	bne.n	80038c2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f7ff ffc9 	bl	8003854 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038c2:	bf00      	nop
 80038c4:	3708      	adds	r7, #8
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
	...

080038cc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d8:	1c99      	adds	r1, r3, #2
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	6251      	str	r1, [r2, #36]	; 0x24
 80038de:	8819      	ldrh	r1, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a1d      	ldr	r2, [pc, #116]	; (800395c <I2SEx_TxISR_I2SExt+0x90>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d101      	bne.n	80038ee <I2SEx_TxISR_I2SExt+0x22>
 80038ea:	4b1d      	ldr	r3, [pc, #116]	; (8003960 <I2SEx_TxISR_I2SExt+0x94>)
 80038ec:	e001      	b.n	80038f2 <I2SEx_TxISR_I2SExt+0x26>
 80038ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038f2:	460a      	mov	r2, r1
 80038f4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	3b01      	subs	r3, #1
 80038fe:	b29a      	uxth	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003908:	b29b      	uxth	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d121      	bne.n	8003952 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a12      	ldr	r2, [pc, #72]	; (800395c <I2SEx_TxISR_I2SExt+0x90>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d101      	bne.n	800391c <I2SEx_TxISR_I2SExt+0x50>
 8003918:	4b11      	ldr	r3, [pc, #68]	; (8003960 <I2SEx_TxISR_I2SExt+0x94>)
 800391a:	e001      	b.n	8003920 <I2SEx_TxISR_I2SExt+0x54>
 800391c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003920:	685a      	ldr	r2, [r3, #4]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	490d      	ldr	r1, [pc, #52]	; (800395c <I2SEx_TxISR_I2SExt+0x90>)
 8003928:	428b      	cmp	r3, r1
 800392a:	d101      	bne.n	8003930 <I2SEx_TxISR_I2SExt+0x64>
 800392c:	4b0c      	ldr	r3, [pc, #48]	; (8003960 <I2SEx_TxISR_I2SExt+0x94>)
 800392e:	e001      	b.n	8003934 <I2SEx_TxISR_I2SExt+0x68>
 8003930:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003934:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003938:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800393e:	b29b      	uxth	r3, r3
 8003940:	2b00      	cmp	r3, #0
 8003942:	d106      	bne.n	8003952 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7ff ff81 	bl	8003854 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	40003800 	.word	0x40003800
 8003960:	40003400 	.word	0x40003400

08003964 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	68d8      	ldr	r0, [r3, #12]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003976:	1c99      	adds	r1, r3, #2
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800397c:	b282      	uxth	r2, r0
 800397e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003984:	b29b      	uxth	r3, r3
 8003986:	3b01      	subs	r3, #1
 8003988:	b29a      	uxth	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003992:	b29b      	uxth	r3, r3
 8003994:	2b00      	cmp	r3, #0
 8003996:	d113      	bne.n	80039c0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80039a6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d106      	bne.n	80039c0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2201      	movs	r2, #1
 80039b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7ff ff4a 	bl	8003854 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039c0:	bf00      	nop
 80039c2:	3708      	adds	r7, #8
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a20      	ldr	r2, [pc, #128]	; (8003a58 <I2SEx_RxISR_I2SExt+0x90>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d101      	bne.n	80039de <I2SEx_RxISR_I2SExt+0x16>
 80039da:	4b20      	ldr	r3, [pc, #128]	; (8003a5c <I2SEx_RxISR_I2SExt+0x94>)
 80039dc:	e001      	b.n	80039e2 <I2SEx_RxISR_I2SExt+0x1a>
 80039de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039e2:	68d8      	ldr	r0, [r3, #12]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e8:	1c99      	adds	r1, r3, #2
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	62d1      	str	r1, [r2, #44]	; 0x2c
 80039ee:	b282      	uxth	r2, r0
 80039f0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	3b01      	subs	r3, #1
 80039fa:	b29a      	uxth	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d121      	bne.n	8003a4e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a12      	ldr	r2, [pc, #72]	; (8003a58 <I2SEx_RxISR_I2SExt+0x90>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d101      	bne.n	8003a18 <I2SEx_RxISR_I2SExt+0x50>
 8003a14:	4b11      	ldr	r3, [pc, #68]	; (8003a5c <I2SEx_RxISR_I2SExt+0x94>)
 8003a16:	e001      	b.n	8003a1c <I2SEx_RxISR_I2SExt+0x54>
 8003a18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a1c:	685a      	ldr	r2, [r3, #4]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	490d      	ldr	r1, [pc, #52]	; (8003a58 <I2SEx_RxISR_I2SExt+0x90>)
 8003a24:	428b      	cmp	r3, r1
 8003a26:	d101      	bne.n	8003a2c <I2SEx_RxISR_I2SExt+0x64>
 8003a28:	4b0c      	ldr	r3, [pc, #48]	; (8003a5c <I2SEx_RxISR_I2SExt+0x94>)
 8003a2a:	e001      	b.n	8003a30 <I2SEx_RxISR_I2SExt+0x68>
 8003a2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a30:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003a34:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d106      	bne.n	8003a4e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f7ff ff03 	bl	8003854 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a4e:	bf00      	nop
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40003800 	.word	0x40003800
 8003a5c:	40003400 	.word	0x40003400

08003a60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e264      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d075      	beq.n	8003b6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a7e:	4ba3      	ldr	r3, [pc, #652]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 030c 	and.w	r3, r3, #12
 8003a86:	2b04      	cmp	r3, #4
 8003a88:	d00c      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a8a:	4ba0      	ldr	r3, [pc, #640]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a92:	2b08      	cmp	r3, #8
 8003a94:	d112      	bne.n	8003abc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a96:	4b9d      	ldr	r3, [pc, #628]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003aa2:	d10b      	bne.n	8003abc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa4:	4b99      	ldr	r3, [pc, #612]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d05b      	beq.n	8003b68 <HAL_RCC_OscConfig+0x108>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d157      	bne.n	8003b68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e23f      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ac4:	d106      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x74>
 8003ac6:	4b91      	ldr	r3, [pc, #580]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a90      	ldr	r2, [pc, #576]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003acc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ad0:	6013      	str	r3, [r2, #0]
 8003ad2:	e01d      	b.n	8003b10 <HAL_RCC_OscConfig+0xb0>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003adc:	d10c      	bne.n	8003af8 <HAL_RCC_OscConfig+0x98>
 8003ade:	4b8b      	ldr	r3, [pc, #556]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a8a      	ldr	r2, [pc, #552]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003ae4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ae8:	6013      	str	r3, [r2, #0]
 8003aea:	4b88      	ldr	r3, [pc, #544]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a87      	ldr	r2, [pc, #540]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003af0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003af4:	6013      	str	r3, [r2, #0]
 8003af6:	e00b      	b.n	8003b10 <HAL_RCC_OscConfig+0xb0>
 8003af8:	4b84      	ldr	r3, [pc, #528]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a83      	ldr	r2, [pc, #524]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003afe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b02:	6013      	str	r3, [r2, #0]
 8003b04:	4b81      	ldr	r3, [pc, #516]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a80      	ldr	r2, [pc, #512]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003b0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d013      	beq.n	8003b40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b18:	f7fd f93c 	bl	8000d94 <HAL_GetTick>
 8003b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b1e:	e008      	b.n	8003b32 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b20:	f7fd f938 	bl	8000d94 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b64      	cmp	r3, #100	; 0x64
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e204      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b32:	4b76      	ldr	r3, [pc, #472]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d0f0      	beq.n	8003b20 <HAL_RCC_OscConfig+0xc0>
 8003b3e:	e014      	b.n	8003b6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b40:	f7fd f928 	bl	8000d94 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b46:	e008      	b.n	8003b5a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b48:	f7fd f924 	bl	8000d94 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b64      	cmp	r3, #100	; 0x64
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e1f0      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b5a:	4b6c      	ldr	r3, [pc, #432]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d1f0      	bne.n	8003b48 <HAL_RCC_OscConfig+0xe8>
 8003b66:	e000      	b.n	8003b6a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0302 	and.w	r3, r3, #2
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d063      	beq.n	8003c3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b76:	4b65      	ldr	r3, [pc, #404]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f003 030c 	and.w	r3, r3, #12
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d00b      	beq.n	8003b9a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b82:	4b62      	ldr	r3, [pc, #392]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b8a:	2b08      	cmp	r3, #8
 8003b8c:	d11c      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b8e:	4b5f      	ldr	r3, [pc, #380]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d116      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b9a:	4b5c      	ldr	r3, [pc, #368]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d005      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x152>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d001      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e1c4      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bb2:	4b56      	ldr	r3, [pc, #344]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	4952      	ldr	r1, [pc, #328]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bc6:	e03a      	b.n	8003c3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d020      	beq.n	8003c12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bd0:	4b4f      	ldr	r3, [pc, #316]	; (8003d10 <HAL_RCC_OscConfig+0x2b0>)
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd6:	f7fd f8dd 	bl	8000d94 <HAL_GetTick>
 8003bda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bdc:	e008      	b.n	8003bf0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bde:	f7fd f8d9 	bl	8000d94 <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d901      	bls.n	8003bf0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e1a5      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bf0:	4b46      	ldr	r3, [pc, #280]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d0f0      	beq.n	8003bde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bfc:	4b43      	ldr	r3, [pc, #268]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	691b      	ldr	r3, [r3, #16]
 8003c08:	00db      	lsls	r3, r3, #3
 8003c0a:	4940      	ldr	r1, [pc, #256]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	600b      	str	r3, [r1, #0]
 8003c10:	e015      	b.n	8003c3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c12:	4b3f      	ldr	r3, [pc, #252]	; (8003d10 <HAL_RCC_OscConfig+0x2b0>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c18:	f7fd f8bc 	bl	8000d94 <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c1e:	e008      	b.n	8003c32 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c20:	f7fd f8b8 	bl	8000d94 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e184      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c32:	4b36      	ldr	r3, [pc, #216]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1f0      	bne.n	8003c20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0308 	and.w	r3, r3, #8
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d030      	beq.n	8003cac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d016      	beq.n	8003c80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c52:	4b30      	ldr	r3, [pc, #192]	; (8003d14 <HAL_RCC_OscConfig+0x2b4>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c58:	f7fd f89c 	bl	8000d94 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c60:	f7fd f898 	bl	8000d94 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e164      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c72:	4b26      	ldr	r3, [pc, #152]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003c74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d0f0      	beq.n	8003c60 <HAL_RCC_OscConfig+0x200>
 8003c7e:	e015      	b.n	8003cac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c80:	4b24      	ldr	r3, [pc, #144]	; (8003d14 <HAL_RCC_OscConfig+0x2b4>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c86:	f7fd f885 	bl	8000d94 <HAL_GetTick>
 8003c8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c8c:	e008      	b.n	8003ca0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c8e:	f7fd f881 	bl	8000d94 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d901      	bls.n	8003ca0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e14d      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ca0:	4b1a      	ldr	r3, [pc, #104]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003ca2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1f0      	bne.n	8003c8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0304 	and.w	r3, r3, #4
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f000 80a0 	beq.w	8003dfa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cbe:	4b13      	ldr	r3, [pc, #76]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10f      	bne.n	8003cea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cca:	2300      	movs	r3, #0
 8003ccc:	60bb      	str	r3, [r7, #8]
 8003cce:	4b0f      	ldr	r3, [pc, #60]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd2:	4a0e      	ldr	r2, [pc, #56]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003cd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cd8:	6413      	str	r3, [r2, #64]	; 0x40
 8003cda:	4b0c      	ldr	r3, [pc, #48]	; (8003d0c <HAL_RCC_OscConfig+0x2ac>)
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ce2:	60bb      	str	r3, [r7, #8]
 8003ce4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cea:	4b0b      	ldr	r3, [pc, #44]	; (8003d18 <HAL_RCC_OscConfig+0x2b8>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d121      	bne.n	8003d3a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cf6:	4b08      	ldr	r3, [pc, #32]	; (8003d18 <HAL_RCC_OscConfig+0x2b8>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a07      	ldr	r2, [pc, #28]	; (8003d18 <HAL_RCC_OscConfig+0x2b8>)
 8003cfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d02:	f7fd f847 	bl	8000d94 <HAL_GetTick>
 8003d06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d08:	e011      	b.n	8003d2e <HAL_RCC_OscConfig+0x2ce>
 8003d0a:	bf00      	nop
 8003d0c:	40023800 	.word	0x40023800
 8003d10:	42470000 	.word	0x42470000
 8003d14:	42470e80 	.word	0x42470e80
 8003d18:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d1c:	f7fd f83a 	bl	8000d94 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e106      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d2e:	4b85      	ldr	r3, [pc, #532]	; (8003f44 <HAL_RCC_OscConfig+0x4e4>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d0f0      	beq.n	8003d1c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d106      	bne.n	8003d50 <HAL_RCC_OscConfig+0x2f0>
 8003d42:	4b81      	ldr	r3, [pc, #516]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d46:	4a80      	ldr	r2, [pc, #512]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003d48:	f043 0301 	orr.w	r3, r3, #1
 8003d4c:	6713      	str	r3, [r2, #112]	; 0x70
 8003d4e:	e01c      	b.n	8003d8a <HAL_RCC_OscConfig+0x32a>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	2b05      	cmp	r3, #5
 8003d56:	d10c      	bne.n	8003d72 <HAL_RCC_OscConfig+0x312>
 8003d58:	4b7b      	ldr	r3, [pc, #492]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003d5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d5c:	4a7a      	ldr	r2, [pc, #488]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003d5e:	f043 0304 	orr.w	r3, r3, #4
 8003d62:	6713      	str	r3, [r2, #112]	; 0x70
 8003d64:	4b78      	ldr	r3, [pc, #480]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003d66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d68:	4a77      	ldr	r2, [pc, #476]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003d6a:	f043 0301 	orr.w	r3, r3, #1
 8003d6e:	6713      	str	r3, [r2, #112]	; 0x70
 8003d70:	e00b      	b.n	8003d8a <HAL_RCC_OscConfig+0x32a>
 8003d72:	4b75      	ldr	r3, [pc, #468]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d76:	4a74      	ldr	r2, [pc, #464]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003d78:	f023 0301 	bic.w	r3, r3, #1
 8003d7c:	6713      	str	r3, [r2, #112]	; 0x70
 8003d7e:	4b72      	ldr	r3, [pc, #456]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d82:	4a71      	ldr	r2, [pc, #452]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003d84:	f023 0304 	bic.w	r3, r3, #4
 8003d88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d015      	beq.n	8003dbe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d92:	f7fc ffff 	bl	8000d94 <HAL_GetTick>
 8003d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d98:	e00a      	b.n	8003db0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d9a:	f7fc fffb 	bl	8000d94 <HAL_GetTick>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	1ad3      	subs	r3, r2, r3
 8003da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d901      	bls.n	8003db0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e0c5      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003db0:	4b65      	ldr	r3, [pc, #404]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db4:	f003 0302 	and.w	r3, r3, #2
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d0ee      	beq.n	8003d9a <HAL_RCC_OscConfig+0x33a>
 8003dbc:	e014      	b.n	8003de8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dbe:	f7fc ffe9 	bl	8000d94 <HAL_GetTick>
 8003dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dc4:	e00a      	b.n	8003ddc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dc6:	f7fc ffe5 	bl	8000d94 <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d901      	bls.n	8003ddc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e0af      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ddc:	4b5a      	ldr	r3, [pc, #360]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003dde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003de0:	f003 0302 	and.w	r3, r3, #2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1ee      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003de8:	7dfb      	ldrb	r3, [r7, #23]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d105      	bne.n	8003dfa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dee:	4b56      	ldr	r3, [pc, #344]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df2:	4a55      	ldr	r2, [pc, #340]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003df4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003df8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f000 809b 	beq.w	8003f3a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e04:	4b50      	ldr	r3, [pc, #320]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f003 030c 	and.w	r3, r3, #12
 8003e0c:	2b08      	cmp	r3, #8
 8003e0e:	d05c      	beq.n	8003eca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d141      	bne.n	8003e9c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e18:	4b4c      	ldr	r3, [pc, #304]	; (8003f4c <HAL_RCC_OscConfig+0x4ec>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e1e:	f7fc ffb9 	bl	8000d94 <HAL_GetTick>
 8003e22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e24:	e008      	b.n	8003e38 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e26:	f7fc ffb5 	bl	8000d94 <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d901      	bls.n	8003e38 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e081      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e38:	4b43      	ldr	r3, [pc, #268]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1f0      	bne.n	8003e26 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	69da      	ldr	r2, [r3, #28]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a1b      	ldr	r3, [r3, #32]
 8003e4c:	431a      	orrs	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	019b      	lsls	r3, r3, #6
 8003e54:	431a      	orrs	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e5a:	085b      	lsrs	r3, r3, #1
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	041b      	lsls	r3, r3, #16
 8003e60:	431a      	orrs	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e66:	061b      	lsls	r3, r3, #24
 8003e68:	4937      	ldr	r1, [pc, #220]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e6e:	4b37      	ldr	r3, [pc, #220]	; (8003f4c <HAL_RCC_OscConfig+0x4ec>)
 8003e70:	2201      	movs	r2, #1
 8003e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e74:	f7fc ff8e 	bl	8000d94 <HAL_GetTick>
 8003e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e7a:	e008      	b.n	8003e8e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e7c:	f7fc ff8a 	bl	8000d94 <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d901      	bls.n	8003e8e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e056      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e8e:	4b2e      	ldr	r3, [pc, #184]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d0f0      	beq.n	8003e7c <HAL_RCC_OscConfig+0x41c>
 8003e9a:	e04e      	b.n	8003f3a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e9c:	4b2b      	ldr	r3, [pc, #172]	; (8003f4c <HAL_RCC_OscConfig+0x4ec>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea2:	f7fc ff77 	bl	8000d94 <HAL_GetTick>
 8003ea6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ea8:	e008      	b.n	8003ebc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eaa:	f7fc ff73 	bl	8000d94 <HAL_GetTick>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d901      	bls.n	8003ebc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	e03f      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ebc:	4b22      	ldr	r3, [pc, #136]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1f0      	bne.n	8003eaa <HAL_RCC_OscConfig+0x44a>
 8003ec8:	e037      	b.n	8003f3a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d101      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e032      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ed6:	4b1c      	ldr	r3, [pc, #112]	; (8003f48 <HAL_RCC_OscConfig+0x4e8>)
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d028      	beq.n	8003f36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d121      	bne.n	8003f36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d11a      	bne.n	8003f36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f00:	68fa      	ldr	r2, [r7, #12]
 8003f02:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f06:	4013      	ands	r3, r2
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f0c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d111      	bne.n	8003f36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f1c:	085b      	lsrs	r3, r3, #1
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d107      	bne.n	8003f36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f30:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d001      	beq.n	8003f3a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e000      	b.n	8003f3c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3718      	adds	r7, #24
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	40007000 	.word	0x40007000
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	42470060 	.word	0x42470060

08003f50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d101      	bne.n	8003f64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e0cc      	b.n	80040fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f64:	4b68      	ldr	r3, [pc, #416]	; (8004108 <HAL_RCC_ClockConfig+0x1b8>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0307 	and.w	r3, r3, #7
 8003f6c:	683a      	ldr	r2, [r7, #0]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d90c      	bls.n	8003f8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f72:	4b65      	ldr	r3, [pc, #404]	; (8004108 <HAL_RCC_ClockConfig+0x1b8>)
 8003f74:	683a      	ldr	r2, [r7, #0]
 8003f76:	b2d2      	uxtb	r2, r2
 8003f78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f7a:	4b63      	ldr	r3, [pc, #396]	; (8004108 <HAL_RCC_ClockConfig+0x1b8>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0307 	and.w	r3, r3, #7
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d001      	beq.n	8003f8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e0b8      	b.n	80040fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0302 	and.w	r3, r3, #2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d020      	beq.n	8003fda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0304 	and.w	r3, r3, #4
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d005      	beq.n	8003fb0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fa4:	4b59      	ldr	r3, [pc, #356]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	4a58      	ldr	r2, [pc, #352]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 8003faa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003fae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0308 	and.w	r3, r3, #8
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fbc:	4b53      	ldr	r3, [pc, #332]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	4a52      	ldr	r2, [pc, #328]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 8003fc2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003fc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fc8:	4b50      	ldr	r3, [pc, #320]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	494d      	ldr	r1, [pc, #308]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d044      	beq.n	8004070 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d107      	bne.n	8003ffe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fee:	4b47      	ldr	r3, [pc, #284]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d119      	bne.n	800402e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e07f      	b.n	80040fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	2b02      	cmp	r3, #2
 8004004:	d003      	beq.n	800400e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800400a:	2b03      	cmp	r3, #3
 800400c:	d107      	bne.n	800401e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800400e:	4b3f      	ldr	r3, [pc, #252]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d109      	bne.n	800402e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e06f      	b.n	80040fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800401e:	4b3b      	ldr	r3, [pc, #236]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e067      	b.n	80040fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800402e:	4b37      	ldr	r3, [pc, #220]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f023 0203 	bic.w	r2, r3, #3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	4934      	ldr	r1, [pc, #208]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 800403c:	4313      	orrs	r3, r2
 800403e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004040:	f7fc fea8 	bl	8000d94 <HAL_GetTick>
 8004044:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004046:	e00a      	b.n	800405e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004048:	f7fc fea4 	bl	8000d94 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	f241 3288 	movw	r2, #5000	; 0x1388
 8004056:	4293      	cmp	r3, r2
 8004058:	d901      	bls.n	800405e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e04f      	b.n	80040fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800405e:	4b2b      	ldr	r3, [pc, #172]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f003 020c 	and.w	r2, r3, #12
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	429a      	cmp	r2, r3
 800406e:	d1eb      	bne.n	8004048 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004070:	4b25      	ldr	r3, [pc, #148]	; (8004108 <HAL_RCC_ClockConfig+0x1b8>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	429a      	cmp	r2, r3
 800407c:	d20c      	bcs.n	8004098 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800407e:	4b22      	ldr	r3, [pc, #136]	; (8004108 <HAL_RCC_ClockConfig+0x1b8>)
 8004080:	683a      	ldr	r2, [r7, #0]
 8004082:	b2d2      	uxtb	r2, r2
 8004084:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004086:	4b20      	ldr	r3, [pc, #128]	; (8004108 <HAL_RCC_ClockConfig+0x1b8>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0307 	and.w	r3, r3, #7
 800408e:	683a      	ldr	r2, [r7, #0]
 8004090:	429a      	cmp	r2, r3
 8004092:	d001      	beq.n	8004098 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e032      	b.n	80040fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0304 	and.w	r3, r3, #4
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d008      	beq.n	80040b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040a4:	4b19      	ldr	r3, [pc, #100]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	4916      	ldr	r1, [pc, #88]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0308 	and.w	r3, r3, #8
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d009      	beq.n	80040d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040c2:	4b12      	ldr	r3, [pc, #72]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	00db      	lsls	r3, r3, #3
 80040d0:	490e      	ldr	r1, [pc, #56]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040d6:	f000 f821 	bl	800411c <HAL_RCC_GetSysClockFreq>
 80040da:	4602      	mov	r2, r0
 80040dc:	4b0b      	ldr	r3, [pc, #44]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	091b      	lsrs	r3, r3, #4
 80040e2:	f003 030f 	and.w	r3, r3, #15
 80040e6:	490a      	ldr	r1, [pc, #40]	; (8004110 <HAL_RCC_ClockConfig+0x1c0>)
 80040e8:	5ccb      	ldrb	r3, [r1, r3]
 80040ea:	fa22 f303 	lsr.w	r3, r2, r3
 80040ee:	4a09      	ldr	r2, [pc, #36]	; (8004114 <HAL_RCC_ClockConfig+0x1c4>)
 80040f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040f2:	4b09      	ldr	r3, [pc, #36]	; (8004118 <HAL_RCC_ClockConfig+0x1c8>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7fc fe08 	bl	8000d0c <HAL_InitTick>

  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	40023c00 	.word	0x40023c00
 800410c:	40023800 	.word	0x40023800
 8004110:	08007c48 	.word	0x08007c48
 8004114:	20000000 	.word	0x20000000
 8004118:	20000004 	.word	0x20000004

0800411c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800411c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004120:	b084      	sub	sp, #16
 8004122:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004124:	2300      	movs	r3, #0
 8004126:	607b      	str	r3, [r7, #4]
 8004128:	2300      	movs	r3, #0
 800412a:	60fb      	str	r3, [r7, #12]
 800412c:	2300      	movs	r3, #0
 800412e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004130:	2300      	movs	r3, #0
 8004132:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004134:	4b67      	ldr	r3, [pc, #412]	; (80042d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f003 030c 	and.w	r3, r3, #12
 800413c:	2b08      	cmp	r3, #8
 800413e:	d00d      	beq.n	800415c <HAL_RCC_GetSysClockFreq+0x40>
 8004140:	2b08      	cmp	r3, #8
 8004142:	f200 80bd 	bhi.w	80042c0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <HAL_RCC_GetSysClockFreq+0x34>
 800414a:	2b04      	cmp	r3, #4
 800414c:	d003      	beq.n	8004156 <HAL_RCC_GetSysClockFreq+0x3a>
 800414e:	e0b7      	b.n	80042c0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004150:	4b61      	ldr	r3, [pc, #388]	; (80042d8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004152:	60bb      	str	r3, [r7, #8]
       break;
 8004154:	e0b7      	b.n	80042c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004156:	4b61      	ldr	r3, [pc, #388]	; (80042dc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004158:	60bb      	str	r3, [r7, #8]
      break;
 800415a:	e0b4      	b.n	80042c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800415c:	4b5d      	ldr	r3, [pc, #372]	; (80042d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004164:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004166:	4b5b      	ldr	r3, [pc, #364]	; (80042d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d04d      	beq.n	800420e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004172:	4b58      	ldr	r3, [pc, #352]	; (80042d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	099b      	lsrs	r3, r3, #6
 8004178:	461a      	mov	r2, r3
 800417a:	f04f 0300 	mov.w	r3, #0
 800417e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004182:	f04f 0100 	mov.w	r1, #0
 8004186:	ea02 0800 	and.w	r8, r2, r0
 800418a:	ea03 0901 	and.w	r9, r3, r1
 800418e:	4640      	mov	r0, r8
 8004190:	4649      	mov	r1, r9
 8004192:	f04f 0200 	mov.w	r2, #0
 8004196:	f04f 0300 	mov.w	r3, #0
 800419a:	014b      	lsls	r3, r1, #5
 800419c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80041a0:	0142      	lsls	r2, r0, #5
 80041a2:	4610      	mov	r0, r2
 80041a4:	4619      	mov	r1, r3
 80041a6:	ebb0 0008 	subs.w	r0, r0, r8
 80041aa:	eb61 0109 	sbc.w	r1, r1, r9
 80041ae:	f04f 0200 	mov.w	r2, #0
 80041b2:	f04f 0300 	mov.w	r3, #0
 80041b6:	018b      	lsls	r3, r1, #6
 80041b8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80041bc:	0182      	lsls	r2, r0, #6
 80041be:	1a12      	subs	r2, r2, r0
 80041c0:	eb63 0301 	sbc.w	r3, r3, r1
 80041c4:	f04f 0000 	mov.w	r0, #0
 80041c8:	f04f 0100 	mov.w	r1, #0
 80041cc:	00d9      	lsls	r1, r3, #3
 80041ce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80041d2:	00d0      	lsls	r0, r2, #3
 80041d4:	4602      	mov	r2, r0
 80041d6:	460b      	mov	r3, r1
 80041d8:	eb12 0208 	adds.w	r2, r2, r8
 80041dc:	eb43 0309 	adc.w	r3, r3, r9
 80041e0:	f04f 0000 	mov.w	r0, #0
 80041e4:	f04f 0100 	mov.w	r1, #0
 80041e8:	0259      	lsls	r1, r3, #9
 80041ea:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80041ee:	0250      	lsls	r0, r2, #9
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4610      	mov	r0, r2
 80041f6:	4619      	mov	r1, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	461a      	mov	r2, r3
 80041fc:	f04f 0300 	mov.w	r3, #0
 8004200:	f7fb ffe2 	bl	80001c8 <__aeabi_uldivmod>
 8004204:	4602      	mov	r2, r0
 8004206:	460b      	mov	r3, r1
 8004208:	4613      	mov	r3, r2
 800420a:	60fb      	str	r3, [r7, #12]
 800420c:	e04a      	b.n	80042a4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800420e:	4b31      	ldr	r3, [pc, #196]	; (80042d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	099b      	lsrs	r3, r3, #6
 8004214:	461a      	mov	r2, r3
 8004216:	f04f 0300 	mov.w	r3, #0
 800421a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800421e:	f04f 0100 	mov.w	r1, #0
 8004222:	ea02 0400 	and.w	r4, r2, r0
 8004226:	ea03 0501 	and.w	r5, r3, r1
 800422a:	4620      	mov	r0, r4
 800422c:	4629      	mov	r1, r5
 800422e:	f04f 0200 	mov.w	r2, #0
 8004232:	f04f 0300 	mov.w	r3, #0
 8004236:	014b      	lsls	r3, r1, #5
 8004238:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800423c:	0142      	lsls	r2, r0, #5
 800423e:	4610      	mov	r0, r2
 8004240:	4619      	mov	r1, r3
 8004242:	1b00      	subs	r0, r0, r4
 8004244:	eb61 0105 	sbc.w	r1, r1, r5
 8004248:	f04f 0200 	mov.w	r2, #0
 800424c:	f04f 0300 	mov.w	r3, #0
 8004250:	018b      	lsls	r3, r1, #6
 8004252:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004256:	0182      	lsls	r2, r0, #6
 8004258:	1a12      	subs	r2, r2, r0
 800425a:	eb63 0301 	sbc.w	r3, r3, r1
 800425e:	f04f 0000 	mov.w	r0, #0
 8004262:	f04f 0100 	mov.w	r1, #0
 8004266:	00d9      	lsls	r1, r3, #3
 8004268:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800426c:	00d0      	lsls	r0, r2, #3
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	1912      	adds	r2, r2, r4
 8004274:	eb45 0303 	adc.w	r3, r5, r3
 8004278:	f04f 0000 	mov.w	r0, #0
 800427c:	f04f 0100 	mov.w	r1, #0
 8004280:	0299      	lsls	r1, r3, #10
 8004282:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004286:	0290      	lsls	r0, r2, #10
 8004288:	4602      	mov	r2, r0
 800428a:	460b      	mov	r3, r1
 800428c:	4610      	mov	r0, r2
 800428e:	4619      	mov	r1, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	461a      	mov	r2, r3
 8004294:	f04f 0300 	mov.w	r3, #0
 8004298:	f7fb ff96 	bl	80001c8 <__aeabi_uldivmod>
 800429c:	4602      	mov	r2, r0
 800429e:	460b      	mov	r3, r1
 80042a0:	4613      	mov	r3, r2
 80042a2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80042a4:	4b0b      	ldr	r3, [pc, #44]	; (80042d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	0c1b      	lsrs	r3, r3, #16
 80042aa:	f003 0303 	and.w	r3, r3, #3
 80042ae:	3301      	adds	r3, #1
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80042b4:	68fa      	ldr	r2, [r7, #12]
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042bc:	60bb      	str	r3, [r7, #8]
      break;
 80042be:	e002      	b.n	80042c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042c0:	4b05      	ldr	r3, [pc, #20]	; (80042d8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80042c2:	60bb      	str	r3, [r7, #8]
      break;
 80042c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042c6:	68bb      	ldr	r3, [r7, #8]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80042d2:	bf00      	nop
 80042d4:	40023800 	.word	0x40023800
 80042d8:	00f42400 	.word	0x00f42400
 80042dc:	007a1200 	.word	0x007a1200

080042e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042e4:	4b03      	ldr	r3, [pc, #12]	; (80042f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80042e6:	681b      	ldr	r3, [r3, #0]
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	20000000 	.word	0x20000000

080042f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042fc:	f7ff fff0 	bl	80042e0 <HAL_RCC_GetHCLKFreq>
 8004300:	4602      	mov	r2, r0
 8004302:	4b05      	ldr	r3, [pc, #20]	; (8004318 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	0a9b      	lsrs	r3, r3, #10
 8004308:	f003 0307 	and.w	r3, r3, #7
 800430c:	4903      	ldr	r1, [pc, #12]	; (800431c <HAL_RCC_GetPCLK1Freq+0x24>)
 800430e:	5ccb      	ldrb	r3, [r1, r3]
 8004310:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004314:	4618      	mov	r0, r3
 8004316:	bd80      	pop	{r7, pc}
 8004318:	40023800 	.word	0x40023800
 800431c:	08007c58 	.word	0x08007c58

08004320 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b086      	sub	sp, #24
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004328:	2300      	movs	r3, #0
 800432a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800432c:	2300      	movs	r3, #0
 800432e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	2b00      	cmp	r3, #0
 800433a:	d105      	bne.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004344:	2b00      	cmp	r3, #0
 8004346:	d035      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004348:	4b62      	ldr	r3, [pc, #392]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800434a:	2200      	movs	r2, #0
 800434c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800434e:	f7fc fd21 	bl	8000d94 <HAL_GetTick>
 8004352:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004354:	e008      	b.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004356:	f7fc fd1d 	bl	8000d94 <HAL_GetTick>
 800435a:	4602      	mov	r2, r0
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	2b02      	cmp	r3, #2
 8004362:	d901      	bls.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e0b0      	b.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004368:	4b5b      	ldr	r3, [pc, #364]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1f0      	bne.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	019a      	lsls	r2, r3, #6
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	071b      	lsls	r3, r3, #28
 8004380:	4955      	ldr	r1, [pc, #340]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004382:	4313      	orrs	r3, r2
 8004384:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004388:	4b52      	ldr	r3, [pc, #328]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800438a:	2201      	movs	r2, #1
 800438c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800438e:	f7fc fd01 	bl	8000d94 <HAL_GetTick>
 8004392:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004394:	e008      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004396:	f7fc fcfd 	bl	8000d94 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d901      	bls.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043a4:	2303      	movs	r3, #3
 80043a6:	e090      	b.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043a8:	4b4b      	ldr	r3, [pc, #300]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d0f0      	beq.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f000 8083 	beq.w	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80043c2:	2300      	movs	r3, #0
 80043c4:	60fb      	str	r3, [r7, #12]
 80043c6:	4b44      	ldr	r3, [pc, #272]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ca:	4a43      	ldr	r2, [pc, #268]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043d0:	6413      	str	r3, [r2, #64]	; 0x40
 80043d2:	4b41      	ldr	r3, [pc, #260]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043da:	60fb      	str	r3, [r7, #12]
 80043dc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80043de:	4b3f      	ldr	r3, [pc, #252]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a3e      	ldr	r2, [pc, #248]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80043e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043e8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80043ea:	f7fc fcd3 	bl	8000d94 <HAL_GetTick>
 80043ee:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80043f0:	e008      	b.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80043f2:	f7fc fccf 	bl	8000d94 <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	d901      	bls.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e062      	b.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004404:	4b35      	ldr	r3, [pc, #212]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800440c:	2b00      	cmp	r3, #0
 800440e:	d0f0      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004410:	4b31      	ldr	r3, [pc, #196]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004414:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004418:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d02f      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	429a      	cmp	r2, r3
 800442c:	d028      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800442e:	4b2a      	ldr	r3, [pc, #168]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004432:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004436:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004438:	4b29      	ldr	r3, [pc, #164]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800443a:	2201      	movs	r2, #1
 800443c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800443e:	4b28      	ldr	r3, [pc, #160]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004444:	4a24      	ldr	r2, [pc, #144]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800444a:	4b23      	ldr	r3, [pc, #140]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800444c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	2b01      	cmp	r3, #1
 8004454:	d114      	bne.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004456:	f7fc fc9d 	bl	8000d94 <HAL_GetTick>
 800445a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800445c:	e00a      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800445e:	f7fc fc99 	bl	8000d94 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	f241 3288 	movw	r2, #5000	; 0x1388
 800446c:	4293      	cmp	r3, r2
 800446e:	d901      	bls.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e02a      	b.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004474:	4b18      	ldr	r3, [pc, #96]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d0ee      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004488:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800448c:	d10d      	bne.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800448e:	4b12      	ldr	r3, [pc, #72]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800449e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044a2:	490d      	ldr	r1, [pc, #52]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	608b      	str	r3, [r1, #8]
 80044a8:	e005      	b.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80044aa:	4b0b      	ldr	r3, [pc, #44]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	4a0a      	ldr	r2, [pc, #40]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044b0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80044b4:	6093      	str	r3, [r2, #8]
 80044b6:	4b08      	ldr	r3, [pc, #32]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044b8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044c2:	4905      	ldr	r1, [pc, #20]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80044c8:	2300      	movs	r3, #0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3718      	adds	r7, #24
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	42470068 	.word	0x42470068
 80044d8:	40023800 	.word	0x40023800
 80044dc:	40007000 	.word	0x40007000
 80044e0:	42470e40 	.word	0x42470e40

080044e4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b087      	sub	sp, #28
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80044ec:	2300      	movs	r3, #0
 80044ee:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80044f0:	2300      	movs	r3, #0
 80044f2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80044f4:	2300      	movs	r3, #0
 80044f6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d13e      	bne.n	8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004502:	4b23      	ldr	r3, [pc, #140]	; (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800450a:	60fb      	str	r3, [r7, #12]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d005      	beq.n	800451e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2b01      	cmp	r3, #1
 8004516:	d12f      	bne.n	8004578 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004518:	4b1e      	ldr	r3, [pc, #120]	; (8004594 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800451a:	617b      	str	r3, [r7, #20]
          break;
 800451c:	e02f      	b.n	800457e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800451e:	4b1c      	ldr	r3, [pc, #112]	; (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004526:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800452a:	d108      	bne.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800452c:	4b18      	ldr	r3, [pc, #96]	; (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004534:	4a18      	ldr	r2, [pc, #96]	; (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004536:	fbb2 f3f3 	udiv	r3, r2, r3
 800453a:	613b      	str	r3, [r7, #16]
 800453c:	e007      	b.n	800454e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800453e:	4b14      	ldr	r3, [pc, #80]	; (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004546:	4a15      	ldr	r2, [pc, #84]	; (800459c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004548:	fbb2 f3f3 	udiv	r3, r2, r3
 800454c:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800454e:	4b10      	ldr	r3, [pc, #64]	; (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004550:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004554:	099b      	lsrs	r3, r3, #6
 8004556:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	fb02 f303 	mul.w	r3, r2, r3
 8004560:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004562:	4b0b      	ldr	r3, [pc, #44]	; (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004564:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004568:	0f1b      	lsrs	r3, r3, #28
 800456a:	f003 0307 	and.w	r3, r3, #7
 800456e:	68ba      	ldr	r2, [r7, #8]
 8004570:	fbb2 f3f3 	udiv	r3, r2, r3
 8004574:	617b      	str	r3, [r7, #20]
          break;
 8004576:	e002      	b.n	800457e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004578:	2300      	movs	r3, #0
 800457a:	617b      	str	r3, [r7, #20]
          break;
 800457c:	bf00      	nop
        }
      }
      break;
 800457e:	bf00      	nop
    }
  }
  return frequency;
 8004580:	697b      	ldr	r3, [r7, #20]
}
 8004582:	4618      	mov	r0, r3
 8004584:	371c      	adds	r7, #28
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	40023800 	.word	0x40023800
 8004594:	00bb8000 	.word	0x00bb8000
 8004598:	007a1200 	.word	0x007a1200
 800459c:	00f42400 	.word	0x00f42400

080045a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b082      	sub	sp, #8
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e07b      	b.n	80046aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d108      	bne.n	80045cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045c2:	d009      	beq.n	80045d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	61da      	str	r2, [r3, #28]
 80045ca:	e005      	b.n	80045d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d106      	bne.n	80045f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7fc fa7a 	bl	8000aec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2202      	movs	r2, #2
 80045fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800460e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004620:	431a      	orrs	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800462a:	431a      	orrs	r2, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	f003 0302 	and.w	r3, r3, #2
 8004634:	431a      	orrs	r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	431a      	orrs	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	699b      	ldr	r3, [r3, #24]
 8004644:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004648:	431a      	orrs	r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004652:	431a      	orrs	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a1b      	ldr	r3, [r3, #32]
 8004658:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800465c:	ea42 0103 	orr.w	r1, r2, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004664:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	430a      	orrs	r2, r1
 800466e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	0c1b      	lsrs	r3, r3, #16
 8004676:	f003 0104 	and.w	r1, r3, #4
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800467e:	f003 0210 	and.w	r2, r3, #16
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	430a      	orrs	r2, r1
 8004688:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	69da      	ldr	r2, [r3, #28]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004698:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3708      	adds	r7, #8
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80046b2:	b084      	sub	sp, #16
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	f107 001c 	add.w	r0, r7, #28
 80046c0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80046c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d122      	bne.n	8004710 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ce:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80046de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80046f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d105      	bne.n	8004704 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 f99f 	bl	8004a48 <USB_CoreReset>
 800470a:	4603      	mov	r3, r0
 800470c:	73fb      	strb	r3, [r7, #15]
 800470e:	e01a      	b.n	8004746 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f000 f993 	bl	8004a48 <USB_CoreReset>
 8004722:	4603      	mov	r3, r0
 8004724:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004726:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004728:	2b00      	cmp	r3, #0
 800472a:	d106      	bne.n	800473a <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004730:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	639a      	str	r2, [r3, #56]	; 0x38
 8004738:	e005      	b.n	8004746 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004748:	2b01      	cmp	r3, #1
 800474a:	d10b      	bne.n	8004764 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f043 0206 	orr.w	r2, r3, #6
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f043 0220 	orr.w	r2, r3, #32
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004764:	7bfb      	ldrb	r3, [r7, #15]
}
 8004766:	4618      	mov	r0, r3
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004770:	b004      	add	sp, #16
 8004772:	4770      	bx	lr

08004774 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	f043 0201 	orr.w	r2, r3, #1
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004796:	b480      	push	{r7}
 8004798:	b083      	sub	sp, #12
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f023 0201 	bic.w	r2, r3, #1
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	460b      	mov	r3, r1
 80047c2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80047c4:	2300      	movs	r3, #0
 80047c6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80047d4:	78fb      	ldrb	r3, [r7, #3]
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d115      	bne.n	8004806 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80047e6:	2001      	movs	r0, #1
 80047e8:	f7fc fae0 	bl	8000dac <HAL_Delay>
      ms++;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	3301      	adds	r3, #1
 80047f0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 f919 	bl	8004a2a <USB_GetMode>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d01e      	beq.n	800483c <USB_SetCurrentMode+0x84>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2b31      	cmp	r3, #49	; 0x31
 8004802:	d9f0      	bls.n	80047e6 <USB_SetCurrentMode+0x2e>
 8004804:	e01a      	b.n	800483c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004806:	78fb      	ldrb	r3, [r7, #3]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d115      	bne.n	8004838 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004818:	2001      	movs	r0, #1
 800481a:	f7fc fac7 	bl	8000dac <HAL_Delay>
      ms++;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	3301      	adds	r3, #1
 8004822:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f000 f900 	bl	8004a2a <USB_GetMode>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d005      	beq.n	800483c <USB_SetCurrentMode+0x84>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2b31      	cmp	r3, #49	; 0x31
 8004834:	d9f0      	bls.n	8004818 <USB_SetCurrentMode+0x60>
 8004836:	e001      	b.n	800483c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e005      	b.n	8004848 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2b32      	cmp	r3, #50	; 0x32
 8004840:	d101      	bne.n	8004846 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e000      	b.n	8004848 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004846:	2300      	movs	r3, #0
}
 8004848:	4618      	mov	r0, r3
 800484a:	3710      	adds	r7, #16
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}

08004850 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004850:	b480      	push	{r7}
 8004852:	b085      	sub	sp, #20
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800485a:	2300      	movs	r3, #0
 800485c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	019b      	lsls	r3, r3, #6
 8004862:	f043 0220 	orr.w	r2, r3, #32
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	3301      	adds	r3, #1
 800486e:	60fb      	str	r3, [r7, #12]
 8004870:	4a08      	ldr	r2, [pc, #32]	; (8004894 <USB_FlushTxFifo+0x44>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d901      	bls.n	800487a <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e006      	b.n	8004888 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	f003 0320 	and.w	r3, r3, #32
 8004882:	2b20      	cmp	r3, #32
 8004884:	d0f1      	beq.n	800486a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3714      	adds	r7, #20
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr
 8004894:	00030d40 	.word	0x00030d40

08004898 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048a0:	2300      	movs	r3, #0
 80048a2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2210      	movs	r2, #16
 80048a8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	3301      	adds	r3, #1
 80048ae:	60fb      	str	r3, [r7, #12]
 80048b0:	4a08      	ldr	r2, [pc, #32]	; (80048d4 <USB_FlushRxFifo+0x3c>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d901      	bls.n	80048ba <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e006      	b.n	80048c8 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	f003 0310 	and.w	r3, r3, #16
 80048c2:	2b10      	cmp	r3, #16
 80048c4:	d0f1      	beq.n	80048aa <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3714      	adds	r7, #20
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr
 80048d4:	00030d40 	.word	0x00030d40

080048d8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80048d8:	b480      	push	{r7}
 80048da:	b089      	sub	sp, #36	; 0x24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	4611      	mov	r1, r2
 80048e4:	461a      	mov	r2, r3
 80048e6:	460b      	mov	r3, r1
 80048e8:	71fb      	strb	r3, [r7, #7]
 80048ea:	4613      	mov	r3, r2
 80048ec:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80048f6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d123      	bne.n	8004946 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80048fe:	88bb      	ldrh	r3, [r7, #4]
 8004900:	3303      	adds	r3, #3
 8004902:	089b      	lsrs	r3, r3, #2
 8004904:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004906:	2300      	movs	r3, #0
 8004908:	61bb      	str	r3, [r7, #24]
 800490a:	e018      	b.n	800493e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800490c:	79fb      	ldrb	r3, [r7, #7]
 800490e:	031a      	lsls	r2, r3, #12
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	4413      	add	r3, r2
 8004914:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004918:	461a      	mov	r2, r3
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	3301      	adds	r3, #1
 8004924:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	3301      	adds	r3, #1
 800492a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	3301      	adds	r3, #1
 8004930:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	3301      	adds	r3, #1
 8004936:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	3301      	adds	r3, #1
 800493c:	61bb      	str	r3, [r7, #24]
 800493e:	69ba      	ldr	r2, [r7, #24]
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	429a      	cmp	r2, r3
 8004944:	d3e2      	bcc.n	800490c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004946:	2300      	movs	r3, #0
}
 8004948:	4618      	mov	r0, r3
 800494a:	3724      	adds	r7, #36	; 0x24
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004954:	b480      	push	{r7}
 8004956:	b08b      	sub	sp, #44	; 0x2c
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	4613      	mov	r3, r2
 8004960:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800496a:	88fb      	ldrh	r3, [r7, #6]
 800496c:	089b      	lsrs	r3, r3, #2
 800496e:	b29b      	uxth	r3, r3
 8004970:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004972:	88fb      	ldrh	r3, [r7, #6]
 8004974:	f003 0303 	and.w	r3, r3, #3
 8004978:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800497a:	2300      	movs	r3, #0
 800497c:	623b      	str	r3, [r7, #32]
 800497e:	e014      	b.n	80049aa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498a:	601a      	str	r2, [r3, #0]
    pDest++;
 800498c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498e:	3301      	adds	r3, #1
 8004990:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004994:	3301      	adds	r3, #1
 8004996:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800499a:	3301      	adds	r3, #1
 800499c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800499e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a0:	3301      	adds	r3, #1
 80049a2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80049a4:	6a3b      	ldr	r3, [r7, #32]
 80049a6:	3301      	adds	r3, #1
 80049a8:	623b      	str	r3, [r7, #32]
 80049aa:	6a3a      	ldr	r2, [r7, #32]
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d3e6      	bcc.n	8004980 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80049b2:	8bfb      	ldrh	r3, [r7, #30]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d01e      	beq.n	80049f6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80049b8:	2300      	movs	r3, #0
 80049ba:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80049bc:	69bb      	ldr	r3, [r7, #24]
 80049be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049c2:	461a      	mov	r2, r3
 80049c4:	f107 0310 	add.w	r3, r7, #16
 80049c8:	6812      	ldr	r2, [r2, #0]
 80049ca:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	6a3b      	ldr	r3, [r7, #32]
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	00db      	lsls	r3, r3, #3
 80049d4:	fa22 f303 	lsr.w	r3, r2, r3
 80049d8:	b2da      	uxtb	r2, r3
 80049da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049dc:	701a      	strb	r2, [r3, #0]
      i++;
 80049de:	6a3b      	ldr	r3, [r7, #32]
 80049e0:	3301      	adds	r3, #1
 80049e2:	623b      	str	r3, [r7, #32]
      pDest++;
 80049e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e6:	3301      	adds	r3, #1
 80049e8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80049ea:	8bfb      	ldrh	r3, [r7, #30]
 80049ec:	3b01      	subs	r3, #1
 80049ee:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80049f0:	8bfb      	ldrh	r3, [r7, #30]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d1ea      	bne.n	80049cc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80049f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	372c      	adds	r7, #44	; 0x2c
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	4013      	ands	r3, r2
 8004a1a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3714      	adds	r7, #20
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr

08004a2a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004a2a:	b480      	push	{r7}
 8004a2c:	b083      	sub	sp, #12
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	f003 0301 	and.w	r3, r3, #1
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
	...

08004a48 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a50:	2300      	movs	r3, #0
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	3301      	adds	r3, #1
 8004a58:	60fb      	str	r3, [r7, #12]
 8004a5a:	4a13      	ldr	r2, [pc, #76]	; (8004aa8 <USB_CoreReset+0x60>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d901      	bls.n	8004a64 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	e01a      	b.n	8004a9a <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	daf3      	bge.n	8004a54 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	f043 0201 	orr.w	r2, r3, #1
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	3301      	adds	r3, #1
 8004a80:	60fb      	str	r3, [r7, #12]
 8004a82:	4a09      	ldr	r2, [pc, #36]	; (8004aa8 <USB_CoreReset+0x60>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d901      	bls.n	8004a8c <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e006      	b.n	8004a9a <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	f003 0301 	and.w	r3, r3, #1
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d0f1      	beq.n	8004a7c <USB_CoreReset+0x34>

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	00030d40 	.word	0x00030d40

08004aac <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004aac:	b084      	sub	sp, #16
 8004aae:	b580      	push	{r7, lr}
 8004ab0:	b084      	sub	sp, #16
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
 8004ab6:	f107 001c 	add.w	r0, r7, #28
 8004aba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004ac8:	461a      	mov	r2, r3
 8004aca:	2300      	movs	r3, #0
 8004acc:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ade:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aea:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d018      	beq.n	8004b30 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8004afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d10a      	bne.n	8004b1a <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b12:	f043 0304 	orr.w	r3, r3, #4
 8004b16:	6013      	str	r3, [r2, #0]
 8004b18:	e014      	b.n	8004b44 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68ba      	ldr	r2, [r7, #8]
 8004b24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b28:	f023 0304 	bic.w	r3, r3, #4
 8004b2c:	6013      	str	r3, [r2, #0]
 8004b2e:	e009      	b.n	8004b44 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b3e:	f023 0304 	bic.w	r3, r3, #4
 8004b42:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8004b44:	2110      	movs	r1, #16
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7ff fe82 	bl	8004850 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f7ff fea3 	bl	8004898 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004b52:	2300      	movs	r3, #0
 8004b54:	60fb      	str	r3, [r7, #12]
 8004b56:	e015      	b.n	8004b84 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	015a      	lsls	r2, r3, #5
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	4413      	add	r3, r2
 8004b60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b64:	461a      	mov	r2, r3
 8004b66:	f04f 33ff 	mov.w	r3, #4294967295
 8004b6a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	015a      	lsls	r2, r3, #5
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	4413      	add	r3, r2
 8004b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b78:	461a      	mov	r2, r3
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	3301      	adds	r3, #1
 8004b82:	60fb      	str	r3, [r7, #12]
 8004b84:	6a3b      	ldr	r3, [r7, #32]
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d3e5      	bcc.n	8004b58 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f04f 32ff 	mov.w	r2, #4294967295
 8004b98:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00b      	beq.n	8004bbe <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bac:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a13      	ldr	r2, [pc, #76]	; (8004c00 <USB_HostInit+0x154>)
 8004bb2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a13      	ldr	r2, [pc, #76]	; (8004c04 <USB_HostInit+0x158>)
 8004bb8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004bbc:	e009      	b.n	8004bd2 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2280      	movs	r2, #128	; 0x80
 8004bc2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	4a10      	ldr	r2, [pc, #64]	; (8004c08 <USB_HostInit+0x15c>)
 8004bc8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a0f      	ldr	r2, [pc, #60]	; (8004c0c <USB_HostInit+0x160>)
 8004bce:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d105      	bne.n	8004be4 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	f043 0210 	orr.w	r2, r3, #16
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	699a      	ldr	r2, [r3, #24]
 8004be8:	4b09      	ldr	r3, [pc, #36]	; (8004c10 <USB_HostInit+0x164>)
 8004bea:	4313      	orrs	r3, r2
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004bfc:	b004      	add	sp, #16
 8004bfe:	4770      	bx	lr
 8004c00:	01000200 	.word	0x01000200
 8004c04:	00e00300 	.word	0x00e00300
 8004c08:	00600080 	.word	0x00600080
 8004c0c:	004000e0 	.word	0x004000e0
 8004c10:	a3200008 	.word	0xa3200008

08004c14 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b085      	sub	sp, #20
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c32:	f023 0303 	bic.w	r3, r3, #3
 8004c36:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	78fb      	ldrb	r3, [r7, #3]
 8004c42:	f003 0303 	and.w	r3, r3, #3
 8004c46:	68f9      	ldr	r1, [r7, #12]
 8004c48:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004c50:	78fb      	ldrb	r3, [r7, #3]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d107      	bne.n	8004c66 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004c62:	6053      	str	r3, [r2, #4]
 8004c64:	e009      	b.n	8004c7a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004c66:	78fb      	ldrb	r3, [r7, #3]
 8004c68:	2b02      	cmp	r3, #2
 8004c6a:	d106      	bne.n	8004c7a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c72:	461a      	mov	r2, r3
 8004c74:	f241 7370 	movw	r3, #6000	; 0x1770
 8004c78:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3714      	adds	r7, #20
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004c94:	2300      	movs	r3, #0
 8004c96:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004ca8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	68fa      	ldr	r2, [r7, #12]
 8004cae:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004cb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cb6:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004cb8:	2064      	movs	r0, #100	; 0x64
 8004cba:	f7fc f877 	bl	8000dac <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004cc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cca:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004ccc:	200a      	movs	r0, #10
 8004cce:	f7fc f86d 	bl	8000dac <HAL_Delay>

  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3710      	adds	r7, #16
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	460b      	mov	r3, r1
 8004ce6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004cec:	2300      	movs	r3, #0
 8004cee:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004d00:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d109      	bne.n	8004d20 <USB_DriveVbus+0x44>
 8004d0c:	78fb      	ldrb	r3, [r7, #3]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d106      	bne.n	8004d20 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004d1a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d1e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d2a:	d109      	bne.n	8004d40 <USB_DriveVbus+0x64>
 8004d2c:	78fb      	ldrb	r3, [r7, #3]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d106      	bne.n	8004d40 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	68fa      	ldr	r2, [r7, #12]
 8004d36:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004d3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d3e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3714      	adds	r7, #20
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr

08004d4e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004d4e:	b480      	push	{r7}
 8004d50:	b085      	sub	sp, #20
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	0c5b      	lsrs	r3, r3, #17
 8004d6c:	f003 0303 	and.w	r3, r3, #3
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3714      	adds	r7, #20
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b085      	sub	sp, #20
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	b29b      	uxth	r3, r3
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3714      	adds	r7, #20
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
	...

08004da0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b088      	sub	sp, #32
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	4608      	mov	r0, r1
 8004daa:	4611      	mov	r1, r2
 8004dac:	461a      	mov	r2, r3
 8004dae:	4603      	mov	r3, r0
 8004db0:	70fb      	strb	r3, [r7, #3]
 8004db2:	460b      	mov	r3, r1
 8004db4:	70bb      	strb	r3, [r7, #2]
 8004db6:	4613      	mov	r3, r2
 8004db8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004dc2:	78fb      	ldrb	r3, [r7, #3]
 8004dc4:	015a      	lsls	r2, r3, #5
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	4413      	add	r3, r2
 8004dca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dce:	461a      	mov	r2, r3
 8004dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8004dd4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004dd6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004dda:	2b03      	cmp	r3, #3
 8004ddc:	d87e      	bhi.n	8004edc <USB_HC_Init+0x13c>
 8004dde:	a201      	add	r2, pc, #4	; (adr r2, 8004de4 <USB_HC_Init+0x44>)
 8004de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de4:	08004df5 	.word	0x08004df5
 8004de8:	08004e9f 	.word	0x08004e9f
 8004dec:	08004df5 	.word	0x08004df5
 8004df0:	08004e61 	.word	0x08004e61
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004df4:	78fb      	ldrb	r3, [r7, #3]
 8004df6:	015a      	lsls	r2, r3, #5
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e00:	461a      	mov	r2, r3
 8004e02:	f240 439d 	movw	r3, #1181	; 0x49d
 8004e06:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004e08:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	da10      	bge.n	8004e32 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004e10:	78fb      	ldrb	r3, [r7, #3]
 8004e12:	015a      	lsls	r2, r3, #5
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	4413      	add	r3, r2
 8004e18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	78fa      	ldrb	r2, [r7, #3]
 8004e20:	0151      	lsls	r1, r2, #5
 8004e22:	693a      	ldr	r2, [r7, #16]
 8004e24:	440a      	add	r2, r1
 8004e26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e2e:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8004e30:	e057      	b.n	8004ee2 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d051      	beq.n	8004ee2 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8004e3e:	78fb      	ldrb	r3, [r7, #3]
 8004e40:	015a      	lsls	r2, r3, #5
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	4413      	add	r3, r2
 8004e46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	78fa      	ldrb	r2, [r7, #3]
 8004e4e:	0151      	lsls	r1, r2, #5
 8004e50:	693a      	ldr	r2, [r7, #16]
 8004e52:	440a      	add	r2, r1
 8004e54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e58:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004e5c:	60d3      	str	r3, [r2, #12]
      break;
 8004e5e:	e040      	b.n	8004ee2 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004e60:	78fb      	ldrb	r3, [r7, #3]
 8004e62:	015a      	lsls	r2, r3, #5
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	4413      	add	r3, r2
 8004e68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	f240 639d 	movw	r3, #1693	; 0x69d
 8004e72:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004e74:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	da34      	bge.n	8004ee6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004e7c:	78fb      	ldrb	r3, [r7, #3]
 8004e7e:	015a      	lsls	r2, r3, #5
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	4413      	add	r3, r2
 8004e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	78fa      	ldrb	r2, [r7, #3]
 8004e8c:	0151      	lsls	r1, r2, #5
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	440a      	add	r2, r1
 8004e92:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e9a:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004e9c:	e023      	b.n	8004ee6 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004e9e:	78fb      	ldrb	r3, [r7, #3]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eaa:	461a      	mov	r2, r3
 8004eac:	f240 2325 	movw	r3, #549	; 0x225
 8004eb0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004eb2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	da17      	bge.n	8004eea <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004eba:	78fb      	ldrb	r3, [r7, #3]
 8004ebc:	015a      	lsls	r2, r3, #5
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	78fa      	ldrb	r2, [r7, #3]
 8004eca:	0151      	lsls	r1, r2, #5
 8004ecc:	693a      	ldr	r2, [r7, #16]
 8004ece:	440a      	add	r2, r1
 8004ed0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ed4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004ed8:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004eda:	e006      	b.n	8004eea <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	77fb      	strb	r3, [r7, #31]
      break;
 8004ee0:	e004      	b.n	8004eec <USB_HC_Init+0x14c>
      break;
 8004ee2:	bf00      	nop
 8004ee4:	e002      	b.n	8004eec <USB_HC_Init+0x14c>
      break;
 8004ee6:	bf00      	nop
 8004ee8:	e000      	b.n	8004eec <USB_HC_Init+0x14c>
      break;
 8004eea:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ef2:	699a      	ldr	r2, [r3, #24]
 8004ef4:	78fb      	ldrb	r3, [r7, #3]
 8004ef6:	f003 030f 	and.w	r3, r3, #15
 8004efa:	2101      	movs	r1, #1
 8004efc:	fa01 f303 	lsl.w	r3, r1, r3
 8004f00:	6939      	ldr	r1, [r7, #16]
 8004f02:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004f06:	4313      	orrs	r3, r2
 8004f08:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004f16:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	da03      	bge.n	8004f26 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004f1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f22:	61bb      	str	r3, [r7, #24]
 8004f24:	e001      	b.n	8004f2a <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8004f26:	2300      	movs	r3, #0
 8004f28:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7ff ff0f 	bl	8004d4e <USB_GetHostSpeed>
 8004f30:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8004f32:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d106      	bne.n	8004f48 <USB_HC_Init+0x1a8>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d003      	beq.n	8004f48 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004f40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f44:	617b      	str	r3, [r7, #20]
 8004f46:	e001      	b.n	8004f4c <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f4c:	787b      	ldrb	r3, [r7, #1]
 8004f4e:	059b      	lsls	r3, r3, #22
 8004f50:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004f54:	78bb      	ldrb	r3, [r7, #2]
 8004f56:	02db      	lsls	r3, r3, #11
 8004f58:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f5c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004f5e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004f62:	049b      	lsls	r3, r3, #18
 8004f64:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004f68:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004f6a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004f6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004f70:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f76:	78fb      	ldrb	r3, [r7, #3]
 8004f78:	0159      	lsls	r1, r3, #5
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	440b      	add	r3, r1
 8004f7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f82:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f88:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8004f8a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004f8e:	2b03      	cmp	r3, #3
 8004f90:	d10f      	bne.n	8004fb2 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8004f92:	78fb      	ldrb	r3, [r7, #3]
 8004f94:	015a      	lsls	r2, r3, #5
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	4413      	add	r3, r2
 8004f9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	78fa      	ldrb	r2, [r7, #3]
 8004fa2:	0151      	lsls	r1, r2, #5
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	440a      	add	r2, r1
 8004fa8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004fb0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004fb2:	7ffb      	ldrb	r3, [r7, #31]
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3720      	adds	r7, #32
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b08c      	sub	sp, #48	; 0x30
 8004fc0:	af02      	add	r7, sp, #8
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	785b      	ldrb	r3, [r3, #1]
 8004fd2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004fd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004fd8:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d02d      	beq.n	8005042 <USB_HC_StartXfer+0x86>
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	791b      	ldrb	r3, [r3, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d129      	bne.n	8005042 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8004fee:	79fb      	ldrb	r3, [r7, #7]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d117      	bne.n	8005024 <USB_HC_StartXfer+0x68>
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	79db      	ldrb	r3, [r3, #7]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d003      	beq.n	8005004 <USB_HC_StartXfer+0x48>
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	79db      	ldrb	r3, [r3, #7]
 8005000:	2b02      	cmp	r3, #2
 8005002:	d10f      	bne.n	8005024 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	015a      	lsls	r2, r3, #5
 8005008:	6a3b      	ldr	r3, [r7, #32]
 800500a:	4413      	add	r3, r2
 800500c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	69fa      	ldr	r2, [r7, #28]
 8005014:	0151      	lsls	r1, r2, #5
 8005016:	6a3a      	ldr	r2, [r7, #32]
 8005018:	440a      	add	r2, r1
 800501a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800501e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005022:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8005024:	79fb      	ldrb	r3, [r7, #7]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10b      	bne.n	8005042 <USB_HC_StartXfer+0x86>
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	795b      	ldrb	r3, [r3, #5]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d107      	bne.n	8005042 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	785b      	ldrb	r3, [r3, #1]
 8005036:	4619      	mov	r1, r3
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f000 fa2f 	bl	800549c <USB_DoPing>
      return HAL_OK;
 800503e:	2300      	movs	r3, #0
 8005040:	e0f8      	b.n	8005234 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d018      	beq.n	800507c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	695b      	ldr	r3, [r3, #20]
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	8912      	ldrh	r2, [r2, #8]
 8005052:	4413      	add	r3, r2
 8005054:	3b01      	subs	r3, #1
 8005056:	68ba      	ldr	r2, [r7, #8]
 8005058:	8912      	ldrh	r2, [r2, #8]
 800505a:	fbb3 f3f2 	udiv	r3, r3, r2
 800505e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005060:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005062:	8b7b      	ldrh	r3, [r7, #26]
 8005064:	429a      	cmp	r2, r3
 8005066:	d90b      	bls.n	8005080 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005068:	8b7b      	ldrh	r3, [r7, #26]
 800506a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800506c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	8912      	ldrh	r2, [r2, #8]
 8005072:	fb02 f203 	mul.w	r2, r2, r3
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	611a      	str	r2, [r3, #16]
 800507a:	e001      	b.n	8005080 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800507c:	2301      	movs	r3, #1
 800507e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	78db      	ldrb	r3, [r3, #3]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d007      	beq.n	8005098 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005088:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800508a:	68ba      	ldr	r2, [r7, #8]
 800508c:	8912      	ldrh	r2, [r2, #8]
 800508e:	fb02 f203 	mul.w	r2, r2, r3
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	611a      	str	r2, [r3, #16]
 8005096:	e003      	b.n	80050a0 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	695a      	ldr	r2, [r3, #20]
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80050a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80050aa:	04d9      	lsls	r1, r3, #19
 80050ac:	4b63      	ldr	r3, [pc, #396]	; (800523c <USB_HC_StartXfer+0x280>)
 80050ae:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80050b0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	7a9b      	ldrb	r3, [r3, #10]
 80050b6:	075b      	lsls	r3, r3, #29
 80050b8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80050bc:	69f9      	ldr	r1, [r7, #28]
 80050be:	0148      	lsls	r0, r1, #5
 80050c0:	6a39      	ldr	r1, [r7, #32]
 80050c2:	4401      	add	r1, r0
 80050c4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80050c8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80050ca:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80050cc:	79fb      	ldrb	r3, [r7, #7]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d009      	beq.n	80050e6 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	68d9      	ldr	r1, [r3, #12]
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	015a      	lsls	r2, r3, #5
 80050da:	6a3b      	ldr	r3, [r7, #32]
 80050dc:	4413      	add	r3, r2
 80050de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050e2:	460a      	mov	r2, r1
 80050e4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80050e6:	6a3b      	ldr	r3, [r7, #32]
 80050e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	bf0c      	ite	eq
 80050f6:	2301      	moveq	r3, #1
 80050f8:	2300      	movne	r3, #0
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	015a      	lsls	r2, r3, #5
 8005102:	6a3b      	ldr	r3, [r7, #32]
 8005104:	4413      	add	r3, r2
 8005106:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	69fa      	ldr	r2, [r7, #28]
 800510e:	0151      	lsls	r1, r2, #5
 8005110:	6a3a      	ldr	r2, [r7, #32]
 8005112:	440a      	add	r2, r1
 8005114:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005118:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800511c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	015a      	lsls	r2, r3, #5
 8005122:	6a3b      	ldr	r3, [r7, #32]
 8005124:	4413      	add	r3, r2
 8005126:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	7e7b      	ldrb	r3, [r7, #25]
 800512e:	075b      	lsls	r3, r3, #29
 8005130:	69f9      	ldr	r1, [r7, #28]
 8005132:	0148      	lsls	r0, r1, #5
 8005134:	6a39      	ldr	r1, [r7, #32]
 8005136:	4401      	add	r1, r0
 8005138:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800513c:	4313      	orrs	r3, r2
 800513e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	015a      	lsls	r2, r3, #5
 8005144:	6a3b      	ldr	r3, [r7, #32]
 8005146:	4413      	add	r3, r2
 8005148:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005156:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	78db      	ldrb	r3, [r3, #3]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d004      	beq.n	800516a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005166:	613b      	str	r3, [r7, #16]
 8005168:	e003      	b.n	8005172 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005170:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005178:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	015a      	lsls	r2, r3, #5
 800517e:	6a3b      	ldr	r3, [r7, #32]
 8005180:	4413      	add	r3, r2
 8005182:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005186:	461a      	mov	r2, r3
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800518c:	79fb      	ldrb	r3, [r7, #7]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d001      	beq.n	8005196 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8005192:	2300      	movs	r3, #0
 8005194:	e04e      	b.n	8005234 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	78db      	ldrb	r3, [r3, #3]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d149      	bne.n	8005232 <USB_HC_StartXfer+0x276>
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d045      	beq.n	8005232 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	79db      	ldrb	r3, [r3, #7]
 80051aa:	2b03      	cmp	r3, #3
 80051ac:	d830      	bhi.n	8005210 <USB_HC_StartXfer+0x254>
 80051ae:	a201      	add	r2, pc, #4	; (adr r2, 80051b4 <USB_HC_StartXfer+0x1f8>)
 80051b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051b4:	080051c5 	.word	0x080051c5
 80051b8:	080051e9 	.word	0x080051e9
 80051bc:	080051c5 	.word	0x080051c5
 80051c0:	080051e9 	.word	0x080051e9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	695b      	ldr	r3, [r3, #20]
 80051c8:	3303      	adds	r3, #3
 80051ca:	089b      	lsrs	r3, r3, #2
 80051cc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80051ce:	8afa      	ldrh	r2, [r7, #22]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d91c      	bls.n	8005214 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	699b      	ldr	r3, [r3, #24]
 80051de:	f043 0220 	orr.w	r2, r3, #32
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	619a      	str	r2, [r3, #24]
        }
        break;
 80051e6:	e015      	b.n	8005214 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	3303      	adds	r3, #3
 80051ee:	089b      	lsrs	r3, r3, #2
 80051f0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80051f2:	8afa      	ldrh	r2, [r7, #22]
 80051f4:	6a3b      	ldr	r3, [r7, #32]
 80051f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	429a      	cmp	r2, r3
 8005200:	d90a      	bls.n	8005218 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	619a      	str	r2, [r3, #24]
        }
        break;
 800520e:	e003      	b.n	8005218 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8005210:	bf00      	nop
 8005212:	e002      	b.n	800521a <USB_HC_StartXfer+0x25e>
        break;
 8005214:	bf00      	nop
 8005216:	e000      	b.n	800521a <USB_HC_StartXfer+0x25e>
        break;
 8005218:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	68d9      	ldr	r1, [r3, #12]
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	785a      	ldrb	r2, [r3, #1]
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	695b      	ldr	r3, [r3, #20]
 8005226:	b29b      	uxth	r3, r3
 8005228:	2000      	movs	r0, #0
 800522a:	9000      	str	r0, [sp, #0]
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f7ff fb53 	bl	80048d8 <USB_WritePacket>
  }

  return HAL_OK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	4618      	mov	r0, r3
 8005236:	3728      	adds	r7, #40	; 0x28
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	1ff80000 	.word	0x1ff80000

08005240 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005252:	695b      	ldr	r3, [r3, #20]
 8005254:	b29b      	uxth	r3, r3
}
 8005256:	4618      	mov	r0, r3
 8005258:	3714      	adds	r7, #20
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr

08005262 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005262:	b480      	push	{r7}
 8005264:	b089      	sub	sp, #36	; 0x24
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
 800526a:	460b      	mov	r3, r1
 800526c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8005272:	78fb      	ldrb	r3, [r7, #3]
 8005274:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8005276:	2300      	movs	r3, #0
 8005278:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	015a      	lsls	r2, r3, #5
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	4413      	add	r3, r2
 8005282:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	0c9b      	lsrs	r3, r3, #18
 800528a:	f003 0303 	and.w	r3, r3, #3
 800528e:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	015a      	lsls	r2, r3, #5
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	4413      	add	r3, r2
 8005298:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	0fdb      	lsrs	r3, r3, #31
 80052a0:	f003 0301 	and.w	r3, r3, #1
 80052a4:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f003 0320 	and.w	r3, r3, #32
 80052ae:	2b20      	cmp	r3, #32
 80052b0:	d104      	bne.n	80052bc <USB_HC_Halt+0x5a>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d101      	bne.n	80052bc <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80052b8:	2300      	movs	r3, #0
 80052ba:	e0e8      	b.n	800548e <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d002      	beq.n	80052c8 <USB_HC_Halt+0x66>
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d173      	bne.n	80053b0 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	015a      	lsls	r2, r3, #5
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	4413      	add	r3, r2
 80052d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	0151      	lsls	r1, r2, #5
 80052da:	69ba      	ldr	r2, [r7, #24]
 80052dc:	440a      	add	r2, r1
 80052de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052e6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f003 0320 	and.w	r3, r3, #32
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f040 80cb 	bne.w	800548c <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052fa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d143      	bne.n	800538a <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	015a      	lsls	r2, r3, #5
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	4413      	add	r3, r2
 800530a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	697a      	ldr	r2, [r7, #20]
 8005312:	0151      	lsls	r1, r2, #5
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	440a      	add	r2, r1
 8005318:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800531c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005320:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	015a      	lsls	r2, r3, #5
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	4413      	add	r3, r2
 800532a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	0151      	lsls	r1, r2, #5
 8005334:	69ba      	ldr	r2, [r7, #24]
 8005336:	440a      	add	r2, r1
 8005338:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800533c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005340:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	015a      	lsls	r2, r3, #5
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	4413      	add	r3, r2
 800534a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	697a      	ldr	r2, [r7, #20]
 8005352:	0151      	lsls	r1, r2, #5
 8005354:	69ba      	ldr	r2, [r7, #24]
 8005356:	440a      	add	r2, r1
 8005358:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800535c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005360:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	3301      	adds	r3, #1
 8005366:	61fb      	str	r3, [r7, #28]
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800536e:	d81d      	bhi.n	80053ac <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	015a      	lsls	r2, r3, #5
 8005374:	69bb      	ldr	r3, [r7, #24]
 8005376:	4413      	add	r3, r2
 8005378:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005382:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005386:	d0ec      	beq.n	8005362 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005388:	e080      	b.n	800548c <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	015a      	lsls	r2, r3, #5
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	4413      	add	r3, r2
 8005392:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	697a      	ldr	r2, [r7, #20]
 800539a:	0151      	lsls	r1, r2, #5
 800539c:	69ba      	ldr	r2, [r7, #24]
 800539e:	440a      	add	r2, r1
 80053a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053a8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80053aa:	e06f      	b.n	800548c <USB_HC_Halt+0x22a>
            break;
 80053ac:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80053ae:	e06d      	b.n	800548c <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	015a      	lsls	r2, r3, #5
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	4413      	add	r3, r2
 80053b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	697a      	ldr	r2, [r7, #20]
 80053c0:	0151      	lsls	r1, r2, #5
 80053c2:	69ba      	ldr	r2, [r7, #24]
 80053c4:	440a      	add	r2, r1
 80053c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80053ce:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053d6:	691b      	ldr	r3, [r3, #16]
 80053d8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d143      	bne.n	8005468 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	015a      	lsls	r2, r3, #5
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	4413      	add	r3, r2
 80053e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	697a      	ldr	r2, [r7, #20]
 80053f0:	0151      	lsls	r1, r2, #5
 80053f2:	69ba      	ldr	r2, [r7, #24]
 80053f4:	440a      	add	r2, r1
 80053f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80053fe:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	015a      	lsls	r2, r3, #5
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	4413      	add	r3, r2
 8005408:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	697a      	ldr	r2, [r7, #20]
 8005410:	0151      	lsls	r1, r2, #5
 8005412:	69ba      	ldr	r2, [r7, #24]
 8005414:	440a      	add	r2, r1
 8005416:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800541a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800541e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	015a      	lsls	r2, r3, #5
 8005424:	69bb      	ldr	r3, [r7, #24]
 8005426:	4413      	add	r3, r2
 8005428:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	697a      	ldr	r2, [r7, #20]
 8005430:	0151      	lsls	r1, r2, #5
 8005432:	69ba      	ldr	r2, [r7, #24]
 8005434:	440a      	add	r2, r1
 8005436:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800543a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800543e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	3301      	adds	r3, #1
 8005444:	61fb      	str	r3, [r7, #28]
 8005446:	69fb      	ldr	r3, [r7, #28]
 8005448:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800544c:	d81d      	bhi.n	800548a <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	015a      	lsls	r2, r3, #5
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	4413      	add	r3, r2
 8005456:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005460:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005464:	d0ec      	beq.n	8005440 <USB_HC_Halt+0x1de>
 8005466:	e011      	b.n	800548c <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	015a      	lsls	r2, r3, #5
 800546c:	69bb      	ldr	r3, [r7, #24]
 800546e:	4413      	add	r3, r2
 8005470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	0151      	lsls	r1, r2, #5
 800547a:	69ba      	ldr	r2, [r7, #24]
 800547c:	440a      	add	r2, r1
 800547e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005482:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005486:	6013      	str	r3, [r2, #0]
 8005488:	e000      	b.n	800548c <USB_HC_Halt+0x22a>
          break;
 800548a:	bf00      	nop
    }
  }

  return HAL_OK;
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	3724      	adds	r7, #36	; 0x24
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
	...

0800549c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800549c:	b480      	push	{r7}
 800549e:	b087      	sub	sp, #28
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	460b      	mov	r3, r1
 80054a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80054ac:	78fb      	ldrb	r3, [r7, #3]
 80054ae:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80054b0:	2301      	movs	r3, #1
 80054b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	04da      	lsls	r2, r3, #19
 80054b8:	4b15      	ldr	r3, [pc, #84]	; (8005510 <USB_DoPing+0x74>)
 80054ba:	4013      	ands	r3, r2
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	0151      	lsls	r1, r2, #5
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	440a      	add	r2, r1
 80054c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054cc:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	015a      	lsls	r2, r3, #5
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	4413      	add	r3, r2
 80054d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80054e4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054ec:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	015a      	lsls	r2, r3, #5
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	4413      	add	r3, r2
 80054f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054fa:	461a      	mov	r2, r3
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005500:	2300      	movs	r3, #0
}
 8005502:	4618      	mov	r0, r3
 8005504:	371c      	adds	r7, #28
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	1ff80000 	.word	0x1ff80000

08005514 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b086      	sub	sp, #24
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8005520:	2300      	movs	r3, #0
 8005522:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f7ff f936 	bl	8004796 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800552a:	2110      	movs	r1, #16
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f7ff f98f 	bl	8004850 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f7ff f9b0 	bl	8004898 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005538:	2300      	movs	r3, #0
 800553a:	613b      	str	r3, [r7, #16]
 800553c:	e01f      	b.n	800557e <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	015a      	lsls	r2, r3, #5
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	4413      	add	r3, r2
 8005546:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005554:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800555c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005564:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	015a      	lsls	r2, r3, #5
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	4413      	add	r3, r2
 800556e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005572:	461a      	mov	r2, r3
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	3301      	adds	r3, #1
 800557c:	613b      	str	r3, [r7, #16]
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	2b0f      	cmp	r3, #15
 8005582:	d9dc      	bls.n	800553e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005584:	2300      	movs	r3, #0
 8005586:	613b      	str	r3, [r7, #16]
 8005588:	e034      	b.n	80055f4 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	015a      	lsls	r2, r3, #5
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	4413      	add	r3, r2
 8005592:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80055a0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80055a8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80055b0:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	015a      	lsls	r2, r3, #5
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	4413      	add	r3, r2
 80055ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055be:	461a      	mov	r2, r3
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	3301      	adds	r3, #1
 80055c8:	617b      	str	r3, [r7, #20]
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055d0:	d80c      	bhi.n	80055ec <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	015a      	lsls	r2, r3, #5
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	4413      	add	r3, r2
 80055da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055e8:	d0ec      	beq.n	80055c4 <USB_StopHost+0xb0>
 80055ea:	e000      	b.n	80055ee <USB_StopHost+0xda>
        break;
 80055ec:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	3301      	adds	r3, #1
 80055f2:	613b      	str	r3, [r7, #16]
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	2b0f      	cmp	r3, #15
 80055f8:	d9c7      	bls.n	800558a <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005600:	461a      	mov	r2, r3
 8005602:	f04f 33ff 	mov.w	r3, #4294967295
 8005606:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f04f 32ff 	mov.w	r2, #4294967295
 800560e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f7ff f8af 	bl	8004774 <USB_EnableGlobalInt>

  return HAL_OK;
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	3718      	adds	r7, #24
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}

08005620 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005620:	b590      	push	{r4, r7, lr}
 8005622:	b089      	sub	sp, #36	; 0x24
 8005624:	af04      	add	r7, sp, #16
 8005626:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005628:	2301      	movs	r3, #1
 800562a:	2202      	movs	r2, #2
 800562c:	2102      	movs	r1, #2
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 fc66 	bl	8005f00 <USBH_FindInterface>
 8005634:	4603      	mov	r3, r0
 8005636:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005638:	7bfb      	ldrb	r3, [r7, #15]
 800563a:	2bff      	cmp	r3, #255	; 0xff
 800563c:	d002      	beq.n	8005644 <USBH_CDC_InterfaceInit+0x24>
 800563e:	7bfb      	ldrb	r3, [r7, #15]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d901      	bls.n	8005648 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005644:	2302      	movs	r3, #2
 8005646:	e13d      	b.n	80058c4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005648:	7bfb      	ldrb	r3, [r7, #15]
 800564a:	4619      	mov	r1, r3
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 fc3b 	bl	8005ec8 <USBH_SelectInterface>
 8005652:	4603      	mov	r3, r0
 8005654:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8005656:	7bbb      	ldrb	r3, [r7, #14]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d001      	beq.n	8005660 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800565c:	2302      	movs	r3, #2
 800565e:	e131      	b.n	80058c4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8005666:	2050      	movs	r0, #80	; 0x50
 8005668:	f002 fa00 	bl	8007a6c <malloc>
 800566c:	4603      	mov	r3, r0
 800566e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005676:	69db      	ldr	r3, [r3, #28]
 8005678:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d101      	bne.n	8005684 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005680:	2302      	movs	r3, #2
 8005682:	e11f      	b.n	80058c4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005684:	2250      	movs	r2, #80	; 0x50
 8005686:	2100      	movs	r1, #0
 8005688:	68b8      	ldr	r0, [r7, #8]
 800568a:	f002 f9ff 	bl	8007a8c <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800568e:	7bfb      	ldrb	r3, [r7, #15]
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	211a      	movs	r1, #26
 8005694:	fb01 f303 	mul.w	r3, r1, r3
 8005698:	4413      	add	r3, r2
 800569a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800569e:	781b      	ldrb	r3, [r3, #0]
 80056a0:	b25b      	sxtb	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	da15      	bge.n	80056d2 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80056a6:	7bfb      	ldrb	r3, [r7, #15]
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	211a      	movs	r1, #26
 80056ac:	fb01 f303 	mul.w	r3, r1, r3
 80056b0:	4413      	add	r3, r2
 80056b2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80056b6:	781a      	ldrb	r2, [r3, #0]
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80056bc:	7bfb      	ldrb	r3, [r7, #15]
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	211a      	movs	r1, #26
 80056c2:	fb01 f303 	mul.w	r3, r1, r3
 80056c6:	4413      	add	r3, r2
 80056c8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80056cc:	881a      	ldrh	r2, [r3, #0]
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	785b      	ldrb	r3, [r3, #1]
 80056d6:	4619      	mov	r1, r3
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f001 fe32 	bl	8007342 <USBH_AllocPipe>
 80056de:	4603      	mov	r3, r0
 80056e0:	461a      	mov	r2, r3
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	7819      	ldrb	r1, [r3, #0]
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	7858      	ldrb	r0, [r3, #1]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80056fa:	68ba      	ldr	r2, [r7, #8]
 80056fc:	8952      	ldrh	r2, [r2, #10]
 80056fe:	9202      	str	r2, [sp, #8]
 8005700:	2203      	movs	r2, #3
 8005702:	9201      	str	r2, [sp, #4]
 8005704:	9300      	str	r3, [sp, #0]
 8005706:	4623      	mov	r3, r4
 8005708:	4602      	mov	r2, r0
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f001 fdea 	bl	80072e4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	2200      	movs	r2, #0
 8005716:	4619      	mov	r1, r3
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f002 f8f9 	bl	8007910 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800571e:	2300      	movs	r3, #0
 8005720:	2200      	movs	r2, #0
 8005722:	210a      	movs	r1, #10
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f000 fbeb 	bl	8005f00 <USBH_FindInterface>
 800572a:	4603      	mov	r3, r0
 800572c:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800572e:	7bfb      	ldrb	r3, [r7, #15]
 8005730:	2bff      	cmp	r3, #255	; 0xff
 8005732:	d002      	beq.n	800573a <USBH_CDC_InterfaceInit+0x11a>
 8005734:	7bfb      	ldrb	r3, [r7, #15]
 8005736:	2b01      	cmp	r3, #1
 8005738:	d901      	bls.n	800573e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800573a:	2302      	movs	r3, #2
 800573c:	e0c2      	b.n	80058c4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800573e:	7bfb      	ldrb	r3, [r7, #15]
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	211a      	movs	r1, #26
 8005744:	fb01 f303 	mul.w	r3, r1, r3
 8005748:	4413      	add	r3, r2
 800574a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	b25b      	sxtb	r3, r3
 8005752:	2b00      	cmp	r3, #0
 8005754:	da16      	bge.n	8005784 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005756:	7bfb      	ldrb	r3, [r7, #15]
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	211a      	movs	r1, #26
 800575c:	fb01 f303 	mul.w	r3, r1, r3
 8005760:	4413      	add	r3, r2
 8005762:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005766:	781a      	ldrb	r2, [r3, #0]
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800576c:	7bfb      	ldrb	r3, [r7, #15]
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	211a      	movs	r1, #26
 8005772:	fb01 f303 	mul.w	r3, r1, r3
 8005776:	4413      	add	r3, r2
 8005778:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800577c:	881a      	ldrh	r2, [r3, #0]
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	835a      	strh	r2, [r3, #26]
 8005782:	e015      	b.n	80057b0 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005784:	7bfb      	ldrb	r3, [r7, #15]
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	211a      	movs	r1, #26
 800578a:	fb01 f303 	mul.w	r3, r1, r3
 800578e:	4413      	add	r3, r2
 8005790:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005794:	781a      	ldrb	r2, [r3, #0]
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800579a:	7bfb      	ldrb	r3, [r7, #15]
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	211a      	movs	r1, #26
 80057a0:	fb01 f303 	mul.w	r3, r1, r3
 80057a4:	4413      	add	r3, r2
 80057a6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80057aa:	881a      	ldrh	r2, [r3, #0]
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80057b0:	7bfb      	ldrb	r3, [r7, #15]
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	211a      	movs	r1, #26
 80057b6:	fb01 f303 	mul.w	r3, r1, r3
 80057ba:	4413      	add	r3, r2
 80057bc:	f203 3356 	addw	r3, r3, #854	; 0x356
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	b25b      	sxtb	r3, r3
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	da16      	bge.n	80057f6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80057c8:	7bfb      	ldrb	r3, [r7, #15]
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	211a      	movs	r1, #26
 80057ce:	fb01 f303 	mul.w	r3, r1, r3
 80057d2:	4413      	add	r3, r2
 80057d4:	f203 3356 	addw	r3, r3, #854	; 0x356
 80057d8:	781a      	ldrb	r2, [r3, #0]
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80057de:	7bfb      	ldrb	r3, [r7, #15]
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	211a      	movs	r1, #26
 80057e4:	fb01 f303 	mul.w	r3, r1, r3
 80057e8:	4413      	add	r3, r2
 80057ea:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80057ee:	881a      	ldrh	r2, [r3, #0]
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	835a      	strh	r2, [r3, #26]
 80057f4:	e015      	b.n	8005822 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80057f6:	7bfb      	ldrb	r3, [r7, #15]
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	211a      	movs	r1, #26
 80057fc:	fb01 f303 	mul.w	r3, r1, r3
 8005800:	4413      	add	r3, r2
 8005802:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005806:	781a      	ldrb	r2, [r3, #0]
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800580c:	7bfb      	ldrb	r3, [r7, #15]
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	211a      	movs	r1, #26
 8005812:	fb01 f303 	mul.w	r3, r1, r3
 8005816:	4413      	add	r3, r2
 8005818:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800581c:	881a      	ldrh	r2, [r3, #0]
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	7b9b      	ldrb	r3, [r3, #14]
 8005826:	4619      	mov	r1, r3
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f001 fd8a 	bl	8007342 <USBH_AllocPipe>
 800582e:	4603      	mov	r3, r0
 8005830:	461a      	mov	r2, r3
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	7bdb      	ldrb	r3, [r3, #15]
 800583a:	4619      	mov	r1, r3
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f001 fd80 	bl	8007342 <USBH_AllocPipe>
 8005842:	4603      	mov	r3, r0
 8005844:	461a      	mov	r2, r3
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	7b59      	ldrb	r1, [r3, #13]
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	7b98      	ldrb	r0, [r3, #14]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	8b12      	ldrh	r2, [r2, #24]
 8005862:	9202      	str	r2, [sp, #8]
 8005864:	2202      	movs	r2, #2
 8005866:	9201      	str	r2, [sp, #4]
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	4623      	mov	r3, r4
 800586c:	4602      	mov	r2, r0
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f001 fd38 	bl	80072e4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	7b19      	ldrb	r1, [r3, #12]
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	7bd8      	ldrb	r0, [r3, #15]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005888:	68ba      	ldr	r2, [r7, #8]
 800588a:	8b52      	ldrh	r2, [r2, #26]
 800588c:	9202      	str	r2, [sp, #8]
 800588e:	2202      	movs	r2, #2
 8005890:	9201      	str	r2, [sp, #4]
 8005892:	9300      	str	r3, [sp, #0]
 8005894:	4623      	mov	r3, r4
 8005896:	4602      	mov	r2, r0
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f001 fd23 	bl	80072e4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	7b5b      	ldrb	r3, [r3, #13]
 80058aa:	2200      	movs	r2, #0
 80058ac:	4619      	mov	r1, r3
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f002 f82e 	bl	8007910 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	7b1b      	ldrb	r3, [r3, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	4619      	mov	r1, r3
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f002 f827 	bl	8007910 <USBH_LL_SetToggle>

  return USBH_OK;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3714      	adds	r7, #20
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd90      	pop	{r4, r7, pc}

080058cc <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80058da:	69db      	ldr	r3, [r3, #28]
 80058dc:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00e      	beq.n	8005904 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	4619      	mov	r1, r3
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f001 fd18 	bl	8007322 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	4619      	mov	r1, r3
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f001 fd43 	bl	8007384 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	7b1b      	ldrb	r3, [r3, #12]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00e      	beq.n	800592a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	7b1b      	ldrb	r3, [r3, #12]
 8005910:	4619      	mov	r1, r3
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f001 fd05 	bl	8007322 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	7b1b      	ldrb	r3, [r3, #12]
 800591c:	4619      	mov	r1, r3
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f001 fd30 	bl	8007384 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	7b5b      	ldrb	r3, [r3, #13]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00e      	beq.n	8005950 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	7b5b      	ldrb	r3, [r3, #13]
 8005936:	4619      	mov	r1, r3
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f001 fcf2 	bl	8007322 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	7b5b      	ldrb	r3, [r3, #13]
 8005942:	4619      	mov	r1, r3
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f001 fd1d 	bl	8007384 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005956:	69db      	ldr	r3, [r3, #28]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d00b      	beq.n	8005974 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005962:	69db      	ldr	r3, [r3, #28]
 8005964:	4618      	mov	r0, r3
 8005966:	f002 f889 	bl	8007a7c <free>
    phost->pActiveClass->pData = 0U;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005970:	2200      	movs	r2, #0
 8005972:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	3710      	adds	r7, #16
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800597e:	b580      	push	{r7, lr}
 8005980:	b084      	sub	sp, #16
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800598c:	69db      	ldr	r3, [r3, #28]
 800598e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	3340      	adds	r3, #64	; 0x40
 8005994:	4619      	mov	r1, r3
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f8b1 	bl	8005afe <GetLineCoding>
 800599c:	4603      	mov	r3, r0
 800599e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80059a0:	7afb      	ldrb	r3, [r7, #11]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d105      	bne.n	80059b2 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80059ac:	2102      	movs	r1, #2
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80059b2:	7afb      	ldrb	r3, [r7, #11]
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3710      	adds	r7, #16
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80059c4:	2301      	movs	r3, #1
 80059c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80059c8:	2300      	movs	r3, #0
 80059ca:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80059d2:	69db      	ldr	r3, [r3, #28]
 80059d4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80059dc:	2b04      	cmp	r3, #4
 80059de:	d877      	bhi.n	8005ad0 <USBH_CDC_Process+0x114>
 80059e0:	a201      	add	r2, pc, #4	; (adr r2, 80059e8 <USBH_CDC_Process+0x2c>)
 80059e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e6:	bf00      	nop
 80059e8:	080059fd 	.word	0x080059fd
 80059ec:	08005a03 	.word	0x08005a03
 80059f0:	08005a33 	.word	0x08005a33
 80059f4:	08005aa7 	.word	0x08005aa7
 80059f8:	08005ab5 	.word	0x08005ab5
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80059fc:	2300      	movs	r3, #0
 80059fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005a00:	e06d      	b.n	8005ade <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a06:	4619      	mov	r1, r3
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 f897 	bl	8005b3c <SetLineCoding>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005a12:	7bbb      	ldrb	r3, [r7, #14]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d104      	bne.n	8005a22 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	2202      	movs	r2, #2
 8005a1c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005a20:	e058      	b.n	8005ad4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8005a22:	7bbb      	ldrb	r3, [r7, #14]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d055      	beq.n	8005ad4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	2204      	movs	r2, #4
 8005a2c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005a30:	e050      	b.n	8005ad4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	3340      	adds	r3, #64	; 0x40
 8005a36:	4619      	mov	r1, r3
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 f860 	bl	8005afe <GetLineCoding>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005a42:	7bbb      	ldrb	r3, [r7, #14]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d126      	bne.n	8005a96 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a5a:	791b      	ldrb	r3, [r3, #4]
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d13b      	bne.n	8005ad8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a6a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d133      	bne.n	8005ad8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a7a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d12b      	bne.n	8005ad8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a88:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d124      	bne.n	8005ad8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 f958 	bl	8005d44 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005a94:	e020      	b.n	8005ad8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8005a96:	7bbb      	ldrb	r3, [r7, #14]
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d01d      	beq.n	8005ad8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	2204      	movs	r2, #4
 8005aa0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005aa4:	e018      	b.n	8005ad8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 f867 	bl	8005b7a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 f8da 	bl	8005c66 <CDC_ProcessReception>
      break;
 8005ab2:	e014      	b.n	8005ade <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8005ab4:	2100      	movs	r1, #0
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 ffe3 	bl	8006a82 <USBH_ClrFeature>
 8005abc:	4603      	mov	r3, r0
 8005abe:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005ac0:	7bbb      	ldrb	r3, [r7, #14]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d10a      	bne.n	8005adc <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8005ace:	e005      	b.n	8005adc <USBH_CDC_Process+0x120>

    default:
      break;
 8005ad0:	bf00      	nop
 8005ad2:	e004      	b.n	8005ade <USBH_CDC_Process+0x122>
      break;
 8005ad4:	bf00      	nop
 8005ad6:	e002      	b.n	8005ade <USBH_CDC_Process+0x122>
      break;
 8005ad8:	bf00      	nop
 8005ada:	e000      	b.n	8005ade <USBH_CDC_Process+0x122>
      break;
 8005adc:	bf00      	nop

  }

  return status;
 8005ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr

08005afe <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b082      	sub	sp, #8
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
 8005b06:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	22a1      	movs	r2, #161	; 0xa1
 8005b0c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2221      	movs	r2, #33	; 0x21
 8005b12:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2207      	movs	r2, #7
 8005b24:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	2207      	movs	r2, #7
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f001 f988 	bl	8006e42 <USBH_CtlReq>
 8005b32:	4603      	mov	r3, r0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3708      	adds	r7, #8
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2221      	movs	r2, #33	; 0x21
 8005b4a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2220      	movs	r2, #32
 8005b50:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2207      	movs	r2, #7
 8005b62:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	2207      	movs	r2, #7
 8005b68:	4619      	mov	r1, r3
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f001 f969 	bl	8006e42 <USBH_CtlReq>
 8005b70:	4603      	mov	r3, r0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b086      	sub	sp, #24
 8005b7e:	af02      	add	r7, sp, #8
 8005b80:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005b88:	69db      	ldr	r3, [r3, #28]
 8005b8a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d002      	beq.n	8005ba0 <CDC_ProcessTransmission+0x26>
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d023      	beq.n	8005be6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8005b9e:	e05e      	b.n	8005c5e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	8b12      	ldrh	r2, [r2, #24]
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d90b      	bls.n	8005bc4 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	69d9      	ldr	r1, [r3, #28]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	8b1a      	ldrh	r2, [r3, #24]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	7b5b      	ldrb	r3, [r3, #13]
 8005bb8:	2001      	movs	r0, #1
 8005bba:	9000      	str	r0, [sp, #0]
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f001 fb4e 	bl	800725e <USBH_BulkSendData>
 8005bc2:	e00b      	b.n	8005bdc <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8005bcc:	b29a      	uxth	r2, r3
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	7b5b      	ldrb	r3, [r3, #13]
 8005bd2:	2001      	movs	r0, #1
 8005bd4:	9000      	str	r0, [sp, #0]
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f001 fb41 	bl	800725e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005be4:	e03b      	b.n	8005c5e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	7b5b      	ldrb	r3, [r3, #13]
 8005bea:	4619      	mov	r1, r3
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f001 fe65 	bl	80078bc <USBH_LL_GetURBState>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8005bf6:	7afb      	ldrb	r3, [r7, #11]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d128      	bne.n	8005c4e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	8b12      	ldrh	r2, [r2, #24]
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d90e      	bls.n	8005c26 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	8b12      	ldrh	r2, [r2, #24]
 8005c10:	1a9a      	subs	r2, r3, r2
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	69db      	ldr	r3, [r3, #28]
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	8b12      	ldrh	r2, [r2, #24]
 8005c1e:	441a      	add	r2, r3
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	61da      	str	r2, [r3, #28]
 8005c24:	e002      	b.n	8005c2c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d004      	beq.n	8005c3e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005c3c:	e00e      	b.n	8005c5c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 f868 	bl	8005d1c <USBH_CDC_TransmitCallback>
      break;
 8005c4c:	e006      	b.n	8005c5c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8005c4e:	7afb      	ldrb	r3, [r7, #11]
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d103      	bne.n	8005c5c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005c5c:	bf00      	nop
  }
}
 8005c5e:	bf00      	nop
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005c66:	b580      	push	{r7, lr}
 8005c68:	b086      	sub	sp, #24
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005c74:	69db      	ldr	r3, [r3, #28]
 8005c76:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005c82:	2b03      	cmp	r3, #3
 8005c84:	d002      	beq.n	8005c8c <CDC_ProcessReception+0x26>
 8005c86:	2b04      	cmp	r3, #4
 8005c88:	d00e      	beq.n	8005ca8 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005c8a:	e043      	b.n	8005d14 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	6a19      	ldr	r1, [r3, #32]
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	8b5a      	ldrh	r2, [r3, #26]
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	7b1b      	ldrb	r3, [r3, #12]
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f001 fb05 	bl	80072a8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	2204      	movs	r2, #4
 8005ca2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005ca6:	e035      	b.n	8005d14 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	7b1b      	ldrb	r3, [r3, #12]
 8005cac:	4619      	mov	r1, r3
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f001 fe04 	bl	80078bc <USBH_LL_GetURBState>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005cb8:	7cfb      	ldrb	r3, [r7, #19]
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d129      	bne.n	8005d12 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	7b1b      	ldrb	r3, [r3, #12]
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f001 fd67 	bl	8007798 <USBH_LL_GetLastXferSize>
 8005cca:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d016      	beq.n	8005d04 <CDC_ProcessReception+0x9e>
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	8b5b      	ldrh	r3, [r3, #26]
 8005cda:	461a      	mov	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d910      	bls.n	8005d04 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	1ad2      	subs	r2, r2, r3
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	6a1a      	ldr	r2, [r3, #32]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	441a      	add	r2, r3
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	2203      	movs	r2, #3
 8005cfe:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005d02:	e006      	b.n	8005d12 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	2200      	movs	r2, #0
 8005d08:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 f80f 	bl	8005d30 <USBH_CDC_ReceiveCallback>
      break;
 8005d12:	bf00      	nop
  }
}
 8005d14:	bf00      	nop
 8005d16:	3718      	adds	r7, #24
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005d24:	bf00      	nop
 8005d26:	370c      	adds	r7, #12
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr

08005d30 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005d38:	bf00      	nop
 8005d3a:	370c      	adds	r7, #12
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr

08005d44 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005d4c:	bf00      	nop
 8005d4e:	370c      	adds	r7, #12
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	4613      	mov	r3, r2
 8005d64:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d101      	bne.n	8005d70 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005d6c:	2302      	movs	r3, #2
 8005d6e:	e029      	b.n	8005dc4 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	79fa      	ldrb	r2, [r7, #7]
 8005d74:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8005d88:	68f8      	ldr	r0, [r7, #12]
 8005d8a:	f000 f81f 	bl	8005dcc <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2200      	movs	r2, #0
 8005daa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d003      	beq.n	8005dbc <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	68ba      	ldr	r2, [r7, #8]
 8005db8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f001 fc37 	bl	8007630 <USBH_LL_Init>

  return USBH_OK;
 8005dc2:	2300      	movs	r3, #0
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3710      	adds	r7, #16
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005dd8:	2300      	movs	r3, #0
 8005dda:	60fb      	str	r3, [r7, #12]
 8005ddc:	e009      	b.n	8005df2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	33e0      	adds	r3, #224	; 0xe0
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	4413      	add	r3, r2
 8005de8:	2200      	movs	r2, #0
 8005dea:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	3301      	adds	r3, #1
 8005df0:	60fb      	str	r3, [r7, #12]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2b0e      	cmp	r3, #14
 8005df6:	d9f2      	bls.n	8005dde <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005df8:	2300      	movs	r3, #0
 8005dfa:	60fb      	str	r3, [r7, #12]
 8005dfc:	e009      	b.n	8005e12 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	4413      	add	r3, r2
 8005e04:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005e08:	2200      	movs	r2, #0
 8005e0a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	3301      	adds	r3, #1
 8005e10:	60fb      	str	r3, [r7, #12]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e18:	d3f1      	bcc.n	8005dfe <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2240      	movs	r2, #64	; 0x40
 8005e3e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2201      	movs	r2, #1
 8005e52:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b085      	sub	sp, #20
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d016      	beq.n	8005eb6 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d10e      	bne.n	8005eb0 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005e98:	1c59      	adds	r1, r3, #1
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	33de      	adds	r3, #222	; 0xde
 8005ea4:	6839      	ldr	r1, [r7, #0]
 8005ea6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	73fb      	strb	r3, [r7, #15]
 8005eae:	e004      	b.n	8005eba <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	73fb      	strb	r3, [r7, #15]
 8005eb4:	e001      	b.n	8005eba <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005eb6:	2302      	movs	r3, #2
 8005eb8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3714      	adds	r7, #20
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8005ede:	78fa      	ldrb	r2, [r7, #3]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d204      	bcs.n	8005eee <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	78fa      	ldrb	r2, [r7, #3]
 8005ee8:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8005eec:	e001      	b.n	8005ef2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005eee:	2302      	movs	r3, #2
 8005ef0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3714      	adds	r7, #20
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr

08005f00 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b087      	sub	sp, #28
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	4608      	mov	r0, r1
 8005f0a:	4611      	mov	r1, r2
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	4603      	mov	r3, r0
 8005f10:	70fb      	strb	r3, [r7, #3]
 8005f12:	460b      	mov	r3, r1
 8005f14:	70bb      	strb	r3, [r7, #2]
 8005f16:	4613      	mov	r3, r2
 8005f18:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8005f28:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005f2a:	e025      	b.n	8005f78 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005f2c:	7dfb      	ldrb	r3, [r7, #23]
 8005f2e:	221a      	movs	r2, #26
 8005f30:	fb02 f303 	mul.w	r3, r2, r3
 8005f34:	3308      	adds	r3, #8
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	4413      	add	r3, r2
 8005f3a:	3302      	adds	r3, #2
 8005f3c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	795b      	ldrb	r3, [r3, #5]
 8005f42:	78fa      	ldrb	r2, [r7, #3]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d002      	beq.n	8005f4e <USBH_FindInterface+0x4e>
 8005f48:	78fb      	ldrb	r3, [r7, #3]
 8005f4a:	2bff      	cmp	r3, #255	; 0xff
 8005f4c:	d111      	bne.n	8005f72 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005f52:	78ba      	ldrb	r2, [r7, #2]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d002      	beq.n	8005f5e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005f58:	78bb      	ldrb	r3, [r7, #2]
 8005f5a:	2bff      	cmp	r3, #255	; 0xff
 8005f5c:	d109      	bne.n	8005f72 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005f62:	787a      	ldrb	r2, [r7, #1]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d002      	beq.n	8005f6e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005f68:	787b      	ldrb	r3, [r7, #1]
 8005f6a:	2bff      	cmp	r3, #255	; 0xff
 8005f6c:	d101      	bne.n	8005f72 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005f6e:	7dfb      	ldrb	r3, [r7, #23]
 8005f70:	e006      	b.n	8005f80 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005f72:	7dfb      	ldrb	r3, [r7, #23]
 8005f74:	3301      	adds	r3, #1
 8005f76:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005f78:	7dfb      	ldrb	r3, [r7, #23]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d9d6      	bls.n	8005f2c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005f7e:	23ff      	movs	r3, #255	; 0xff
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	371c      	adds	r7, #28
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b082      	sub	sp, #8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f001 fb87 	bl	80076a8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8005f9a:	2101      	movs	r1, #1
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f001 fca0 	bl	80078e2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3708      	adds	r7, #8
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}

08005fac <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b088      	sub	sp, #32
 8005fb0:	af04      	add	r7, sp, #16
 8005fb2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d102      	bne.n	8005fce <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2203      	movs	r2, #3
 8005fcc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	781b      	ldrb	r3, [r3, #0]
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	2b0b      	cmp	r3, #11
 8005fd6:	f200 81b3 	bhi.w	8006340 <USBH_Process+0x394>
 8005fda:	a201      	add	r2, pc, #4	; (adr r2, 8005fe0 <USBH_Process+0x34>)
 8005fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fe0:	08006011 	.word	0x08006011
 8005fe4:	08006043 	.word	0x08006043
 8005fe8:	080060ab 	.word	0x080060ab
 8005fec:	080062db 	.word	0x080062db
 8005ff0:	08006341 	.word	0x08006341
 8005ff4:	0800614f 	.word	0x0800614f
 8005ff8:	08006281 	.word	0x08006281
 8005ffc:	08006185 	.word	0x08006185
 8006000:	080061a5 	.word	0x080061a5
 8006004:	080061c5 	.word	0x080061c5
 8006008:	080061f3 	.word	0x080061f3
 800600c:	080062c3 	.word	0x080062c3
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006016:	b2db      	uxtb	r3, r3
 8006018:	2b00      	cmp	r3, #0
 800601a:	f000 8193 	beq.w	8006344 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2201      	movs	r2, #1
 8006022:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006024:	20c8      	movs	r0, #200	; 0xc8
 8006026:	f001 fca3 	bl	8007970 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f001 fb99 	bl	8007762 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006040:	e180      	b.n	8006344 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006048:	2b01      	cmp	r3, #1
 800604a:	d107      	bne.n	800605c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2202      	movs	r2, #2
 8006058:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800605a:	e182      	b.n	8006362 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006062:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006066:	d914      	bls.n	8006092 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800606e:	3301      	adds	r3, #1
 8006070:	b2da      	uxtb	r2, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800607e:	2b03      	cmp	r3, #3
 8006080:	d903      	bls.n	800608a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	220d      	movs	r2, #13
 8006086:	701a      	strb	r2, [r3, #0]
      break;
 8006088:	e16b      	b.n	8006362 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	701a      	strb	r2, [r3, #0]
      break;
 8006090:	e167      	b.n	8006362 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006098:	f103 020a 	add.w	r2, r3, #10
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80060a2:	200a      	movs	r0, #10
 80060a4:	f001 fc64 	bl	8007970 <USBH_Delay>
      break;
 80060a8:	e15b      	b.n	8006362 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d005      	beq.n	80060c0 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80060ba:	2104      	movs	r1, #4
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80060c0:	2064      	movs	r0, #100	; 0x64
 80060c2:	f001 fc55 	bl	8007970 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f001 fb24 	bl	8007714 <USBH_LL_GetSpeed>
 80060cc:	4603      	mov	r3, r0
 80060ce:	461a      	mov	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2205      	movs	r2, #5
 80060da:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80060dc:	2100      	movs	r1, #0
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f001 f92f 	bl	8007342 <USBH_AllocPipe>
 80060e4:	4603      	mov	r3, r0
 80060e6:	461a      	mov	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80060ec:	2180      	movs	r1, #128	; 0x80
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f001 f927 	bl	8007342 <USBH_AllocPipe>
 80060f4:	4603      	mov	r3, r0
 80060f6:	461a      	mov	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	7919      	ldrb	r1, [r3, #4]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006110:	b292      	uxth	r2, r2
 8006112:	9202      	str	r2, [sp, #8]
 8006114:	2200      	movs	r2, #0
 8006116:	9201      	str	r2, [sp, #4]
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	4603      	mov	r3, r0
 800611c:	2280      	movs	r2, #128	; 0x80
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f001 f8e0 	bl	80072e4 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	7959      	ldrb	r1, [r3, #5]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006138:	b292      	uxth	r2, r2
 800613a:	9202      	str	r2, [sp, #8]
 800613c:	2200      	movs	r2, #0
 800613e:	9201      	str	r2, [sp, #4]
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	4603      	mov	r3, r0
 8006144:	2200      	movs	r2, #0
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f001 f8cc 	bl	80072e4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800614c:	e109      	b.n	8006362 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f90c 	bl	800636c <USBH_HandleEnum>
 8006154:	4603      	mov	r3, r0
 8006156:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006158:	7bbb      	ldrb	r3, [r7, #14]
 800615a:	b2db      	uxtb	r3, r3
 800615c:	2b00      	cmp	r3, #0
 800615e:	f040 80f3 	bne.w	8006348 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006170:	2b01      	cmp	r3, #1
 8006172:	d103      	bne.n	800617c <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2208      	movs	r2, #8
 8006178:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800617a:	e0e5      	b.n	8006348 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2207      	movs	r2, #7
 8006180:	701a      	strb	r2, [r3, #0]
      break;
 8006182:	e0e1      	b.n	8006348 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800618a:	2b00      	cmp	r3, #0
 800618c:	f000 80de 	beq.w	800634c <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006196:	2101      	movs	r1, #1
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2208      	movs	r2, #8
 80061a0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80061a2:	e0d3      	b.n	800634c <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	4619      	mov	r1, r3
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 fc20 	bl	80069f4 <USBH_SetCfg>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f040 80ca 	bne.w	8006350 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2209      	movs	r2, #9
 80061c0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80061c2:	e0c5      	b.n	8006350 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80061ca:	f003 0320 	and.w	r3, r3, #32
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00b      	beq.n	80061ea <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80061d2:	2101      	movs	r1, #1
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 fc30 	bl	8006a3a <USBH_SetFeature>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	f040 80b9 	bne.w	8006354 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	220a      	movs	r2, #10
 80061e6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80061e8:	e0b4      	b.n	8006354 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	220a      	movs	r2, #10
 80061ee:	701a      	strb	r2, [r3, #0]
      break;
 80061f0:	e0b0      	b.n	8006354 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	f000 80ad 	beq.w	8006358 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006206:	2300      	movs	r3, #0
 8006208:	73fb      	strb	r3, [r7, #15]
 800620a:	e016      	b.n	800623a <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800620c:	7bfa      	ldrb	r2, [r7, #15]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	32de      	adds	r2, #222	; 0xde
 8006212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006216:	791a      	ldrb	r2, [r3, #4]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800621e:	429a      	cmp	r2, r3
 8006220:	d108      	bne.n	8006234 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006222:	7bfa      	ldrb	r2, [r7, #15]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	32de      	adds	r2, #222	; 0xde
 8006228:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8006232:	e005      	b.n	8006240 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006234:	7bfb      	ldrb	r3, [r7, #15]
 8006236:	3301      	adds	r3, #1
 8006238:	73fb      	strb	r3, [r7, #15]
 800623a:	7bfb      	ldrb	r3, [r7, #15]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d0e5      	beq.n	800620c <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006246:	2b00      	cmp	r3, #0
 8006248:	d016      	beq.n	8006278 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	4798      	blx	r3
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d109      	bne.n	8006270 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2206      	movs	r2, #6
 8006260:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006268:	2103      	movs	r1, #3
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800626e:	e073      	b.n	8006358 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	220d      	movs	r2, #13
 8006274:	701a      	strb	r2, [r3, #0]
      break;
 8006276:	e06f      	b.n	8006358 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	220d      	movs	r2, #13
 800627c:	701a      	strb	r2, [r3, #0]
      break;
 800627e:	e06b      	b.n	8006358 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006286:	2b00      	cmp	r3, #0
 8006288:	d017      	beq.n	80062ba <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	4798      	blx	r3
 8006296:	4603      	mov	r3, r0
 8006298:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800629a:	7bbb      	ldrb	r3, [r7, #14]
 800629c:	b2db      	uxtb	r3, r3
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d103      	bne.n	80062aa <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	220b      	movs	r2, #11
 80062a6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80062a8:	e058      	b.n	800635c <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 80062aa:	7bbb      	ldrb	r3, [r7, #14]
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	2b02      	cmp	r3, #2
 80062b0:	d154      	bne.n	800635c <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	220d      	movs	r2, #13
 80062b6:	701a      	strb	r2, [r3, #0]
      break;
 80062b8:	e050      	b.n	800635c <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	220d      	movs	r2, #13
 80062be:	701a      	strb	r2, [r3, #0]
      break;
 80062c0:	e04c      	b.n	800635c <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d049      	beq.n	8006360 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062d2:	695b      	ldr	r3, [r3, #20]
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	4798      	blx	r3
      }
      break;
 80062d8:	e042      	b.n	8006360 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f7ff fd72 	bl	8005dcc <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d009      	beq.n	8006306 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800630c:	2b00      	cmp	r3, #0
 800630e:	d005      	beq.n	800631c <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006316:	2105      	movs	r1, #5
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006322:	b2db      	uxtb	r3, r3
 8006324:	2b01      	cmp	r3, #1
 8006326:	d107      	bne.n	8006338 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2200      	movs	r2, #0
 800632c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f7ff fe2b 	bl	8005f8c <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006336:	e014      	b.n	8006362 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f001 f9b5 	bl	80076a8 <USBH_LL_Start>
      break;
 800633e:	e010      	b.n	8006362 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8006340:	bf00      	nop
 8006342:	e00e      	b.n	8006362 <USBH_Process+0x3b6>
      break;
 8006344:	bf00      	nop
 8006346:	e00c      	b.n	8006362 <USBH_Process+0x3b6>
      break;
 8006348:	bf00      	nop
 800634a:	e00a      	b.n	8006362 <USBH_Process+0x3b6>
    break;
 800634c:	bf00      	nop
 800634e:	e008      	b.n	8006362 <USBH_Process+0x3b6>
      break;
 8006350:	bf00      	nop
 8006352:	e006      	b.n	8006362 <USBH_Process+0x3b6>
      break;
 8006354:	bf00      	nop
 8006356:	e004      	b.n	8006362 <USBH_Process+0x3b6>
      break;
 8006358:	bf00      	nop
 800635a:	e002      	b.n	8006362 <USBH_Process+0x3b6>
      break;
 800635c:	bf00      	nop
 800635e:	e000      	b.n	8006362 <USBH_Process+0x3b6>
      break;
 8006360:	bf00      	nop
  }
  return USBH_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b088      	sub	sp, #32
 8006370:	af04      	add	r7, sp, #16
 8006372:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006374:	2301      	movs	r3, #1
 8006376:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006378:	2301      	movs	r3, #1
 800637a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	785b      	ldrb	r3, [r3, #1]
 8006380:	2b07      	cmp	r3, #7
 8006382:	f200 81c1 	bhi.w	8006708 <USBH_HandleEnum+0x39c>
 8006386:	a201      	add	r2, pc, #4	; (adr r2, 800638c <USBH_HandleEnum+0x20>)
 8006388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800638c:	080063ad 	.word	0x080063ad
 8006390:	0800646b 	.word	0x0800646b
 8006394:	080064d5 	.word	0x080064d5
 8006398:	08006563 	.word	0x08006563
 800639c:	080065cd 	.word	0x080065cd
 80063a0:	0800663d 	.word	0x0800663d
 80063a4:	08006683 	.word	0x08006683
 80063a8:	080066c9 	.word	0x080066c9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80063ac:	2108      	movs	r1, #8
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 fa50 	bl	8006854 <USBH_Get_DevDesc>
 80063b4:	4603      	mov	r3, r0
 80063b6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80063b8:	7bbb      	ldrb	r3, [r7, #14]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d130      	bne.n	8006420 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	7919      	ldrb	r1, [r3, #4]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80063e2:	b292      	uxth	r2, r2
 80063e4:	9202      	str	r2, [sp, #8]
 80063e6:	2200      	movs	r2, #0
 80063e8:	9201      	str	r2, [sp, #4]
 80063ea:	9300      	str	r3, [sp, #0]
 80063ec:	4603      	mov	r3, r0
 80063ee:	2280      	movs	r2, #128	; 0x80
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 ff77 	bl	80072e4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	7959      	ldrb	r1, [r3, #5]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800640a:	b292      	uxth	r2, r2
 800640c:	9202      	str	r2, [sp, #8]
 800640e:	2200      	movs	r2, #0
 8006410:	9201      	str	r2, [sp, #4]
 8006412:	9300      	str	r3, [sp, #0]
 8006414:	4603      	mov	r3, r0
 8006416:	2200      	movs	r2, #0
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 ff63 	bl	80072e4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800641e:	e175      	b.n	800670c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006420:	7bbb      	ldrb	r3, [r7, #14]
 8006422:	2b03      	cmp	r3, #3
 8006424:	f040 8172 	bne.w	800670c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800642e:	3301      	adds	r3, #1
 8006430:	b2da      	uxtb	r2, r3
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800643e:	2b03      	cmp	r3, #3
 8006440:	d903      	bls.n	800644a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	220d      	movs	r2, #13
 8006446:	701a      	strb	r2, [r3, #0]
      break;
 8006448:	e160      	b.n	800670c <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	795b      	ldrb	r3, [r3, #5]
 800644e:	4619      	mov	r1, r3
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 ff97 	bl	8007384 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	791b      	ldrb	r3, [r3, #4]
 800645a:	4619      	mov	r1, r3
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 ff91 	bl	8007384 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	701a      	strb	r2, [r3, #0]
      break;
 8006468:	e150      	b.n	800670c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800646a:	2112      	movs	r1, #18
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 f9f1 	bl	8006854 <USBH_Get_DevDesc>
 8006472:	4603      	mov	r3, r0
 8006474:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006476:	7bbb      	ldrb	r3, [r7, #14]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d103      	bne.n	8006484 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2202      	movs	r2, #2
 8006480:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006482:	e145      	b.n	8006710 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006484:	7bbb      	ldrb	r3, [r7, #14]
 8006486:	2b03      	cmp	r3, #3
 8006488:	f040 8142 	bne.w	8006710 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006492:	3301      	adds	r3, #1
 8006494:	b2da      	uxtb	r2, r3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80064a2:	2b03      	cmp	r3, #3
 80064a4:	d903      	bls.n	80064ae <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	220d      	movs	r2, #13
 80064aa:	701a      	strb	r2, [r3, #0]
      break;
 80064ac:	e130      	b.n	8006710 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	795b      	ldrb	r3, [r3, #5]
 80064b2:	4619      	mov	r1, r3
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f000 ff65 	bl	8007384 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	791b      	ldrb	r3, [r3, #4]
 80064be:	4619      	mov	r1, r3
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 ff5f 	bl	8007384 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	701a      	strb	r2, [r3, #0]
      break;
 80064d2:	e11d      	b.n	8006710 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80064d4:	2101      	movs	r1, #1
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f000 fa68 	bl	80069ac <USBH_SetAddress>
 80064dc:	4603      	mov	r3, r0
 80064de:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80064e0:	7bbb      	ldrb	r3, [r7, #14]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d132      	bne.n	800654c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80064e6:	2002      	movs	r0, #2
 80064e8:	f001 fa42 	bl	8007970 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2203      	movs	r2, #3
 80064f8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	7919      	ldrb	r1, [r3, #4]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800650e:	b292      	uxth	r2, r2
 8006510:	9202      	str	r2, [sp, #8]
 8006512:	2200      	movs	r2, #0
 8006514:	9201      	str	r2, [sp, #4]
 8006516:	9300      	str	r3, [sp, #0]
 8006518:	4603      	mov	r3, r0
 800651a:	2280      	movs	r2, #128	; 0x80
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 fee1 	bl	80072e4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	7959      	ldrb	r1, [r3, #5]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006536:	b292      	uxth	r2, r2
 8006538:	9202      	str	r2, [sp, #8]
 800653a:	2200      	movs	r2, #0
 800653c:	9201      	str	r2, [sp, #4]
 800653e:	9300      	str	r3, [sp, #0]
 8006540:	4603      	mov	r3, r0
 8006542:	2200      	movs	r2, #0
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f000 fecd 	bl	80072e4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800654a:	e0e3      	b.n	8006714 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800654c:	7bbb      	ldrb	r3, [r7, #14]
 800654e:	2b03      	cmp	r3, #3
 8006550:	f040 80e0 	bne.w	8006714 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	220d      	movs	r2, #13
 8006558:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	705a      	strb	r2, [r3, #1]
      break;
 8006560:	e0d8      	b.n	8006714 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006562:	2109      	movs	r1, #9
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f000 f99d 	bl	80068a4 <USBH_Get_CfgDesc>
 800656a:	4603      	mov	r3, r0
 800656c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800656e:	7bbb      	ldrb	r3, [r7, #14]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d103      	bne.n	800657c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2204      	movs	r2, #4
 8006578:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800657a:	e0cd      	b.n	8006718 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800657c:	7bbb      	ldrb	r3, [r7, #14]
 800657e:	2b03      	cmp	r3, #3
 8006580:	f040 80ca 	bne.w	8006718 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800658a:	3301      	adds	r3, #1
 800658c:	b2da      	uxtb	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800659a:	2b03      	cmp	r3, #3
 800659c:	d903      	bls.n	80065a6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	220d      	movs	r2, #13
 80065a2:	701a      	strb	r2, [r3, #0]
      break;
 80065a4:	e0b8      	b.n	8006718 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	795b      	ldrb	r3, [r3, #5]
 80065aa:	4619      	mov	r1, r3
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 fee9 	bl	8007384 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	791b      	ldrb	r3, [r3, #4]
 80065b6:	4619      	mov	r1, r3
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 fee3 	bl	8007384 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	701a      	strb	r2, [r3, #0]
      break;
 80065ca:	e0a5      	b.n	8006718 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80065d2:	4619      	mov	r1, r3
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f000 f965 	bl	80068a4 <USBH_Get_CfgDesc>
 80065da:	4603      	mov	r3, r0
 80065dc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80065de:	7bbb      	ldrb	r3, [r7, #14]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d103      	bne.n	80065ec <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2205      	movs	r2, #5
 80065e8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80065ea:	e097      	b.n	800671c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80065ec:	7bbb      	ldrb	r3, [r7, #14]
 80065ee:	2b03      	cmp	r3, #3
 80065f0:	f040 8094 	bne.w	800671c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80065fa:	3301      	adds	r3, #1
 80065fc:	b2da      	uxtb	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800660a:	2b03      	cmp	r3, #3
 800660c:	d903      	bls.n	8006616 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	220d      	movs	r2, #13
 8006612:	701a      	strb	r2, [r3, #0]
      break;
 8006614:	e082      	b.n	800671c <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	795b      	ldrb	r3, [r3, #5]
 800661a:	4619      	mov	r1, r3
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f000 feb1 	bl	8007384 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	791b      	ldrb	r3, [r3, #4]
 8006626:	4619      	mov	r1, r3
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 feab 	bl	8007384 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	701a      	strb	r2, [r3, #0]
      break;
 800663a:	e06f      	b.n	800671c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8006642:	2b00      	cmp	r3, #0
 8006644:	d019      	beq.n	800667a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006652:	23ff      	movs	r3, #255	; 0xff
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f949 	bl	80068ec <USBH_Get_StringDesc>
 800665a:	4603      	mov	r3, r0
 800665c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800665e:	7bbb      	ldrb	r3, [r7, #14]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d103      	bne.n	800666c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2206      	movs	r2, #6
 8006668:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800666a:	e059      	b.n	8006720 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800666c:	7bbb      	ldrb	r3, [r7, #14]
 800666e:	2b03      	cmp	r3, #3
 8006670:	d156      	bne.n	8006720 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2206      	movs	r2, #6
 8006676:	705a      	strb	r2, [r3, #1]
      break;
 8006678:	e052      	b.n	8006720 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2206      	movs	r2, #6
 800667e:	705a      	strb	r2, [r3, #1]
      break;
 8006680:	e04e      	b.n	8006720 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006688:	2b00      	cmp	r3, #0
 800668a:	d019      	beq.n	80066c0 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006698:	23ff      	movs	r3, #255	; 0xff
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 f926 	bl	80068ec <USBH_Get_StringDesc>
 80066a0:	4603      	mov	r3, r0
 80066a2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80066a4:	7bbb      	ldrb	r3, [r7, #14]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d103      	bne.n	80066b2 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2207      	movs	r2, #7
 80066ae:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80066b0:	e038      	b.n	8006724 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80066b2:	7bbb      	ldrb	r3, [r7, #14]
 80066b4:	2b03      	cmp	r3, #3
 80066b6:	d135      	bne.n	8006724 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2207      	movs	r2, #7
 80066bc:	705a      	strb	r2, [r3, #1]
      break;
 80066be:	e031      	b.n	8006724 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2207      	movs	r2, #7
 80066c4:	705a      	strb	r2, [r3, #1]
      break;
 80066c6:	e02d      	b.n	8006724 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d017      	beq.n	8006702 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80066de:	23ff      	movs	r3, #255	; 0xff
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 f903 	bl	80068ec <USBH_Get_StringDesc>
 80066e6:	4603      	mov	r3, r0
 80066e8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80066ea:	7bbb      	ldrb	r3, [r7, #14]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d102      	bne.n	80066f6 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80066f0:	2300      	movs	r3, #0
 80066f2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80066f4:	e018      	b.n	8006728 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80066f6:	7bbb      	ldrb	r3, [r7, #14]
 80066f8:	2b03      	cmp	r3, #3
 80066fa:	d115      	bne.n	8006728 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80066fc:	2300      	movs	r3, #0
 80066fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006700:	e012      	b.n	8006728 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8006702:	2300      	movs	r3, #0
 8006704:	73fb      	strb	r3, [r7, #15]
      break;
 8006706:	e00f      	b.n	8006728 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8006708:	bf00      	nop
 800670a:	e00e      	b.n	800672a <USBH_HandleEnum+0x3be>
      break;
 800670c:	bf00      	nop
 800670e:	e00c      	b.n	800672a <USBH_HandleEnum+0x3be>
      break;
 8006710:	bf00      	nop
 8006712:	e00a      	b.n	800672a <USBH_HandleEnum+0x3be>
      break;
 8006714:	bf00      	nop
 8006716:	e008      	b.n	800672a <USBH_HandleEnum+0x3be>
      break;
 8006718:	bf00      	nop
 800671a:	e006      	b.n	800672a <USBH_HandleEnum+0x3be>
      break;
 800671c:	bf00      	nop
 800671e:	e004      	b.n	800672a <USBH_HandleEnum+0x3be>
      break;
 8006720:	bf00      	nop
 8006722:	e002      	b.n	800672a <USBH_HandleEnum+0x3be>
      break;
 8006724:	bf00      	nop
 8006726:	e000      	b.n	800672a <USBH_HandleEnum+0x3be>
      break;
 8006728:	bf00      	nop
  }
  return Status;
 800672a:	7bfb      	ldrb	r3, [r7, #15]
}
 800672c:	4618      	mov	r0, r3
 800672e:	3710      	adds	r7, #16
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}

08006734 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006734:	b480      	push	{r7}
 8006736:	b083      	sub	sp, #12
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	683a      	ldr	r2, [r7, #0]
 8006742:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006746:	bf00      	nop
 8006748:	370c      	adds	r7, #12
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr

08006752 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b082      	sub	sp, #8
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006760:	1c5a      	adds	r2, r3, #1
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 f804 	bl	8006776 <USBH_HandleSof>
}
 800676e:	bf00      	nop
 8006770:	3708      	adds	r7, #8
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}

08006776 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006776:	b580      	push	{r7, lr}
 8006778:	b082      	sub	sp, #8
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	b2db      	uxtb	r3, r3
 8006784:	2b0b      	cmp	r3, #11
 8006786:	d10a      	bne.n	800679e <USBH_HandleSof+0x28>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800678e:	2b00      	cmp	r3, #0
 8006790:	d005      	beq.n	800679e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	4798      	blx	r3
  }
}
 800679e:	bf00      	nop
 80067a0:	3708      	adds	r7, #8
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}

080067a6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80067a6:	b480      	push	{r7}
 80067a8:	b083      	sub	sp, #12
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2201      	movs	r2, #1
 80067b2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 80067b6:	bf00      	nop
}
 80067b8:	370c      	adds	r7, #12
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr

080067c2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80067c2:	b480      	push	{r7}
 80067c4:	b083      	sub	sp, #12
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80067d2:	bf00      	nop
}
 80067d4:	370c      	adds	r7, #12
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr

080067de <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80067de:	b480      	push	{r7}
 80067e0:	b083      	sub	sp, #12
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b082      	sub	sp, #8
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f000 ff56 	bl	80076de <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	791b      	ldrb	r3, [r3, #4]
 8006836:	4619      	mov	r1, r3
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 fda3 	bl	8007384 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	795b      	ldrb	r3, [r3, #5]
 8006842:	4619      	mov	r1, r3
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f000 fd9d 	bl	8007384 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3708      	adds	r7, #8
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b086      	sub	sp, #24
 8006858:	af02      	add	r7, sp, #8
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	460b      	mov	r3, r1
 800685e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006866:	78fb      	ldrb	r3, [r7, #3]
 8006868:	b29b      	uxth	r3, r3
 800686a:	9300      	str	r3, [sp, #0]
 800686c:	4613      	mov	r3, r2
 800686e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006872:	2100      	movs	r1, #0
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f000 f864 	bl	8006942 <USBH_GetDescriptor>
 800687a:	4603      	mov	r3, r0
 800687c:	73fb      	strb	r3, [r7, #15]
 800687e:	7bfb      	ldrb	r3, [r7, #15]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d10a      	bne.n	800689a <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f203 3026 	addw	r0, r3, #806	; 0x326
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006890:	78fa      	ldrb	r2, [r7, #3]
 8006892:	b292      	uxth	r2, r2
 8006894:	4619      	mov	r1, r3
 8006896:	f000 f918 	bl	8006aca <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800689a:	7bfb      	ldrb	r3, [r7, #15]
}
 800689c:	4618      	mov	r0, r3
 800689e:	3710      	adds	r7, #16
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b086      	sub	sp, #24
 80068a8:	af02      	add	r7, sp, #8
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	460b      	mov	r3, r1
 80068ae:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	331c      	adds	r3, #28
 80068b4:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80068b6:	887b      	ldrh	r3, [r7, #2]
 80068b8:	9300      	str	r3, [sp, #0]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80068c0:	2100      	movs	r1, #0
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 f83d 	bl	8006942 <USBH_GetDescriptor>
 80068c8:	4603      	mov	r3, r0
 80068ca:	72fb      	strb	r3, [r7, #11]
 80068cc:	7afb      	ldrb	r3, [r7, #11]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d107      	bne.n	80068e2 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80068d8:	887a      	ldrh	r2, [r7, #2]
 80068da:	68f9      	ldr	r1, [r7, #12]
 80068dc:	4618      	mov	r0, r3
 80068de:	f000 f964 	bl	8006baa <USBH_ParseCfgDesc>
  }

  return status;
 80068e2:	7afb      	ldrb	r3, [r7, #11]
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3710      	adds	r7, #16
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b088      	sub	sp, #32
 80068f0:	af02      	add	r7, sp, #8
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	607a      	str	r2, [r7, #4]
 80068f6:	461a      	mov	r2, r3
 80068f8:	460b      	mov	r3, r1
 80068fa:	72fb      	strb	r3, [r7, #11]
 80068fc:	4613      	mov	r3, r2
 80068fe:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8006900:	7afb      	ldrb	r3, [r7, #11]
 8006902:	b29b      	uxth	r3, r3
 8006904:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006908:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006910:	893b      	ldrh	r3, [r7, #8]
 8006912:	9300      	str	r3, [sp, #0]
 8006914:	460b      	mov	r3, r1
 8006916:	2100      	movs	r1, #0
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f000 f812 	bl	8006942 <USBH_GetDescriptor>
 800691e:	4603      	mov	r3, r0
 8006920:	75fb      	strb	r3, [r7, #23]
 8006922:	7dfb      	ldrb	r3, [r7, #23]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d107      	bne.n	8006938 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800692e:	893a      	ldrh	r2, [r7, #8]
 8006930:	6879      	ldr	r1, [r7, #4]
 8006932:	4618      	mov	r0, r3
 8006934:	f000 fa37 	bl	8006da6 <USBH_ParseStringDesc>
  }

  return status;
 8006938:	7dfb      	ldrb	r3, [r7, #23]
}
 800693a:	4618      	mov	r0, r3
 800693c:	3718      	adds	r7, #24
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}

08006942 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8006942:	b580      	push	{r7, lr}
 8006944:	b084      	sub	sp, #16
 8006946:	af00      	add	r7, sp, #0
 8006948:	60f8      	str	r0, [r7, #12]
 800694a:	607b      	str	r3, [r7, #4]
 800694c:	460b      	mov	r3, r1
 800694e:	72fb      	strb	r3, [r7, #11]
 8006950:	4613      	mov	r3, r2
 8006952:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	789b      	ldrb	r3, [r3, #2]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d11c      	bne.n	8006996 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800695c:	7afb      	ldrb	r3, [r7, #11]
 800695e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006962:	b2da      	uxtb	r2, r3
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2206      	movs	r2, #6
 800696c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	893a      	ldrh	r2, [r7, #8]
 8006972:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006974:	893b      	ldrh	r3, [r7, #8]
 8006976:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800697a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800697e:	d104      	bne.n	800698a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f240 4209 	movw	r2, #1033	; 0x409
 8006986:	829a      	strh	r2, [r3, #20]
 8006988:	e002      	b.n	8006990 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2200      	movs	r2, #0
 800698e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	8b3a      	ldrh	r2, [r7, #24]
 8006994:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8006996:	8b3b      	ldrh	r3, [r7, #24]
 8006998:	461a      	mov	r2, r3
 800699a:	6879      	ldr	r1, [r7, #4]
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f000 fa50 	bl	8006e42 <USBH_CtlReq>
 80069a2:	4603      	mov	r3, r0
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3710      	adds	r7, #16
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	460b      	mov	r3, r1
 80069b6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	789b      	ldrb	r3, [r3, #2]
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d10f      	bne.n	80069e0 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2205      	movs	r2, #5
 80069ca:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80069cc:	78fb      	ldrb	r3, [r7, #3]
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80069e0:	2200      	movs	r2, #0
 80069e2:	2100      	movs	r1, #0
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 fa2c 	bl	8006e42 <USBH_CtlReq>
 80069ea:	4603      	mov	r3, r0
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3708      	adds	r7, #8
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}

080069f4 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	460b      	mov	r3, r1
 80069fe:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	789b      	ldrb	r3, [r3, #2]
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d10e      	bne.n	8006a26 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2209      	movs	r2, #9
 8006a12:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	887a      	ldrh	r2, [r7, #2]
 8006a18:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2200      	movs	r2, #0
 8006a24:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006a26:	2200      	movs	r2, #0
 8006a28:	2100      	movs	r1, #0
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f000 fa09 	bl	8006e42 <USBH_CtlReq>
 8006a30:	4603      	mov	r3, r0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3708      	adds	r7, #8
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}

08006a3a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b082      	sub	sp, #8
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
 8006a42:	460b      	mov	r3, r1
 8006a44:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	789b      	ldrb	r3, [r3, #2]
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d10f      	bne.n	8006a6e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2203      	movs	r2, #3
 8006a58:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006a5a:	78fb      	ldrb	r3, [r7, #3]
 8006a5c:	b29a      	uxth	r2, r3
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006a6e:	2200      	movs	r2, #0
 8006a70:	2100      	movs	r1, #0
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 f9e5 	bl	8006e42 <USBH_CtlReq>
 8006a78:	4603      	mov	r3, r0
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3708      	adds	r7, #8
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}

08006a82 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b082      	sub	sp, #8
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	789b      	ldrb	r3, [r3, #2]
 8006a92:	2b01      	cmp	r3, #1
 8006a94:	d10f      	bne.n	8006ab6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2202      	movs	r2, #2
 8006a9a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006aa8:	78fb      	ldrb	r3, [r7, #3]
 8006aaa:	b29a      	uxth	r2, r3
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	2100      	movs	r1, #0
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 f9c1 	bl	8006e42 <USBH_CtlReq>
 8006ac0:	4603      	mov	r3, r0
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3708      	adds	r7, #8
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}

08006aca <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8006aca:	b480      	push	{r7}
 8006acc:	b085      	sub	sp, #20
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	60f8      	str	r0, [r7, #12]
 8006ad2:	60b9      	str	r1, [r7, #8]
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	781a      	ldrb	r2, [r3, #0]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	785a      	ldrb	r2, [r3, #1]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	3302      	adds	r3, #2
 8006aec:	781b      	ldrb	r3, [r3, #0]
 8006aee:	b29a      	uxth	r2, r3
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	3303      	adds	r3, #3
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	021b      	lsls	r3, r3, #8
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	4313      	orrs	r3, r2
 8006afe:	b29a      	uxth	r2, r3
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	791a      	ldrb	r2, [r3, #4]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	795a      	ldrb	r2, [r3, #5]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	799a      	ldrb	r2, [r3, #6]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	79da      	ldrb	r2, [r3, #7]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8006b24:	88fb      	ldrh	r3, [r7, #6]
 8006b26:	2b08      	cmp	r3, #8
 8006b28:	d939      	bls.n	8006b9e <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	3308      	adds	r3, #8
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	b29a      	uxth	r2, r3
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	3309      	adds	r3, #9
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	021b      	lsls	r3, r3, #8
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	b29a      	uxth	r2, r3
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	330a      	adds	r3, #10
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	b29a      	uxth	r2, r3
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	330b      	adds	r3, #11
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	021b      	lsls	r3, r3, #8
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	b29a      	uxth	r2, r3
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	330c      	adds	r3, #12
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	b29a      	uxth	r2, r3
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	330d      	adds	r3, #13
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	021b      	lsls	r3, r3, #8
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	4313      	orrs	r3, r2
 8006b78:	b29a      	uxth	r2, r3
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	7b9a      	ldrb	r2, [r3, #14]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	7bda      	ldrb	r2, [r3, #15]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	7c1a      	ldrb	r2, [r3, #16]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	7c5a      	ldrb	r2, [r3, #17]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	745a      	strb	r2, [r3, #17]
  }
}
 8006b9e:	bf00      	nop
 8006ba0:	3714      	adds	r7, #20
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b08a      	sub	sp, #40	; 0x28
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	60f8      	str	r0, [r7, #12]
 8006bb2:	60b9      	str	r1, [r7, #8]
 8006bb4:	4613      	mov	r3, r2
 8006bb6:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	781a      	ldrb	r2, [r3, #0]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	785a      	ldrb	r2, [r3, #1]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	3302      	adds	r3, #2
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	b29a      	uxth	r2, r3
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	3303      	adds	r3, #3
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	021b      	lsls	r3, r3, #8
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	791a      	ldrb	r2, [r3, #4]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	795a      	ldrb	r2, [r3, #5]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	799a      	ldrb	r2, [r3, #6]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	79da      	ldrb	r2, [r3, #7]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	7a1a      	ldrb	r2, [r3, #8]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006c20:	88fb      	ldrh	r3, [r7, #6]
 8006c22:	2b09      	cmp	r3, #9
 8006c24:	d95f      	bls.n	8006ce6 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8006c26:	2309      	movs	r3, #9
 8006c28:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006c2e:	e051      	b.n	8006cd4 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006c30:	f107 0316 	add.w	r3, r7, #22
 8006c34:	4619      	mov	r1, r3
 8006c36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c38:	f000 f8e8 	bl	8006e0c <USBH_GetNextDesc>
 8006c3c:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8006c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c40:	785b      	ldrb	r3, [r3, #1]
 8006c42:	2b04      	cmp	r3, #4
 8006c44:	d146      	bne.n	8006cd4 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8006c46:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006c4a:	221a      	movs	r2, #26
 8006c4c:	fb02 f303 	mul.w	r3, r2, r3
 8006c50:	3308      	adds	r3, #8
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	4413      	add	r3, r2
 8006c56:	3302      	adds	r3, #2
 8006c58:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006c5a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c5c:	69f8      	ldr	r0, [r7, #28]
 8006c5e:	f000 f846 	bl	8006cee <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006c62:	2300      	movs	r3, #0
 8006c64:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006c6c:	e022      	b.n	8006cb4 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006c6e:	f107 0316 	add.w	r3, r7, #22
 8006c72:	4619      	mov	r1, r3
 8006c74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c76:	f000 f8c9 	bl	8006e0c <USBH_GetNextDesc>
 8006c7a:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8006c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7e:	785b      	ldrb	r3, [r3, #1]
 8006c80:	2b05      	cmp	r3, #5
 8006c82:	d117      	bne.n	8006cb4 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006c84:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006c88:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006c8c:	3201      	adds	r2, #1
 8006c8e:	00d2      	lsls	r2, r2, #3
 8006c90:	211a      	movs	r1, #26
 8006c92:	fb01 f303 	mul.w	r3, r1, r3
 8006c96:	4413      	add	r3, r2
 8006c98:	3308      	adds	r3, #8
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	3304      	adds	r3, #4
 8006ca0:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8006ca2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ca4:	69b8      	ldr	r0, [r7, #24]
 8006ca6:	f000 f851 	bl	8006d4c <USBH_ParseEPDesc>
            ep_ix++;
 8006caa:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8006cae:	3301      	adds	r3, #1
 8006cb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	791b      	ldrb	r3, [r3, #4]
 8006cb8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d204      	bcs.n	8006cca <USBH_ParseCfgDesc+0x120>
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	885a      	ldrh	r2, [r3, #2]
 8006cc4:	8afb      	ldrh	r3, [r7, #22]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d8d1      	bhi.n	8006c6e <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8006cca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006cce:	3301      	adds	r3, #1
 8006cd0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006cd4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d804      	bhi.n	8006ce6 <USBH_ParseCfgDesc+0x13c>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	885a      	ldrh	r2, [r3, #2]
 8006ce0:	8afb      	ldrh	r3, [r7, #22]
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d8a4      	bhi.n	8006c30 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8006ce6:	bf00      	nop
 8006ce8:	3728      	adds	r7, #40	; 0x28
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8006cee:	b480      	push	{r7}
 8006cf0:	b083      	sub	sp, #12
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
 8006cf6:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	781a      	ldrb	r2, [r3, #0]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	785a      	ldrb	r2, [r3, #1]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	789a      	ldrb	r2, [r3, #2]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	78da      	ldrb	r2, [r3, #3]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	791a      	ldrb	r2, [r3, #4]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	795a      	ldrb	r2, [r3, #5]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	799a      	ldrb	r2, [r3, #6]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	79da      	ldrb	r2, [r3, #7]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	7a1a      	ldrb	r2, [r3, #8]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	721a      	strb	r2, [r3, #8]
}
 8006d40:	bf00      	nop
 8006d42:	370c      	adds	r7, #12
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	781a      	ldrb	r2, [r3, #0]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	785a      	ldrb	r2, [r3, #1]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	789a      	ldrb	r2, [r3, #2]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	78da      	ldrb	r2, [r3, #3]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	3304      	adds	r3, #4
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	b29a      	uxth	r2, r3
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	3305      	adds	r3, #5
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	021b      	lsls	r3, r3, #8
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	b29a      	uxth	r2, r3
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	799a      	ldrb	r2, [r3, #6]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	719a      	strb	r2, [r3, #6]
}
 8006d9a:	bf00      	nop
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr

08006da6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006da6:	b480      	push	{r7}
 8006da8:	b087      	sub	sp, #28
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	60f8      	str	r0, [r7, #12]
 8006dae:	60b9      	str	r1, [r7, #8]
 8006db0:	4613      	mov	r3, r2
 8006db2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	3301      	adds	r3, #1
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	2b03      	cmp	r3, #3
 8006dbc:	d120      	bne.n	8006e00 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	1e9a      	subs	r2, r3, #2
 8006dc4:	88fb      	ldrh	r3, [r7, #6]
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	bf28      	it	cs
 8006dca:	4613      	movcs	r3, r2
 8006dcc:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	3302      	adds	r3, #2
 8006dd2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	82fb      	strh	r3, [r7, #22]
 8006dd8:	e00b      	b.n	8006df2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006dda:	8afb      	ldrh	r3, [r7, #22]
 8006ddc:	68fa      	ldr	r2, [r7, #12]
 8006dde:	4413      	add	r3, r2
 8006de0:	781a      	ldrb	r2, [r3, #0]
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	3301      	adds	r3, #1
 8006dea:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006dec:	8afb      	ldrh	r3, [r7, #22]
 8006dee:	3302      	adds	r3, #2
 8006df0:	82fb      	strh	r3, [r7, #22]
 8006df2:	8afa      	ldrh	r2, [r7, #22]
 8006df4:	8abb      	ldrh	r3, [r7, #20]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d3ef      	bcc.n	8006dda <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	701a      	strb	r2, [r3, #0]
  }
}
 8006e00:	bf00      	nop
 8006e02:	371c      	adds	r7, #28
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	881a      	ldrh	r2, [r3, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	4413      	add	r3, r2
 8006e22:	b29a      	uxth	r2, r3
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4413      	add	r3, r2
 8006e32:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006e34:	68fb      	ldr	r3, [r7, #12]
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3714      	adds	r7, #20
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr

08006e42 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006e42:	b580      	push	{r7, lr}
 8006e44:	b086      	sub	sp, #24
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	60f8      	str	r0, [r7, #12]
 8006e4a:	60b9      	str	r1, [r7, #8]
 8006e4c:	4613      	mov	r3, r2
 8006e4e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006e50:	2301      	movs	r3, #1
 8006e52:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	789b      	ldrb	r3, [r3, #2]
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d002      	beq.n	8006e62 <USBH_CtlReq+0x20>
 8006e5c:	2b02      	cmp	r3, #2
 8006e5e:	d00f      	beq.n	8006e80 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006e60:	e027      	b.n	8006eb2 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	68ba      	ldr	r2, [r7, #8]
 8006e66:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	88fa      	ldrh	r2, [r7, #6]
 8006e6c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2201      	movs	r2, #1
 8006e72:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2202      	movs	r2, #2
 8006e78:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	75fb      	strb	r3, [r7, #23]
      break;
 8006e7e:	e018      	b.n	8006eb2 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006e80:	68f8      	ldr	r0, [r7, #12]
 8006e82:	f000 f81b 	bl	8006ebc <USBH_HandleControl>
 8006e86:	4603      	mov	r3, r0
 8006e88:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006e8a:	7dfb      	ldrb	r3, [r7, #23]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d002      	beq.n	8006e96 <USBH_CtlReq+0x54>
 8006e90:	7dfb      	ldrb	r3, [r7, #23]
 8006e92:	2b03      	cmp	r3, #3
 8006e94:	d106      	bne.n	8006ea4 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2201      	movs	r2, #1
 8006e9a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	761a      	strb	r2, [r3, #24]
      break;
 8006ea2:	e005      	b.n	8006eb0 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006ea4:	7dfb      	ldrb	r3, [r7, #23]
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	d102      	bne.n	8006eb0 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2201      	movs	r2, #1
 8006eae:	709a      	strb	r2, [r3, #2]
      break;
 8006eb0:	bf00      	nop
  }
  return status;
 8006eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3718      	adds	r7, #24
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b086      	sub	sp, #24
 8006ec0:	af02      	add	r7, sp, #8
 8006ec2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	7e1b      	ldrb	r3, [r3, #24]
 8006ed0:	3b01      	subs	r3, #1
 8006ed2:	2b0a      	cmp	r3, #10
 8006ed4:	f200 8156 	bhi.w	8007184 <USBH_HandleControl+0x2c8>
 8006ed8:	a201      	add	r2, pc, #4	; (adr r2, 8006ee0 <USBH_HandleControl+0x24>)
 8006eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ede:	bf00      	nop
 8006ee0:	08006f0d 	.word	0x08006f0d
 8006ee4:	08006f27 	.word	0x08006f27
 8006ee8:	08006f91 	.word	0x08006f91
 8006eec:	08006fb7 	.word	0x08006fb7
 8006ef0:	08006fef 	.word	0x08006fef
 8006ef4:	08007019 	.word	0x08007019
 8006ef8:	0800706b 	.word	0x0800706b
 8006efc:	0800708d 	.word	0x0800708d
 8006f00:	080070c9 	.word	0x080070c9
 8006f04:	080070ef 	.word	0x080070ef
 8006f08:	0800712d 	.word	0x0800712d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f103 0110 	add.w	r1, r3, #16
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	795b      	ldrb	r3, [r3, #5]
 8006f16:	461a      	mov	r2, r3
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f000 f943 	bl	80071a4 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2202      	movs	r2, #2
 8006f22:	761a      	strb	r2, [r3, #24]
      break;
 8006f24:	e139      	b.n	800719a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	795b      	ldrb	r3, [r3, #5]
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f000 fcc5 	bl	80078bc <USBH_LL_GetURBState>
 8006f32:	4603      	mov	r3, r0
 8006f34:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006f36:	7bbb      	ldrb	r3, [r7, #14]
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d11e      	bne.n	8006f7a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	7c1b      	ldrb	r3, [r3, #16]
 8006f40:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006f44:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	8adb      	ldrh	r3, [r3, #22]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d00a      	beq.n	8006f64 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006f4e:	7b7b      	ldrb	r3, [r7, #13]
 8006f50:	2b80      	cmp	r3, #128	; 0x80
 8006f52:	d103      	bne.n	8006f5c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2203      	movs	r2, #3
 8006f58:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006f5a:	e115      	b.n	8007188 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2205      	movs	r2, #5
 8006f60:	761a      	strb	r2, [r3, #24]
      break;
 8006f62:	e111      	b.n	8007188 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8006f64:	7b7b      	ldrb	r3, [r7, #13]
 8006f66:	2b80      	cmp	r3, #128	; 0x80
 8006f68:	d103      	bne.n	8006f72 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2209      	movs	r2, #9
 8006f6e:	761a      	strb	r2, [r3, #24]
      break;
 8006f70:	e10a      	b.n	8007188 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2207      	movs	r2, #7
 8006f76:	761a      	strb	r2, [r3, #24]
      break;
 8006f78:	e106      	b.n	8007188 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006f7a:	7bbb      	ldrb	r3, [r7, #14]
 8006f7c:	2b04      	cmp	r3, #4
 8006f7e:	d003      	beq.n	8006f88 <USBH_HandleControl+0xcc>
 8006f80:	7bbb      	ldrb	r3, [r7, #14]
 8006f82:	2b02      	cmp	r3, #2
 8006f84:	f040 8100 	bne.w	8007188 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	220b      	movs	r2, #11
 8006f8c:	761a      	strb	r2, [r3, #24]
      break;
 8006f8e:	e0fb      	b.n	8007188 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006f96:	b29a      	uxth	r2, r3
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6899      	ldr	r1, [r3, #8]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	899a      	ldrh	r2, [r3, #12]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	791b      	ldrb	r3, [r3, #4]
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 f93a 	bl	8007222 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2204      	movs	r2, #4
 8006fb2:	761a      	strb	r2, [r3, #24]
      break;
 8006fb4:	e0f1      	b.n	800719a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	791b      	ldrb	r3, [r3, #4]
 8006fba:	4619      	mov	r1, r3
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 fc7d 	bl	80078bc <USBH_LL_GetURBState>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006fc6:	7bbb      	ldrb	r3, [r7, #14]
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d102      	bne.n	8006fd2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2209      	movs	r2, #9
 8006fd0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006fd2:	7bbb      	ldrb	r3, [r7, #14]
 8006fd4:	2b05      	cmp	r3, #5
 8006fd6:	d102      	bne.n	8006fde <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006fdc:	e0d6      	b.n	800718c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8006fde:	7bbb      	ldrb	r3, [r7, #14]
 8006fe0:	2b04      	cmp	r3, #4
 8006fe2:	f040 80d3 	bne.w	800718c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	220b      	movs	r2, #11
 8006fea:	761a      	strb	r2, [r3, #24]
      break;
 8006fec:	e0ce      	b.n	800718c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6899      	ldr	r1, [r3, #8]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	899a      	ldrh	r2, [r3, #12]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	795b      	ldrb	r3, [r3, #5]
 8006ffa:	2001      	movs	r0, #1
 8006ffc:	9000      	str	r0, [sp, #0]
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 f8ea 	bl	80071d8 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800700a:	b29a      	uxth	r2, r3
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2206      	movs	r2, #6
 8007014:	761a      	strb	r2, [r3, #24]
      break;
 8007016:	e0c0      	b.n	800719a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	795b      	ldrb	r3, [r3, #5]
 800701c:	4619      	mov	r1, r3
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 fc4c 	bl	80078bc <USBH_LL_GetURBState>
 8007024:	4603      	mov	r3, r0
 8007026:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007028:	7bbb      	ldrb	r3, [r7, #14]
 800702a:	2b01      	cmp	r3, #1
 800702c:	d103      	bne.n	8007036 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2207      	movs	r2, #7
 8007032:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007034:	e0ac      	b.n	8007190 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007036:	7bbb      	ldrb	r3, [r7, #14]
 8007038:	2b05      	cmp	r3, #5
 800703a:	d105      	bne.n	8007048 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	220c      	movs	r2, #12
 8007040:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007042:	2303      	movs	r3, #3
 8007044:	73fb      	strb	r3, [r7, #15]
      break;
 8007046:	e0a3      	b.n	8007190 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007048:	7bbb      	ldrb	r3, [r7, #14]
 800704a:	2b02      	cmp	r3, #2
 800704c:	d103      	bne.n	8007056 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2205      	movs	r2, #5
 8007052:	761a      	strb	r2, [r3, #24]
      break;
 8007054:	e09c      	b.n	8007190 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007056:	7bbb      	ldrb	r3, [r7, #14]
 8007058:	2b04      	cmp	r3, #4
 800705a:	f040 8099 	bne.w	8007190 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	220b      	movs	r2, #11
 8007062:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007064:	2302      	movs	r3, #2
 8007066:	73fb      	strb	r3, [r7, #15]
      break;
 8007068:	e092      	b.n	8007190 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	791b      	ldrb	r3, [r3, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	2100      	movs	r1, #0
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 f8d5 	bl	8007222 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800707e:	b29a      	uxth	r2, r3
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2208      	movs	r2, #8
 8007088:	761a      	strb	r2, [r3, #24]

      break;
 800708a:	e086      	b.n	800719a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	791b      	ldrb	r3, [r3, #4]
 8007090:	4619      	mov	r1, r3
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 fc12 	bl	80078bc <USBH_LL_GetURBState>
 8007098:	4603      	mov	r3, r0
 800709a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800709c:	7bbb      	ldrb	r3, [r7, #14]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d105      	bne.n	80070ae <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	220d      	movs	r2, #13
 80070a6:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80070a8:	2300      	movs	r3, #0
 80070aa:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80070ac:	e072      	b.n	8007194 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 80070ae:	7bbb      	ldrb	r3, [r7, #14]
 80070b0:	2b04      	cmp	r3, #4
 80070b2:	d103      	bne.n	80070bc <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	220b      	movs	r2, #11
 80070b8:	761a      	strb	r2, [r3, #24]
      break;
 80070ba:	e06b      	b.n	8007194 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 80070bc:	7bbb      	ldrb	r3, [r7, #14]
 80070be:	2b05      	cmp	r3, #5
 80070c0:	d168      	bne.n	8007194 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 80070c2:	2303      	movs	r3, #3
 80070c4:	73fb      	strb	r3, [r7, #15]
      break;
 80070c6:	e065      	b.n	8007194 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	795b      	ldrb	r3, [r3, #5]
 80070cc:	2201      	movs	r2, #1
 80070ce:	9200      	str	r2, [sp, #0]
 80070d0:	2200      	movs	r2, #0
 80070d2:	2100      	movs	r1, #0
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 f87f 	bl	80071d8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80070e0:	b29a      	uxth	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	220a      	movs	r2, #10
 80070ea:	761a      	strb	r2, [r3, #24]
      break;
 80070ec:	e055      	b.n	800719a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	795b      	ldrb	r3, [r3, #5]
 80070f2:	4619      	mov	r1, r3
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 fbe1 	bl	80078bc <USBH_LL_GetURBState>
 80070fa:	4603      	mov	r3, r0
 80070fc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80070fe:	7bbb      	ldrb	r3, [r7, #14]
 8007100:	2b01      	cmp	r3, #1
 8007102:	d105      	bne.n	8007110 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007104:	2300      	movs	r3, #0
 8007106:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	220d      	movs	r2, #13
 800710c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800710e:	e043      	b.n	8007198 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007110:	7bbb      	ldrb	r3, [r7, #14]
 8007112:	2b02      	cmp	r3, #2
 8007114:	d103      	bne.n	800711e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2209      	movs	r2, #9
 800711a:	761a      	strb	r2, [r3, #24]
      break;
 800711c:	e03c      	b.n	8007198 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800711e:	7bbb      	ldrb	r3, [r7, #14]
 8007120:	2b04      	cmp	r3, #4
 8007122:	d139      	bne.n	8007198 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	220b      	movs	r2, #11
 8007128:	761a      	strb	r2, [r3, #24]
      break;
 800712a:	e035      	b.n	8007198 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	7e5b      	ldrb	r3, [r3, #25]
 8007130:	3301      	adds	r3, #1
 8007132:	b2da      	uxtb	r2, r3
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	765a      	strb	r2, [r3, #25]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	7e5b      	ldrb	r3, [r3, #25]
 800713c:	2b02      	cmp	r3, #2
 800713e:	d806      	bhi.n	800714e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800714c:	e025      	b.n	800719a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007154:	2106      	movs	r1, #6
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	795b      	ldrb	r3, [r3, #5]
 8007164:	4619      	mov	r1, r3
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 f90c 	bl	8007384 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	791b      	ldrb	r3, [r3, #4]
 8007170:	4619      	mov	r1, r3
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 f906 	bl	8007384 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800717e:	2302      	movs	r3, #2
 8007180:	73fb      	strb	r3, [r7, #15]
      break;
 8007182:	e00a      	b.n	800719a <USBH_HandleControl+0x2de>

    default:
      break;
 8007184:	bf00      	nop
 8007186:	e008      	b.n	800719a <USBH_HandleControl+0x2de>
      break;
 8007188:	bf00      	nop
 800718a:	e006      	b.n	800719a <USBH_HandleControl+0x2de>
      break;
 800718c:	bf00      	nop
 800718e:	e004      	b.n	800719a <USBH_HandleControl+0x2de>
      break;
 8007190:	bf00      	nop
 8007192:	e002      	b.n	800719a <USBH_HandleControl+0x2de>
      break;
 8007194:	bf00      	nop
 8007196:	e000      	b.n	800719a <USBH_HandleControl+0x2de>
      break;
 8007198:	bf00      	nop
  }

  return status;
 800719a:	7bfb      	ldrb	r3, [r7, #15]
}
 800719c:	4618      	mov	r0, r3
 800719e:	3710      	adds	r7, #16
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b088      	sub	sp, #32
 80071a8:	af04      	add	r7, sp, #16
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	60b9      	str	r1, [r7, #8]
 80071ae:	4613      	mov	r3, r2
 80071b0:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80071b2:	79f9      	ldrb	r1, [r7, #7]
 80071b4:	2300      	movs	r3, #0
 80071b6:	9303      	str	r3, [sp, #12]
 80071b8:	2308      	movs	r3, #8
 80071ba:	9302      	str	r3, [sp, #8]
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	9301      	str	r3, [sp, #4]
 80071c0:	2300      	movs	r3, #0
 80071c2:	9300      	str	r3, [sp, #0]
 80071c4:	2300      	movs	r3, #0
 80071c6:	2200      	movs	r2, #0
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f000 fb46 	bl	800785a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3710      	adds	r7, #16
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b088      	sub	sp, #32
 80071dc:	af04      	add	r7, sp, #16
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	4611      	mov	r1, r2
 80071e4:	461a      	mov	r2, r3
 80071e6:	460b      	mov	r3, r1
 80071e8:	80fb      	strh	r3, [r7, #6]
 80071ea:	4613      	mov	r3, r2
 80071ec:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d001      	beq.n	80071fc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80071f8:	2300      	movs	r3, #0
 80071fa:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80071fc:	7979      	ldrb	r1, [r7, #5]
 80071fe:	7e3b      	ldrb	r3, [r7, #24]
 8007200:	9303      	str	r3, [sp, #12]
 8007202:	88fb      	ldrh	r3, [r7, #6]
 8007204:	9302      	str	r3, [sp, #8]
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	9301      	str	r3, [sp, #4]
 800720a:	2301      	movs	r3, #1
 800720c:	9300      	str	r3, [sp, #0]
 800720e:	2300      	movs	r3, #0
 8007210:	2200      	movs	r2, #0
 8007212:	68f8      	ldr	r0, [r7, #12]
 8007214:	f000 fb21 	bl	800785a <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}

08007222 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007222:	b580      	push	{r7, lr}
 8007224:	b088      	sub	sp, #32
 8007226:	af04      	add	r7, sp, #16
 8007228:	60f8      	str	r0, [r7, #12]
 800722a:	60b9      	str	r1, [r7, #8]
 800722c:	4611      	mov	r1, r2
 800722e:	461a      	mov	r2, r3
 8007230:	460b      	mov	r3, r1
 8007232:	80fb      	strh	r3, [r7, #6]
 8007234:	4613      	mov	r3, r2
 8007236:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007238:	7979      	ldrb	r1, [r7, #5]
 800723a:	2300      	movs	r3, #0
 800723c:	9303      	str	r3, [sp, #12]
 800723e:	88fb      	ldrh	r3, [r7, #6]
 8007240:	9302      	str	r3, [sp, #8]
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	9301      	str	r3, [sp, #4]
 8007246:	2301      	movs	r3, #1
 8007248:	9300      	str	r3, [sp, #0]
 800724a:	2300      	movs	r3, #0
 800724c:	2201      	movs	r2, #1
 800724e:	68f8      	ldr	r0, [r7, #12]
 8007250:	f000 fb03 	bl	800785a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8007254:	2300      	movs	r3, #0

}
 8007256:	4618      	mov	r0, r3
 8007258:	3710      	adds	r7, #16
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}

0800725e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800725e:	b580      	push	{r7, lr}
 8007260:	b088      	sub	sp, #32
 8007262:	af04      	add	r7, sp, #16
 8007264:	60f8      	str	r0, [r7, #12]
 8007266:	60b9      	str	r1, [r7, #8]
 8007268:	4611      	mov	r1, r2
 800726a:	461a      	mov	r2, r3
 800726c:	460b      	mov	r3, r1
 800726e:	80fb      	strh	r3, [r7, #6]
 8007270:	4613      	mov	r3, r2
 8007272:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800727a:	2b00      	cmp	r3, #0
 800727c:	d001      	beq.n	8007282 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800727e:	2300      	movs	r3, #0
 8007280:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007282:	7979      	ldrb	r1, [r7, #5]
 8007284:	7e3b      	ldrb	r3, [r7, #24]
 8007286:	9303      	str	r3, [sp, #12]
 8007288:	88fb      	ldrh	r3, [r7, #6]
 800728a:	9302      	str	r3, [sp, #8]
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	9301      	str	r3, [sp, #4]
 8007290:	2301      	movs	r3, #1
 8007292:	9300      	str	r3, [sp, #0]
 8007294:	2302      	movs	r3, #2
 8007296:	2200      	movs	r2, #0
 8007298:	68f8      	ldr	r0, [r7, #12]
 800729a:	f000 fade 	bl	800785a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b088      	sub	sp, #32
 80072ac:	af04      	add	r7, sp, #16
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	60b9      	str	r1, [r7, #8]
 80072b2:	4611      	mov	r1, r2
 80072b4:	461a      	mov	r2, r3
 80072b6:	460b      	mov	r3, r1
 80072b8:	80fb      	strh	r3, [r7, #6]
 80072ba:	4613      	mov	r3, r2
 80072bc:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80072be:	7979      	ldrb	r1, [r7, #5]
 80072c0:	2300      	movs	r3, #0
 80072c2:	9303      	str	r3, [sp, #12]
 80072c4:	88fb      	ldrh	r3, [r7, #6]
 80072c6:	9302      	str	r3, [sp, #8]
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	9301      	str	r3, [sp, #4]
 80072cc:	2301      	movs	r3, #1
 80072ce:	9300      	str	r3, [sp, #0]
 80072d0:	2302      	movs	r3, #2
 80072d2:	2201      	movs	r2, #1
 80072d4:	68f8      	ldr	r0, [r7, #12]
 80072d6:	f000 fac0 	bl	800785a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3710      	adds	r7, #16
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b086      	sub	sp, #24
 80072e8:	af04      	add	r7, sp, #16
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	4608      	mov	r0, r1
 80072ee:	4611      	mov	r1, r2
 80072f0:	461a      	mov	r2, r3
 80072f2:	4603      	mov	r3, r0
 80072f4:	70fb      	strb	r3, [r7, #3]
 80072f6:	460b      	mov	r3, r1
 80072f8:	70bb      	strb	r3, [r7, #2]
 80072fa:	4613      	mov	r3, r2
 80072fc:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80072fe:	7878      	ldrb	r0, [r7, #1]
 8007300:	78ba      	ldrb	r2, [r7, #2]
 8007302:	78f9      	ldrb	r1, [r7, #3]
 8007304:	8b3b      	ldrh	r3, [r7, #24]
 8007306:	9302      	str	r3, [sp, #8]
 8007308:	7d3b      	ldrb	r3, [r7, #20]
 800730a:	9301      	str	r3, [sp, #4]
 800730c:	7c3b      	ldrb	r3, [r7, #16]
 800730e:	9300      	str	r3, [sp, #0]
 8007310:	4603      	mov	r3, r0
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 fa53 	bl	80077be <USBH_LL_OpenPipe>

  return USBH_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3708      	adds	r7, #8
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007322:	b580      	push	{r7, lr}
 8007324:	b082      	sub	sp, #8
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
 800732a:	460b      	mov	r3, r1
 800732c:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800732e:	78fb      	ldrb	r3, [r7, #3]
 8007330:	4619      	mov	r1, r3
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 fa72 	bl	800781c <USBH_LL_ClosePipe>

  return USBH_OK;
 8007338:	2300      	movs	r3, #0
}
 800733a:	4618      	mov	r0, r3
 800733c:	3708      	adds	r7, #8
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}

08007342 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007342:	b580      	push	{r7, lr}
 8007344:	b084      	sub	sp, #16
 8007346:	af00      	add	r7, sp, #0
 8007348:	6078      	str	r0, [r7, #4]
 800734a:	460b      	mov	r3, r1
 800734c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f000 f836 	bl	80073c0 <USBH_GetFreePipe>
 8007354:	4603      	mov	r3, r0
 8007356:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007358:	89fb      	ldrh	r3, [r7, #14]
 800735a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800735e:	4293      	cmp	r3, r2
 8007360:	d00a      	beq.n	8007378 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8007362:	78fa      	ldrb	r2, [r7, #3]
 8007364:	89fb      	ldrh	r3, [r7, #14]
 8007366:	f003 030f 	and.w	r3, r3, #15
 800736a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800736e:	6879      	ldr	r1, [r7, #4]
 8007370:	33e0      	adds	r3, #224	; 0xe0
 8007372:	009b      	lsls	r3, r3, #2
 8007374:	440b      	add	r3, r1
 8007376:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007378:	89fb      	ldrh	r3, [r7, #14]
 800737a:	b2db      	uxtb	r3, r3
}
 800737c:	4618      	mov	r0, r3
 800737e:	3710      	adds	r7, #16
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}

08007384 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	460b      	mov	r3, r1
 800738e:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8007390:	78fb      	ldrb	r3, [r7, #3]
 8007392:	2b0a      	cmp	r3, #10
 8007394:	d80d      	bhi.n	80073b2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007396:	78fb      	ldrb	r3, [r7, #3]
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	33e0      	adds	r3, #224	; 0xe0
 800739c:	009b      	lsls	r3, r3, #2
 800739e:	4413      	add	r3, r2
 80073a0:	685a      	ldr	r2, [r3, #4]
 80073a2:	78fb      	ldrb	r3, [r7, #3]
 80073a4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80073a8:	6879      	ldr	r1, [r7, #4]
 80073aa:	33e0      	adds	r3, #224	; 0xe0
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	440b      	add	r3, r1
 80073b0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80073b2:	2300      	movs	r3, #0
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b085      	sub	sp, #20
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80073c8:	2300      	movs	r3, #0
 80073ca:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80073cc:	2300      	movs	r3, #0
 80073ce:	73fb      	strb	r3, [r7, #15]
 80073d0:	e00f      	b.n	80073f2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80073d2:	7bfb      	ldrb	r3, [r7, #15]
 80073d4:	687a      	ldr	r2, [r7, #4]
 80073d6:	33e0      	adds	r3, #224	; 0xe0
 80073d8:	009b      	lsls	r3, r3, #2
 80073da:	4413      	add	r3, r2
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d102      	bne.n	80073ec <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80073e6:	7bfb      	ldrb	r3, [r7, #15]
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	e007      	b.n	80073fc <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 80073ec:	7bfb      	ldrb	r3, [r7, #15]
 80073ee:	3301      	adds	r3, #1
 80073f0:	73fb      	strb	r3, [r7, #15]
 80073f2:	7bfb      	ldrb	r3, [r7, #15]
 80073f4:	2b0a      	cmp	r3, #10
 80073f6:	d9ec      	bls.n	80073d2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80073f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3714      	adds	r7, #20
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800740c:	2201      	movs	r2, #1
 800740e:	490e      	ldr	r1, [pc, #56]	; (8007448 <MX_USB_HOST_Init+0x40>)
 8007410:	480e      	ldr	r0, [pc, #56]	; (800744c <MX_USB_HOST_Init+0x44>)
 8007412:	f7fe fca1 	bl	8005d58 <USBH_Init>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d001      	beq.n	8007420 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800741c:	f7f9 fa70 	bl	8000900 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007420:	490b      	ldr	r1, [pc, #44]	; (8007450 <MX_USB_HOST_Init+0x48>)
 8007422:	480a      	ldr	r0, [pc, #40]	; (800744c <MX_USB_HOST_Init+0x44>)
 8007424:	f7fe fd26 	bl	8005e74 <USBH_RegisterClass>
 8007428:	4603      	mov	r3, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d001      	beq.n	8007432 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800742e:	f7f9 fa67 	bl	8000900 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007432:	4806      	ldr	r0, [pc, #24]	; (800744c <MX_USB_HOST_Init+0x44>)
 8007434:	f7fe fdaa 	bl	8005f8c <USBH_Start>
 8007438:	4603      	mov	r3, r0
 800743a:	2b00      	cmp	r3, #0
 800743c:	d001      	beq.n	8007442 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800743e:	f7f9 fa5f 	bl	8000900 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007442:	bf00      	nop
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop
 8007448:	08007469 	.word	0x08007469
 800744c:	200001b4 	.word	0x200001b4
 8007450:	2000000c 	.word	0x2000000c

08007454 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007458:	4802      	ldr	r0, [pc, #8]	; (8007464 <MX_USB_HOST_Process+0x10>)
 800745a:	f7fe fda7 	bl	8005fac <USBH_Process>
}
 800745e:	bf00      	nop
 8007460:	bd80      	pop	{r7, pc}
 8007462:	bf00      	nop
 8007464:	200001b4 	.word	0x200001b4

08007468 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007468:	b480      	push	{r7}
 800746a:	b083      	sub	sp, #12
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	460b      	mov	r3, r1
 8007472:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007474:	78fb      	ldrb	r3, [r7, #3]
 8007476:	3b01      	subs	r3, #1
 8007478:	2b04      	cmp	r3, #4
 800747a:	d819      	bhi.n	80074b0 <USBH_UserProcess+0x48>
 800747c:	a201      	add	r2, pc, #4	; (adr r2, 8007484 <USBH_UserProcess+0x1c>)
 800747e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007482:	bf00      	nop
 8007484:	080074b1 	.word	0x080074b1
 8007488:	080074a1 	.word	0x080074a1
 800748c:	080074b1 	.word	0x080074b1
 8007490:	080074a9 	.word	0x080074a9
 8007494:	08007499 	.word	0x08007499
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007498:	4b09      	ldr	r3, [pc, #36]	; (80074c0 <USBH_UserProcess+0x58>)
 800749a:	2203      	movs	r2, #3
 800749c:	701a      	strb	r2, [r3, #0]
  break;
 800749e:	e008      	b.n	80074b2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80074a0:	4b07      	ldr	r3, [pc, #28]	; (80074c0 <USBH_UserProcess+0x58>)
 80074a2:	2202      	movs	r2, #2
 80074a4:	701a      	strb	r2, [r3, #0]
  break;
 80074a6:	e004      	b.n	80074b2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80074a8:	4b05      	ldr	r3, [pc, #20]	; (80074c0 <USBH_UserProcess+0x58>)
 80074aa:	2201      	movs	r2, #1
 80074ac:	701a      	strb	r2, [r3, #0]
  break;
 80074ae:	e000      	b.n	80074b2 <USBH_UserProcess+0x4a>

  default:
  break;
 80074b0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80074b2:	bf00      	nop
 80074b4:	370c      	adds	r7, #12
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr
 80074be:	bf00      	nop
 80074c0:	200000b0 	.word	0x200000b0

080074c4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b08a      	sub	sp, #40	; 0x28
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074cc:	f107 0314 	add.w	r3, r7, #20
 80074d0:	2200      	movs	r2, #0
 80074d2:	601a      	str	r2, [r3, #0]
 80074d4:	605a      	str	r2, [r3, #4]
 80074d6:	609a      	str	r2, [r3, #8]
 80074d8:	60da      	str	r2, [r3, #12]
 80074da:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80074e4:	d147      	bne.n	8007576 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074e6:	2300      	movs	r3, #0
 80074e8:	613b      	str	r3, [r7, #16]
 80074ea:	4b25      	ldr	r3, [pc, #148]	; (8007580 <HAL_HCD_MspInit+0xbc>)
 80074ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074ee:	4a24      	ldr	r2, [pc, #144]	; (8007580 <HAL_HCD_MspInit+0xbc>)
 80074f0:	f043 0301 	orr.w	r3, r3, #1
 80074f4:	6313      	str	r3, [r2, #48]	; 0x30
 80074f6:	4b22      	ldr	r3, [pc, #136]	; (8007580 <HAL_HCD_MspInit+0xbc>)
 80074f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074fa:	f003 0301 	and.w	r3, r3, #1
 80074fe:	613b      	str	r3, [r7, #16]
 8007500:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8007502:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007508:	2300      	movs	r3, #0
 800750a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800750c:	2300      	movs	r3, #0
 800750e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007510:	f107 0314 	add.w	r3, r7, #20
 8007514:	4619      	mov	r1, r3
 8007516:	481b      	ldr	r0, [pc, #108]	; (8007584 <HAL_HCD_MspInit+0xc0>)
 8007518:	f7f9 fd7e 	bl	8001018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800751c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007520:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007522:	2302      	movs	r3, #2
 8007524:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007526:	2300      	movs	r3, #0
 8007528:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800752a:	2300      	movs	r3, #0
 800752c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800752e:	230a      	movs	r3, #10
 8007530:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007532:	f107 0314 	add.w	r3, r7, #20
 8007536:	4619      	mov	r1, r3
 8007538:	4812      	ldr	r0, [pc, #72]	; (8007584 <HAL_HCD_MspInit+0xc0>)
 800753a:	f7f9 fd6d 	bl	8001018 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800753e:	4b10      	ldr	r3, [pc, #64]	; (8007580 <HAL_HCD_MspInit+0xbc>)
 8007540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007542:	4a0f      	ldr	r2, [pc, #60]	; (8007580 <HAL_HCD_MspInit+0xbc>)
 8007544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007548:	6353      	str	r3, [r2, #52]	; 0x34
 800754a:	2300      	movs	r3, #0
 800754c:	60fb      	str	r3, [r7, #12]
 800754e:	4b0c      	ldr	r3, [pc, #48]	; (8007580 <HAL_HCD_MspInit+0xbc>)
 8007550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007552:	4a0b      	ldr	r2, [pc, #44]	; (8007580 <HAL_HCD_MspInit+0xbc>)
 8007554:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007558:	6453      	str	r3, [r2, #68]	; 0x44
 800755a:	4b09      	ldr	r3, [pc, #36]	; (8007580 <HAL_HCD_MspInit+0xbc>)
 800755c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800755e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007562:	60fb      	str	r3, [r7, #12]
 8007564:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007566:	2200      	movs	r2, #0
 8007568:	2100      	movs	r1, #0
 800756a:	2043      	movs	r0, #67	; 0x43
 800756c:	f7f9 fd1d 	bl	8000faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007570:	2043      	movs	r0, #67	; 0x43
 8007572:	f7f9 fd36 	bl	8000fe2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007576:	bf00      	nop
 8007578:	3728      	adds	r7, #40	; 0x28
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}
 800757e:	bf00      	nop
 8007580:	40023800 	.word	0x40023800
 8007584:	40020000 	.word	0x40020000

08007588 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007596:	4618      	mov	r0, r3
 8007598:	f7ff f8db 	bl	8006752 <USBH_LL_IncTimer>
}
 800759c:	bf00      	nop
 800759e:	3708      	adds	r7, #8
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b082      	sub	sp, #8
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7ff f913 	bl	80067de <USBH_LL_Connect>
}
 80075b8:	bf00      	nop
 80075ba:	3708      	adds	r7, #8
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b082      	sub	sp, #8
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7ff f91c 	bl	800680c <USBH_LL_Disconnect>
}
 80075d4:	bf00      	nop
 80075d6:	3708      	adds	r7, #8
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	460b      	mov	r3, r1
 80075e6:	70fb      	strb	r3, [r7, #3]
 80075e8:	4613      	mov	r3, r2
 80075ea:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80075ec:	bf00      	nop
 80075ee:	370c      	adds	r7, #12
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr

080075f8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007606:	4618      	mov	r0, r3
 8007608:	f7ff f8cd 	bl	80067a6 <USBH_LL_PortEnabled>
}
 800760c:	bf00      	nop
 800760e:	3708      	adds	r7, #8
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b082      	sub	sp, #8
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007622:	4618      	mov	r0, r3
 8007624:	f7ff f8cd 	bl	80067c2 <USBH_LL_PortDisabled>
}
 8007628:	bf00      	nop
 800762a:	3708      	adds	r7, #8
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}

08007630 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b082      	sub	sp, #8
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800763e:	2b01      	cmp	r3, #1
 8007640:	d12a      	bne.n	8007698 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8007642:	4a18      	ldr	r2, [pc, #96]	; (80076a4 <USBH_LL_Init+0x74>)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	4a15      	ldr	r2, [pc, #84]	; (80076a4 <USBH_LL_Init+0x74>)
 800764e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007652:	4b14      	ldr	r3, [pc, #80]	; (80076a4 <USBH_LL_Init+0x74>)
 8007654:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007658:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800765a:	4b12      	ldr	r3, [pc, #72]	; (80076a4 <USBH_LL_Init+0x74>)
 800765c:	2208      	movs	r2, #8
 800765e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007660:	4b10      	ldr	r3, [pc, #64]	; (80076a4 <USBH_LL_Init+0x74>)
 8007662:	2201      	movs	r2, #1
 8007664:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007666:	4b0f      	ldr	r3, [pc, #60]	; (80076a4 <USBH_LL_Init+0x74>)
 8007668:	2200      	movs	r2, #0
 800766a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800766c:	4b0d      	ldr	r3, [pc, #52]	; (80076a4 <USBH_LL_Init+0x74>)
 800766e:	2202      	movs	r2, #2
 8007670:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007672:	4b0c      	ldr	r3, [pc, #48]	; (80076a4 <USBH_LL_Init+0x74>)
 8007674:	2200      	movs	r2, #0
 8007676:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007678:	480a      	ldr	r0, [pc, #40]	; (80076a4 <USBH_LL_Init+0x74>)
 800767a:	f7f9 fe9c 	bl	80013b6 <HAL_HCD_Init>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d001      	beq.n	8007688 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007684:	f7f9 f93c 	bl	8000900 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007688:	4806      	ldr	r0, [pc, #24]	; (80076a4 <USBH_LL_Init+0x74>)
 800768a:	f7fa fa80 	bl	8001b8e <HAL_HCD_GetCurrentFrame>
 800768e:	4603      	mov	r3, r0
 8007690:	4619      	mov	r1, r3
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f7ff f84e 	bl	8006734 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3708      	adds	r7, #8
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	bf00      	nop
 80076a4:	2000058c 	.word	0x2000058c

080076a8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076b0:	2300      	movs	r3, #0
 80076b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076b4:	2300      	movs	r3, #0
 80076b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80076be:	4618      	mov	r0, r3
 80076c0:	f7fa f9ef 	bl	8001aa2 <HAL_HCD_Start>
 80076c4:	4603      	mov	r3, r0
 80076c6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80076c8:	7bfb      	ldrb	r3, [r7, #15]
 80076ca:	4618      	mov	r0, r3
 80076cc:	f000 f95c 	bl	8007988 <USBH_Get_USB_Status>
 80076d0:	4603      	mov	r3, r0
 80076d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80076d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3710      	adds	r7, #16
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80076de:	b580      	push	{r7, lr}
 80076e0:	b084      	sub	sp, #16
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076e6:	2300      	movs	r3, #0
 80076e8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076ea:	2300      	movs	r3, #0
 80076ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80076f4:	4618      	mov	r0, r3
 80076f6:	f7fa f9f7 	bl	8001ae8 <HAL_HCD_Stop>
 80076fa:	4603      	mov	r3, r0
 80076fc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80076fe:	7bfb      	ldrb	r3, [r7, #15]
 8007700:	4618      	mov	r0, r3
 8007702:	f000 f941 	bl	8007988 <USBH_Get_USB_Status>
 8007706:	4603      	mov	r3, r0
 8007708:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800770a:	7bbb      	ldrb	r3, [r7, #14]
}
 800770c:	4618      	mov	r0, r3
 800770e:	3710      	adds	r7, #16
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800771c:	2301      	movs	r3, #1
 800771e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007726:	4618      	mov	r0, r3
 8007728:	f7fa fa3f 	bl	8001baa <HAL_HCD_GetCurrentSpeed>
 800772c:	4603      	mov	r3, r0
 800772e:	2b02      	cmp	r3, #2
 8007730:	d00c      	beq.n	800774c <USBH_LL_GetSpeed+0x38>
 8007732:	2b02      	cmp	r3, #2
 8007734:	d80d      	bhi.n	8007752 <USBH_LL_GetSpeed+0x3e>
 8007736:	2b00      	cmp	r3, #0
 8007738:	d002      	beq.n	8007740 <USBH_LL_GetSpeed+0x2c>
 800773a:	2b01      	cmp	r3, #1
 800773c:	d003      	beq.n	8007746 <USBH_LL_GetSpeed+0x32>
 800773e:	e008      	b.n	8007752 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007740:	2300      	movs	r3, #0
 8007742:	73fb      	strb	r3, [r7, #15]
    break;
 8007744:	e008      	b.n	8007758 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007746:	2301      	movs	r3, #1
 8007748:	73fb      	strb	r3, [r7, #15]
    break;
 800774a:	e005      	b.n	8007758 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800774c:	2302      	movs	r3, #2
 800774e:	73fb      	strb	r3, [r7, #15]
    break;
 8007750:	e002      	b.n	8007758 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8007752:	2301      	movs	r3, #1
 8007754:	73fb      	strb	r3, [r7, #15]
    break;
 8007756:	bf00      	nop
  }
  return  speed;
 8007758:	7bfb      	ldrb	r3, [r7, #15]
}
 800775a:	4618      	mov	r0, r3
 800775c:	3710      	adds	r7, #16
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}

08007762 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007762:	b580      	push	{r7, lr}
 8007764:	b084      	sub	sp, #16
 8007766:	af00      	add	r7, sp, #0
 8007768:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800776a:	2300      	movs	r3, #0
 800776c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800776e:	2300      	movs	r3, #0
 8007770:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007778:	4618      	mov	r0, r3
 800777a:	f7fa f9d2 	bl	8001b22 <HAL_HCD_ResetPort>
 800777e:	4603      	mov	r3, r0
 8007780:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007782:	7bfb      	ldrb	r3, [r7, #15]
 8007784:	4618      	mov	r0, r3
 8007786:	f000 f8ff 	bl	8007988 <USBH_Get_USB_Status>
 800778a:	4603      	mov	r3, r0
 800778c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800778e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007790:	4618      	mov	r0, r3
 8007792:	3710      	adds	r7, #16
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}

08007798 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b082      	sub	sp, #8
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	460b      	mov	r3, r1
 80077a2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80077aa:	78fa      	ldrb	r2, [r7, #3]
 80077ac:	4611      	mov	r1, r2
 80077ae:	4618      	mov	r0, r3
 80077b0:	f7fa f9d9 	bl	8001b66 <HAL_HCD_HC_GetXferCount>
 80077b4:	4603      	mov	r3, r0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3708      	adds	r7, #8
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80077be:	b590      	push	{r4, r7, lr}
 80077c0:	b089      	sub	sp, #36	; 0x24
 80077c2:	af04      	add	r7, sp, #16
 80077c4:	6078      	str	r0, [r7, #4]
 80077c6:	4608      	mov	r0, r1
 80077c8:	4611      	mov	r1, r2
 80077ca:	461a      	mov	r2, r3
 80077cc:	4603      	mov	r3, r0
 80077ce:	70fb      	strb	r3, [r7, #3]
 80077d0:	460b      	mov	r3, r1
 80077d2:	70bb      	strb	r3, [r7, #2]
 80077d4:	4613      	mov	r3, r2
 80077d6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077d8:	2300      	movs	r3, #0
 80077da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80077dc:	2300      	movs	r3, #0
 80077de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80077e6:	787c      	ldrb	r4, [r7, #1]
 80077e8:	78ba      	ldrb	r2, [r7, #2]
 80077ea:	78f9      	ldrb	r1, [r7, #3]
 80077ec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80077ee:	9302      	str	r3, [sp, #8]
 80077f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80077f4:	9301      	str	r3, [sp, #4]
 80077f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80077fa:	9300      	str	r3, [sp, #0]
 80077fc:	4623      	mov	r3, r4
 80077fe:	f7f9 fe3c 	bl	800147a <HAL_HCD_HC_Init>
 8007802:	4603      	mov	r3, r0
 8007804:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007806:	7bfb      	ldrb	r3, [r7, #15]
 8007808:	4618      	mov	r0, r3
 800780a:	f000 f8bd 	bl	8007988 <USBH_Get_USB_Status>
 800780e:	4603      	mov	r3, r0
 8007810:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007812:	7bbb      	ldrb	r3, [r7, #14]
}
 8007814:	4618      	mov	r0, r3
 8007816:	3714      	adds	r7, #20
 8007818:	46bd      	mov	sp, r7
 800781a:	bd90      	pop	{r4, r7, pc}

0800781c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	460b      	mov	r3, r1
 8007826:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007828:	2300      	movs	r3, #0
 800782a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800782c:	2300      	movs	r3, #0
 800782e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007836:	78fa      	ldrb	r2, [r7, #3]
 8007838:	4611      	mov	r1, r2
 800783a:	4618      	mov	r0, r3
 800783c:	f7f9 feac 	bl	8001598 <HAL_HCD_HC_Halt>
 8007840:	4603      	mov	r3, r0
 8007842:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007844:	7bfb      	ldrb	r3, [r7, #15]
 8007846:	4618      	mov	r0, r3
 8007848:	f000 f89e 	bl	8007988 <USBH_Get_USB_Status>
 800784c:	4603      	mov	r3, r0
 800784e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007850:	7bbb      	ldrb	r3, [r7, #14]
}
 8007852:	4618      	mov	r0, r3
 8007854:	3710      	adds	r7, #16
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}

0800785a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800785a:	b590      	push	{r4, r7, lr}
 800785c:	b089      	sub	sp, #36	; 0x24
 800785e:	af04      	add	r7, sp, #16
 8007860:	6078      	str	r0, [r7, #4]
 8007862:	4608      	mov	r0, r1
 8007864:	4611      	mov	r1, r2
 8007866:	461a      	mov	r2, r3
 8007868:	4603      	mov	r3, r0
 800786a:	70fb      	strb	r3, [r7, #3]
 800786c:	460b      	mov	r3, r1
 800786e:	70bb      	strb	r3, [r7, #2]
 8007870:	4613      	mov	r3, r2
 8007872:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007874:	2300      	movs	r3, #0
 8007876:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007878:	2300      	movs	r3, #0
 800787a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8007882:	787c      	ldrb	r4, [r7, #1]
 8007884:	78ba      	ldrb	r2, [r7, #2]
 8007886:	78f9      	ldrb	r1, [r7, #3]
 8007888:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800788c:	9303      	str	r3, [sp, #12]
 800788e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007890:	9302      	str	r3, [sp, #8]
 8007892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007894:	9301      	str	r3, [sp, #4]
 8007896:	f897 3020 	ldrb.w	r3, [r7, #32]
 800789a:	9300      	str	r3, [sp, #0]
 800789c:	4623      	mov	r3, r4
 800789e:	f7f9 fe9f 	bl	80015e0 <HAL_HCD_HC_SubmitRequest>
 80078a2:	4603      	mov	r3, r0
 80078a4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80078a6:	7bfb      	ldrb	r3, [r7, #15]
 80078a8:	4618      	mov	r0, r3
 80078aa:	f000 f86d 	bl	8007988 <USBH_Get_USB_Status>
 80078ae:	4603      	mov	r3, r0
 80078b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80078b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3714      	adds	r7, #20
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd90      	pop	{r4, r7, pc}

080078bc <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b082      	sub	sp, #8
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	460b      	mov	r3, r1
 80078c6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80078ce:	78fa      	ldrb	r2, [r7, #3]
 80078d0:	4611      	mov	r1, r2
 80078d2:	4618      	mov	r0, r3
 80078d4:	f7fa f933 	bl	8001b3e <HAL_HCD_HC_GetURBState>
 80078d8:	4603      	mov	r3, r0
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3708      	adds	r7, #8
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}

080078e2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80078e2:	b580      	push	{r7, lr}
 80078e4:	b082      	sub	sp, #8
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
 80078ea:	460b      	mov	r3, r1
 80078ec:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d103      	bne.n	8007900 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80078f8:	78fb      	ldrb	r3, [r7, #3]
 80078fa:	4618      	mov	r0, r3
 80078fc:	f000 f870 	bl	80079e0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8007900:	20c8      	movs	r0, #200	; 0xc8
 8007902:	f7f9 fa53 	bl	8000dac <HAL_Delay>
  return USBH_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3708      	adds	r7, #8
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	460b      	mov	r3, r1
 800791a:	70fb      	strb	r3, [r7, #3]
 800791c:	4613      	mov	r3, r2
 800791e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007926:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007928:	78fb      	ldrb	r3, [r7, #3]
 800792a:	68fa      	ldr	r2, [r7, #12]
 800792c:	212c      	movs	r1, #44	; 0x2c
 800792e:	fb01 f303 	mul.w	r3, r1, r3
 8007932:	4413      	add	r3, r2
 8007934:	333b      	adds	r3, #59	; 0x3b
 8007936:	781b      	ldrb	r3, [r3, #0]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d009      	beq.n	8007950 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800793c:	78fb      	ldrb	r3, [r7, #3]
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	212c      	movs	r1, #44	; 0x2c
 8007942:	fb01 f303 	mul.w	r3, r1, r3
 8007946:	4413      	add	r3, r2
 8007948:	3354      	adds	r3, #84	; 0x54
 800794a:	78ba      	ldrb	r2, [r7, #2]
 800794c:	701a      	strb	r2, [r3, #0]
 800794e:	e008      	b.n	8007962 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007950:	78fb      	ldrb	r3, [r7, #3]
 8007952:	68fa      	ldr	r2, [r7, #12]
 8007954:	212c      	movs	r1, #44	; 0x2c
 8007956:	fb01 f303 	mul.w	r3, r1, r3
 800795a:	4413      	add	r3, r2
 800795c:	3355      	adds	r3, #85	; 0x55
 800795e:	78ba      	ldrb	r2, [r7, #2]
 8007960:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3714      	adds	r7, #20
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b082      	sub	sp, #8
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f7f9 fa17 	bl	8000dac <HAL_Delay>
}
 800797e:	bf00      	nop
 8007980:	3708      	adds	r7, #8
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}
	...

08007988 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	4603      	mov	r3, r0
 8007990:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007992:	2300      	movs	r3, #0
 8007994:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007996:	79fb      	ldrb	r3, [r7, #7]
 8007998:	2b03      	cmp	r3, #3
 800799a:	d817      	bhi.n	80079cc <USBH_Get_USB_Status+0x44>
 800799c:	a201      	add	r2, pc, #4	; (adr r2, 80079a4 <USBH_Get_USB_Status+0x1c>)
 800799e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079a2:	bf00      	nop
 80079a4:	080079b5 	.word	0x080079b5
 80079a8:	080079bb 	.word	0x080079bb
 80079ac:	080079c1 	.word	0x080079c1
 80079b0:	080079c7 	.word	0x080079c7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80079b4:	2300      	movs	r3, #0
 80079b6:	73fb      	strb	r3, [r7, #15]
    break;
 80079b8:	e00b      	b.n	80079d2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80079ba:	2302      	movs	r3, #2
 80079bc:	73fb      	strb	r3, [r7, #15]
    break;
 80079be:	e008      	b.n	80079d2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80079c0:	2301      	movs	r3, #1
 80079c2:	73fb      	strb	r3, [r7, #15]
    break;
 80079c4:	e005      	b.n	80079d2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80079c6:	2302      	movs	r3, #2
 80079c8:	73fb      	strb	r3, [r7, #15]
    break;
 80079ca:	e002      	b.n	80079d2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80079cc:	2302      	movs	r3, #2
 80079ce:	73fb      	strb	r3, [r7, #15]
    break;
 80079d0:	bf00      	nop
  }
  return usb_status;
 80079d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3714      	adds	r7, #20
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr

080079e0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b084      	sub	sp, #16
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	4603      	mov	r3, r0
 80079e8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80079ea:	79fb      	ldrb	r3, [r7, #7]
 80079ec:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80079ee:	79fb      	ldrb	r3, [r7, #7]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d102      	bne.n	80079fa <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80079f4:	2300      	movs	r3, #0
 80079f6:	73fb      	strb	r3, [r7, #15]
 80079f8:	e001      	b.n	80079fe <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80079fa:	2301      	movs	r3, #1
 80079fc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80079fe:	7bfb      	ldrb	r3, [r7, #15]
 8007a00:	461a      	mov	r2, r3
 8007a02:	2101      	movs	r1, #1
 8007a04:	4803      	ldr	r0, [pc, #12]	; (8007a14 <MX_DriverVbusFS+0x34>)
 8007a06:	f7f9 fca3 	bl	8001350 <HAL_GPIO_WritePin>
}
 8007a0a:	bf00      	nop
 8007a0c:	3710      	adds	r7, #16
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	bf00      	nop
 8007a14:	40020800 	.word	0x40020800

08007a18 <__errno>:
 8007a18:	4b01      	ldr	r3, [pc, #4]	; (8007a20 <__errno+0x8>)
 8007a1a:	6818      	ldr	r0, [r3, #0]
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	2000002c 	.word	0x2000002c

08007a24 <__libc_init_array>:
 8007a24:	b570      	push	{r4, r5, r6, lr}
 8007a26:	4d0d      	ldr	r5, [pc, #52]	; (8007a5c <__libc_init_array+0x38>)
 8007a28:	4c0d      	ldr	r4, [pc, #52]	; (8007a60 <__libc_init_array+0x3c>)
 8007a2a:	1b64      	subs	r4, r4, r5
 8007a2c:	10a4      	asrs	r4, r4, #2
 8007a2e:	2600      	movs	r6, #0
 8007a30:	42a6      	cmp	r6, r4
 8007a32:	d109      	bne.n	8007a48 <__libc_init_array+0x24>
 8007a34:	4d0b      	ldr	r5, [pc, #44]	; (8007a64 <__libc_init_array+0x40>)
 8007a36:	4c0c      	ldr	r4, [pc, #48]	; (8007a68 <__libc_init_array+0x44>)
 8007a38:	f000 f8f8 	bl	8007c2c <_init>
 8007a3c:	1b64      	subs	r4, r4, r5
 8007a3e:	10a4      	asrs	r4, r4, #2
 8007a40:	2600      	movs	r6, #0
 8007a42:	42a6      	cmp	r6, r4
 8007a44:	d105      	bne.n	8007a52 <__libc_init_array+0x2e>
 8007a46:	bd70      	pop	{r4, r5, r6, pc}
 8007a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a4c:	4798      	blx	r3
 8007a4e:	3601      	adds	r6, #1
 8007a50:	e7ee      	b.n	8007a30 <__libc_init_array+0xc>
 8007a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a56:	4798      	blx	r3
 8007a58:	3601      	adds	r6, #1
 8007a5a:	e7f2      	b.n	8007a42 <__libc_init_array+0x1e>
 8007a5c:	08007c68 	.word	0x08007c68
 8007a60:	08007c68 	.word	0x08007c68
 8007a64:	08007c68 	.word	0x08007c68
 8007a68:	08007c6c 	.word	0x08007c6c

08007a6c <malloc>:
 8007a6c:	4b02      	ldr	r3, [pc, #8]	; (8007a78 <malloc+0xc>)
 8007a6e:	4601      	mov	r1, r0
 8007a70:	6818      	ldr	r0, [r3, #0]
 8007a72:	f000 b863 	b.w	8007b3c <_malloc_r>
 8007a76:	bf00      	nop
 8007a78:	2000002c 	.word	0x2000002c

08007a7c <free>:
 8007a7c:	4b02      	ldr	r3, [pc, #8]	; (8007a88 <free+0xc>)
 8007a7e:	4601      	mov	r1, r0
 8007a80:	6818      	ldr	r0, [r3, #0]
 8007a82:	f000 b80b 	b.w	8007a9c <_free_r>
 8007a86:	bf00      	nop
 8007a88:	2000002c 	.word	0x2000002c

08007a8c <memset>:
 8007a8c:	4402      	add	r2, r0
 8007a8e:	4603      	mov	r3, r0
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d100      	bne.n	8007a96 <memset+0xa>
 8007a94:	4770      	bx	lr
 8007a96:	f803 1b01 	strb.w	r1, [r3], #1
 8007a9a:	e7f9      	b.n	8007a90 <memset+0x4>

08007a9c <_free_r>:
 8007a9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a9e:	2900      	cmp	r1, #0
 8007aa0:	d048      	beq.n	8007b34 <_free_r+0x98>
 8007aa2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007aa6:	9001      	str	r0, [sp, #4]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	f1a1 0404 	sub.w	r4, r1, #4
 8007aae:	bfb8      	it	lt
 8007ab0:	18e4      	addlt	r4, r4, r3
 8007ab2:	f000 f8ad 	bl	8007c10 <__malloc_lock>
 8007ab6:	4a20      	ldr	r2, [pc, #128]	; (8007b38 <_free_r+0x9c>)
 8007ab8:	9801      	ldr	r0, [sp, #4]
 8007aba:	6813      	ldr	r3, [r2, #0]
 8007abc:	4615      	mov	r5, r2
 8007abe:	b933      	cbnz	r3, 8007ace <_free_r+0x32>
 8007ac0:	6063      	str	r3, [r4, #4]
 8007ac2:	6014      	str	r4, [r2, #0]
 8007ac4:	b003      	add	sp, #12
 8007ac6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007aca:	f000 b8a7 	b.w	8007c1c <__malloc_unlock>
 8007ace:	42a3      	cmp	r3, r4
 8007ad0:	d90b      	bls.n	8007aea <_free_r+0x4e>
 8007ad2:	6821      	ldr	r1, [r4, #0]
 8007ad4:	1862      	adds	r2, r4, r1
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	bf04      	itt	eq
 8007ada:	681a      	ldreq	r2, [r3, #0]
 8007adc:	685b      	ldreq	r3, [r3, #4]
 8007ade:	6063      	str	r3, [r4, #4]
 8007ae0:	bf04      	itt	eq
 8007ae2:	1852      	addeq	r2, r2, r1
 8007ae4:	6022      	streq	r2, [r4, #0]
 8007ae6:	602c      	str	r4, [r5, #0]
 8007ae8:	e7ec      	b.n	8007ac4 <_free_r+0x28>
 8007aea:	461a      	mov	r2, r3
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	b10b      	cbz	r3, 8007af4 <_free_r+0x58>
 8007af0:	42a3      	cmp	r3, r4
 8007af2:	d9fa      	bls.n	8007aea <_free_r+0x4e>
 8007af4:	6811      	ldr	r1, [r2, #0]
 8007af6:	1855      	adds	r5, r2, r1
 8007af8:	42a5      	cmp	r5, r4
 8007afa:	d10b      	bne.n	8007b14 <_free_r+0x78>
 8007afc:	6824      	ldr	r4, [r4, #0]
 8007afe:	4421      	add	r1, r4
 8007b00:	1854      	adds	r4, r2, r1
 8007b02:	42a3      	cmp	r3, r4
 8007b04:	6011      	str	r1, [r2, #0]
 8007b06:	d1dd      	bne.n	8007ac4 <_free_r+0x28>
 8007b08:	681c      	ldr	r4, [r3, #0]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	6053      	str	r3, [r2, #4]
 8007b0e:	4421      	add	r1, r4
 8007b10:	6011      	str	r1, [r2, #0]
 8007b12:	e7d7      	b.n	8007ac4 <_free_r+0x28>
 8007b14:	d902      	bls.n	8007b1c <_free_r+0x80>
 8007b16:	230c      	movs	r3, #12
 8007b18:	6003      	str	r3, [r0, #0]
 8007b1a:	e7d3      	b.n	8007ac4 <_free_r+0x28>
 8007b1c:	6825      	ldr	r5, [r4, #0]
 8007b1e:	1961      	adds	r1, r4, r5
 8007b20:	428b      	cmp	r3, r1
 8007b22:	bf04      	itt	eq
 8007b24:	6819      	ldreq	r1, [r3, #0]
 8007b26:	685b      	ldreq	r3, [r3, #4]
 8007b28:	6063      	str	r3, [r4, #4]
 8007b2a:	bf04      	itt	eq
 8007b2c:	1949      	addeq	r1, r1, r5
 8007b2e:	6021      	streq	r1, [r4, #0]
 8007b30:	6054      	str	r4, [r2, #4]
 8007b32:	e7c7      	b.n	8007ac4 <_free_r+0x28>
 8007b34:	b003      	add	sp, #12
 8007b36:	bd30      	pop	{r4, r5, pc}
 8007b38:	200000b4 	.word	0x200000b4

08007b3c <_malloc_r>:
 8007b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3e:	1ccd      	adds	r5, r1, #3
 8007b40:	f025 0503 	bic.w	r5, r5, #3
 8007b44:	3508      	adds	r5, #8
 8007b46:	2d0c      	cmp	r5, #12
 8007b48:	bf38      	it	cc
 8007b4a:	250c      	movcc	r5, #12
 8007b4c:	2d00      	cmp	r5, #0
 8007b4e:	4606      	mov	r6, r0
 8007b50:	db01      	blt.n	8007b56 <_malloc_r+0x1a>
 8007b52:	42a9      	cmp	r1, r5
 8007b54:	d903      	bls.n	8007b5e <_malloc_r+0x22>
 8007b56:	230c      	movs	r3, #12
 8007b58:	6033      	str	r3, [r6, #0]
 8007b5a:	2000      	movs	r0, #0
 8007b5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b5e:	f000 f857 	bl	8007c10 <__malloc_lock>
 8007b62:	4921      	ldr	r1, [pc, #132]	; (8007be8 <_malloc_r+0xac>)
 8007b64:	680a      	ldr	r2, [r1, #0]
 8007b66:	4614      	mov	r4, r2
 8007b68:	b99c      	cbnz	r4, 8007b92 <_malloc_r+0x56>
 8007b6a:	4f20      	ldr	r7, [pc, #128]	; (8007bec <_malloc_r+0xb0>)
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	b923      	cbnz	r3, 8007b7a <_malloc_r+0x3e>
 8007b70:	4621      	mov	r1, r4
 8007b72:	4630      	mov	r0, r6
 8007b74:	f000 f83c 	bl	8007bf0 <_sbrk_r>
 8007b78:	6038      	str	r0, [r7, #0]
 8007b7a:	4629      	mov	r1, r5
 8007b7c:	4630      	mov	r0, r6
 8007b7e:	f000 f837 	bl	8007bf0 <_sbrk_r>
 8007b82:	1c43      	adds	r3, r0, #1
 8007b84:	d123      	bne.n	8007bce <_malloc_r+0x92>
 8007b86:	230c      	movs	r3, #12
 8007b88:	6033      	str	r3, [r6, #0]
 8007b8a:	4630      	mov	r0, r6
 8007b8c:	f000 f846 	bl	8007c1c <__malloc_unlock>
 8007b90:	e7e3      	b.n	8007b5a <_malloc_r+0x1e>
 8007b92:	6823      	ldr	r3, [r4, #0]
 8007b94:	1b5b      	subs	r3, r3, r5
 8007b96:	d417      	bmi.n	8007bc8 <_malloc_r+0x8c>
 8007b98:	2b0b      	cmp	r3, #11
 8007b9a:	d903      	bls.n	8007ba4 <_malloc_r+0x68>
 8007b9c:	6023      	str	r3, [r4, #0]
 8007b9e:	441c      	add	r4, r3
 8007ba0:	6025      	str	r5, [r4, #0]
 8007ba2:	e004      	b.n	8007bae <_malloc_r+0x72>
 8007ba4:	6863      	ldr	r3, [r4, #4]
 8007ba6:	42a2      	cmp	r2, r4
 8007ba8:	bf0c      	ite	eq
 8007baa:	600b      	streq	r3, [r1, #0]
 8007bac:	6053      	strne	r3, [r2, #4]
 8007bae:	4630      	mov	r0, r6
 8007bb0:	f000 f834 	bl	8007c1c <__malloc_unlock>
 8007bb4:	f104 000b 	add.w	r0, r4, #11
 8007bb8:	1d23      	adds	r3, r4, #4
 8007bba:	f020 0007 	bic.w	r0, r0, #7
 8007bbe:	1ac2      	subs	r2, r0, r3
 8007bc0:	d0cc      	beq.n	8007b5c <_malloc_r+0x20>
 8007bc2:	1a1b      	subs	r3, r3, r0
 8007bc4:	50a3      	str	r3, [r4, r2]
 8007bc6:	e7c9      	b.n	8007b5c <_malloc_r+0x20>
 8007bc8:	4622      	mov	r2, r4
 8007bca:	6864      	ldr	r4, [r4, #4]
 8007bcc:	e7cc      	b.n	8007b68 <_malloc_r+0x2c>
 8007bce:	1cc4      	adds	r4, r0, #3
 8007bd0:	f024 0403 	bic.w	r4, r4, #3
 8007bd4:	42a0      	cmp	r0, r4
 8007bd6:	d0e3      	beq.n	8007ba0 <_malloc_r+0x64>
 8007bd8:	1a21      	subs	r1, r4, r0
 8007bda:	4630      	mov	r0, r6
 8007bdc:	f000 f808 	bl	8007bf0 <_sbrk_r>
 8007be0:	3001      	adds	r0, #1
 8007be2:	d1dd      	bne.n	8007ba0 <_malloc_r+0x64>
 8007be4:	e7cf      	b.n	8007b86 <_malloc_r+0x4a>
 8007be6:	bf00      	nop
 8007be8:	200000b4 	.word	0x200000b4
 8007bec:	200000b8 	.word	0x200000b8

08007bf0 <_sbrk_r>:
 8007bf0:	b538      	push	{r3, r4, r5, lr}
 8007bf2:	4d06      	ldr	r5, [pc, #24]	; (8007c0c <_sbrk_r+0x1c>)
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	4604      	mov	r4, r0
 8007bf8:	4608      	mov	r0, r1
 8007bfa:	602b      	str	r3, [r5, #0]
 8007bfc:	f7f8 fff2 	bl	8000be4 <_sbrk>
 8007c00:	1c43      	adds	r3, r0, #1
 8007c02:	d102      	bne.n	8007c0a <_sbrk_r+0x1a>
 8007c04:	682b      	ldr	r3, [r5, #0]
 8007c06:	b103      	cbz	r3, 8007c0a <_sbrk_r+0x1a>
 8007c08:	6023      	str	r3, [r4, #0]
 8007c0a:	bd38      	pop	{r3, r4, r5, pc}
 8007c0c:	20000890 	.word	0x20000890

08007c10 <__malloc_lock>:
 8007c10:	4801      	ldr	r0, [pc, #4]	; (8007c18 <__malloc_lock+0x8>)
 8007c12:	f000 b809 	b.w	8007c28 <__retarget_lock_acquire_recursive>
 8007c16:	bf00      	nop
 8007c18:	20000898 	.word	0x20000898

08007c1c <__malloc_unlock>:
 8007c1c:	4801      	ldr	r0, [pc, #4]	; (8007c24 <__malloc_unlock+0x8>)
 8007c1e:	f000 b804 	b.w	8007c2a <__retarget_lock_release_recursive>
 8007c22:	bf00      	nop
 8007c24:	20000898 	.word	0x20000898

08007c28 <__retarget_lock_acquire_recursive>:
 8007c28:	4770      	bx	lr

08007c2a <__retarget_lock_release_recursive>:
 8007c2a:	4770      	bx	lr

08007c2c <_init>:
 8007c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c2e:	bf00      	nop
 8007c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c32:	bc08      	pop	{r3}
 8007c34:	469e      	mov	lr, r3
 8007c36:	4770      	bx	lr

08007c38 <_fini>:
 8007c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c3a:	bf00      	nop
 8007c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c3e:	bc08      	pop	{r3}
 8007c40:	469e      	mov	lr, r3
 8007c42:	4770      	bx	lr
