{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679803234904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679803234905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 23:00:34 2023 " "Processing started: Sat Mar 25 23:00:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679803234905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679803234905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c Suma_mas_FlipD " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c Suma_mas_FlipD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679803234905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679803235411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679803235412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vivobook/documents/uniecci/semestre/semestre06/arquitectura_git/laboratorio_02/decodificador_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vivobook/documents/uniecci/semestre/semestre06/arquitectura_git/laboratorio_02/decodificador_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_hex " "Found entity 1: decodificador_hex" {  } { { "../../Laboratorio_02/decodificador_hex.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_02/decodificador_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679803244704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679803244704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vivobook/documents/uniecci/semestre/semestre06/arquitectura_git/laboratorio_03/sumador_4bits/sumador_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vivobook/documents/uniecci/semestre/semestre06/arquitectura_git/laboratorio_03/sumador_4bits/sumador_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_4bits " "Found entity 1: Sumador_4bits" {  } { { "../Sumador_4bits/Sumador_4bits.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/Sumador_4bits/Sumador_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679803244708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679803244708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vivobook/documents/uniecci/semestre/semestre06/arquitectura_git/laboratorio_03/flip_flop_d/flip_flop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vivobook/documents/uniecci/semestre/semestre06/arquitectura_git/laboratorio_03/flip_flop_d/flip_flop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_D " "Found entity 1: Flip_Flop_D" {  } { { "../Flip_Flop_D/Flip_Flop_D.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/Flip_Flop_D/Flip_Flop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679803244711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679803244711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679803244714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679803244714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679803244754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_4bits Sumador_4bits:U0 " "Elaborating entity \"Sumador_4bits\" for hierarchy \"Sumador_4bits:U0\"" {  } { { "main.v" "U0" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679803244756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop_D Flip_Flop_D:U1 " "Elaborating entity \"Flip_Flop_D\" for hierarchy \"Flip_Flop_D:U1\"" {  } { { "main.v" "U1" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679803244758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_hex decodificador_hex:U2 " "Elaborating entity \"decodificador_hex\" for hierarchy \"decodificador_hex:U2\"" {  } { { "main.v" "U2" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679803244761 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679803245118 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Aout1 VCC " "Pin \"Aout1\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Aout1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bout1 GND " "Pin \"Bout1\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Bout1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout1 GND " "Pin \"Cout1\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Cout1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout1 GND " "Pin \"Dout1\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Dout1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eout1 GND " "Pin \"Eout1\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Eout1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fout1 GND " "Pin \"Fout1\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Fout1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gout1 GND " "Pin \"Gout1\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Gout1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aout3 VCC " "Pin \"Aout3\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Aout3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bout3 GND " "Pin \"Bout3\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Bout3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout3 GND " "Pin \"Cout3\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Cout3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout3 GND " "Pin \"Dout3\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Dout3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eout3 GND " "Pin \"Eout3\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Eout3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fout3 GND " "Pin \"Fout3\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Fout3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gout3 GND " "Pin \"Gout3\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Vivobook/Documents/UniEcci/Semestre/Semestre06/Arquitectura_GIT/Laboratorio_03/main/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679803245137 "|main|Gout3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679803245137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679803245204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679803245648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679803245648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679803245686 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679803245686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679803245686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679803245686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679803245705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 23:00:45 2023 " "Processing ended: Sat Mar 25 23:00:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679803245705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679803245705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679803245705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679803245705 ""}
