{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449701183491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449701183495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 17:46:23 2015 " "Processing started: Wed Dec 09 17:46:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449701183495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449701183495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WRAPPER_EXAM_III -c WRAPPER_EXAM_III " "Command: quartus_map --read_settings_files=on --write_settings_files=off WRAPPER_EXAM_III -c WRAPPER_EXAM_III" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449701183495 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449701184806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_exam_iii.v 4 4 " "Found 4 design units, including 4 entities, in source file wrapper_exam_iii.v" { { "Info" "ISGN_ENTITY_NAME" "1 WRAPPER_EXAM_III " "Found entity 1: WRAPPER_EXAM_III" {  } { { "WRAPPER_EXAM_III.v" "" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449701184893 ""} { "Info" "ISGN_ENTITY_NAME" "2 your_exam_module " "Found entity 2: your_exam_module" {  } { { "WRAPPER_EXAM_III.v" "" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449701184893 ""} { "Info" "ISGN_ENTITY_NAME" "3 debounce_DE2_SW " "Found entity 3: debounce_DE2_SW" {  } { { "WRAPPER_EXAM_III.v" "" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449701184893 ""} { "Info" "ISGN_ENTITY_NAME" "4 debouncer " "Found entity 4: debouncer" {  } { { "WRAPPER_EXAM_III.v" "" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449701184893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449701184893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WRAPPER_EXAM_III " "Elaborating entity \"WRAPPER_EXAM_III\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449701185310 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WRAPPER_EXAM_III.v(93) " "Verilog HDL Case Statement information at WRAPPER_EXAM_III.v(93): all case item expressions in this case statement are onehot" {  } { { "WRAPPER_EXAM_III.v" "" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449701185312 "|WRAPPER_EXAM_III"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WRAPPER_EXAM_III.v(175) " "Verilog HDL Case Statement information at WRAPPER_EXAM_III.v(175): all case item expressions in this case statement are onehot" {  } { { "WRAPPER_EXAM_III.v" "" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 175 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449701185312 "|WRAPPER_EXAM_III"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "your_exam_module your_exam_module:instantiated " "Elaborating entity \"your_exam_module\" for hierarchy \"your_exam_module:instantiated\"" {  } { { "WRAPPER_EXAM_III.v" "instantiated" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449701185519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_DE2_SW debounce_DE2_SW:deb " "Elaborating entity \"debounce_DE2_SW\" for hierarchy \"debounce_DE2_SW:deb\"" {  } { { "WRAPPER_EXAM_III.v" "deb" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449701185681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debounce_DE2_SW:deb\|debouncer:sw0 " "Elaborating entity \"debouncer\" for hierarchy \"debounce_DE2_SW:deb\|debouncer:sw0\"" {  } { { "WRAPPER_EXAM_III.v" "sw0" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449701185834 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449701188031 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449701188646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449701190186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449701190186 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449701190956 "|WRAPPER_EXAM_III|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449701190956 "|WRAPPER_EXAM_III|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "H:/TEACHING/ECE_287/FALL_2015/EXAMS/EXAM3_GENERATOR/DE2_115_QUARTUS_14/WRAPPER_EXAM_III/WRAPPER_EXAM_III.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449701190956 "|WRAPPER_EXAM_III|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449701190956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "736 " "Implemented 736 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449701190966 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449701190966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "686 " "Implemented 686 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449701190966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449701190966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449701191282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 17:46:31 2015 " "Processing ended: Wed Dec 09 17:46:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449701191282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449701191282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449701191282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449701191282 ""}
