VERSION 5.6 ;
BUSBITCHARS "[]" ;
DIVIDERCHAR "/" ;

UNITS
  DATABASE MICRONS 2000 ;
END UNITS

MANUFACTURINGGRID 0.005 ;

SITE SITE_CAM_4R4W_src0cam
  CLASS CORE ;
  SIZE 34.000000 BY 91.000000 ;
  SYMMETRY X Y R90 ;
END SITE_CAM_4R4W_src0cam

MACRO CAM_4R4W_src0cam
  CLASS BLOCK ;
  FOREIGN CAM_4R4W_src0cam 0 0 ;
  ORIGIN 0 0 ;
  SIZE 34.000000 BY 91.000000 ;
  SYMMETRY X Y R90 ;

SITE SITE_CAM_4R4W_src0cam ;

  PIN addr0wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 90.700000 ) ( 1.070000 90.800000 ) ;
	END
  END addr0wr_i[0]
  PIN addr0wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.140000 90.700000 ) ( 1.210000 90.800000 ) ;
	END
  END addr0wr_i[1]
  PIN addr0wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.280000 90.700000 ) ( 1.350000 90.800000 ) ;
	END
  END addr0wr_i[2]
  PIN addr0wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.420000 90.700000 ) ( 1.490000 90.800000 ) ;
	END
  END addr0wr_i[3]
  PIN addr0wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.560000 90.700000 ) ( 1.630000 90.800000 ) ;
	END
  END addr0wr_i[4]
  PIN we0_i
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.700000 90.700000 ) ( 1.770000 90.800000 ) ;
	END
  END we0_i
  PIN addr1wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.840000 90.700000 ) ( 1.910000 90.800000 ) ;
	END
  END addr1wr_i[0]
  PIN addr1wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.980000 90.700000 ) ( 2.050000 90.800000 ) ;
	END
  END addr1wr_i[1]
  PIN addr1wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 2.120000 90.700000 ) ( 2.190000 90.800000 ) ;
	END
  END addr1wr_i[2]
  PIN addr1wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 2.260000 90.700000 ) ( 2.330000 90.800000 ) ;
	END
  END addr1wr_i[3]
  PIN addr1wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 2.400000 90.700000 ) ( 2.470000 90.800000 ) ;
	END
  END addr1wr_i[4]
  PIN we1_i
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 2.540000 90.700000 ) ( 2.610000 90.800000 ) ;
	END
  END we1_i
  PIN tag0_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.180000 90.700000 ) ( 3.250000 90.800000 ) ;
	END
  END tag0_i[0]
  PIN tag0_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.320000 90.700000 ) ( 3.390000 90.800000 ) ;
	END
  END tag0_i[1]
  PIN tag0_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.460000 90.700000 ) ( 3.530000 90.800000 ) ;
	END
  END tag0_i[2]
  PIN tag0_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.600000 90.700000 ) ( 3.670000 90.800000 ) ;
	END
  END tag0_i[3]
  PIN tag0_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.740000 90.700000 ) ( 3.810000 90.800000 ) ;
	END
  END tag0_i[4]
  PIN tag0_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.880000 90.700000 ) ( 3.950000 90.800000 ) ;
	END
  END tag0_i[5]
  PIN tag0_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.020000 90.700000 ) ( 4.090000 90.800000 ) ;
	END
  END tag0_i[6]
  PIN tag1_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.160000 90.700000 ) ( 4.230000 90.800000 ) ;
	END
  END tag1_i[0]
  PIN tag1_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.300000 90.700000 ) ( 4.370000 90.800000 ) ;
	END
  END tag1_i[1]
  PIN tag1_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.440000 90.700000 ) ( 4.510000 90.800000 ) ;
	END
  END tag1_i[2]
  PIN tag1_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.580000 90.700000 ) ( 4.650000 90.800000 ) ;
	END
  END tag1_i[3]
  PIN tag1_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.720000 90.700000 ) ( 4.790000 90.800000 ) ;
	END
  END tag1_i[4]
  PIN tag1_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.860000 90.700000 ) ( 4.930000 90.800000 ) ;
	END
  END tag1_i[5]
  PIN tag1_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.000000 90.700000 ) ( 5.070000 90.800000 ) ;
	END
  END tag1_i[6]
  PIN tag0wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.640000 90.700000 ) ( 5.710000 90.800000 ) ;
	END
  END tag0wr_i[0]
  PIN tag0wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.780000 90.700000 ) ( 5.850000 90.800000 ) ;
	END
  END tag0wr_i[1]
  PIN tag0wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.920000 90.700000 ) ( 5.990000 90.800000 ) ;
	END
  END tag0wr_i[2]
  PIN tag0wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.060000 90.700000 ) ( 6.130000 90.800000 ) ;
	END
  END tag0wr_i[3]
  PIN tag0wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.200000 90.700000 ) ( 6.270000 90.800000 ) ;
	END
  END tag0wr_i[4]
  PIN tag0wr_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.340000 90.700000 ) ( 6.410000 90.800000 ) ;
	END
  END tag0wr_i[5]
  PIN tag0wr_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.480000 90.700000 ) ( 6.550000 90.800000 ) ;
	END
  END tag0wr_i[6]
  PIN tag1wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.620000 90.700000 ) ( 6.690000 90.800000 ) ;
	END
  END tag1wr_i[0]
  PIN tag1wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.760000 90.700000 ) ( 6.830000 90.800000 ) ;
	END
  END tag1wr_i[1]
  PIN tag1wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.900000 90.700000 ) ( 6.970000 90.800000 ) ;
	END
  END tag1wr_i[2]
  PIN tag1wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.040000 90.700000 ) ( 7.110000 90.800000 ) ;
	END
  END tag1wr_i[3]
  PIN tag1wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.180000 90.700000 ) ( 7.250000 90.800000 ) ;
	END
  END tag1wr_i[4]
  PIN tag1wr_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.320000 90.700000 ) ( 7.390000 90.800000 ) ;
	END
  END tag1wr_i[5]
  PIN tag1wr_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.460000 90.700000 ) ( 7.530000 90.800000 ) ;
	END
  END tag1wr_i[6]
  PIN tag2wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.600000 90.700000 ) ( 7.670000 90.800000 ) ;
	END
  END tag2wr_i[0]
  PIN tag2wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.740000 90.700000 ) ( 7.810000 90.800000 ) ;
	END
  END tag2wr_i[1]
  PIN tag2wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.880000 90.700000 ) ( 7.950000 90.800000 ) ;
	END
  END tag2wr_i[2]
  PIN tag2wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.020000 90.700000 ) ( 8.090000 90.800000 ) ;
	END
  END tag2wr_i[3]
  PIN tag2wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.160000 90.700000 ) ( 8.230000 90.800000 ) ;
	END
  END tag2wr_i[4]
  PIN tag2wr_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.300000 90.700000 ) ( 8.370000 90.800000 ) ;
	END
  END tag2wr_i[5]
  PIN tag2wr_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.440000 90.700000 ) ( 8.510000 90.800000 ) ;
	END
  END tag2wr_i[6]
  PIN tag3wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.580000 90.700000 ) ( 8.650000 90.800000 ) ;
	END
  END tag3wr_i[0]
  PIN tag3wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.720000 90.700000 ) ( 8.790000 90.800000 ) ;
	END
  END tag3wr_i[1]
  PIN tag3wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.860000 90.700000 ) ( 8.930000 90.800000 ) ;
	END
  END tag3wr_i[2]
  PIN tag3wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.000000 90.700000 ) ( 9.070000 90.800000 ) ;
	END
  END tag3wr_i[3]
  PIN tag3wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.140000 90.700000 ) ( 9.210000 90.800000 ) ;
	END
  END tag3wr_i[4]
  PIN tag3wr_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.280000 90.700000 ) ( 9.350000 90.800000 ) ;
	END
  END tag3wr_i[5]
  PIN tag3wr_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.420000 90.700000 ) ( 9.490000 90.800000 ) ;
	END
  END tag3wr_i[6]
  PIN addr2wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.860000 90.700000 ) ( 33.930000 90.800000 ) ;
	END
  END addr2wr_i[0]
  PIN addr2wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.720000 90.700000 ) ( 33.790000 90.800000 ) ;
	END
  END addr2wr_i[1]
  PIN addr2wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.580000 90.700000 ) ( 33.650000 90.800000 ) ;
	END
  END addr2wr_i[2]
  PIN addr2wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.440000 90.700000 ) ( 33.510000 90.800000 ) ;
	END
  END addr2wr_i[3]
  PIN addr2wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.300000 90.700000 ) ( 33.370000 90.800000 ) ;
	END
  END addr2wr_i[4]
  PIN we2_i
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.160000 90.700000 ) ( 33.230000 90.800000 ) ;
	END
  END we2_i
  PIN addr3wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.020000 90.700000 ) ( 33.090000 90.800000 ) ;
	END
  END addr3wr_i[0]
  PIN addr3wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.880000 90.700000 ) ( 32.950000 90.800000 ) ;
	END
  END addr3wr_i[1]
  PIN addr3wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.740000 90.700000 ) ( 32.810000 90.800000 ) ;
	END
  END addr3wr_i[2]
  PIN addr3wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.600000 90.700000 ) ( 32.670000 90.800000 ) ;
	END
  END addr3wr_i[3]
  PIN addr3wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.460000 90.700000 ) ( 32.530000 90.800000 ) ;
	END
  END addr3wr_i[4]
  PIN we3_i
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.320000 90.700000 ) ( 32.390000 90.800000 ) ;
	END
  END we3_i
  PIN tag2_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.000000 1.000000 ) ( 5.070000 1.100000 ) ;
	END
  END tag2_i[0]
  PIN tag2_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.140000 1.000000 ) ( 5.210000 1.100000 ) ;
	END
  END tag2_i[1]
  PIN tag2_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.280000 1.000000 ) ( 5.350000 1.100000 ) ;
	END
  END tag2_i[2]
  PIN tag2_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.420000 1.000000 ) ( 5.490000 1.100000 ) ;
	END
  END tag2_i[3]
  PIN tag2_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.560000 1.000000 ) ( 5.630000 1.100000 ) ;
	END
  END tag2_i[4]
  PIN tag2_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.700000 1.000000 ) ( 5.770000 1.100000 ) ;
	END
  END tag2_i[5]
  PIN tag2_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.840000 1.000000 ) ( 5.910000 1.100000 ) ;
	END
  END tag2_i[6]
  PIN tag3_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.980000 1.000000 ) ( 6.050000 1.100000 ) ;
	END
  END tag3_i[0]
  PIN tag3_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.120000 1.000000 ) ( 6.190000 1.100000 ) ;
	END
  END tag3_i[1]
  PIN tag3_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.260000 1.000000 ) ( 6.330000 1.100000 ) ;
	END
  END tag3_i[2]
  PIN tag3_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.400000 1.000000 ) ( 6.470000 1.100000 ) ;
	END
  END tag3_i[3]
  PIN tag3_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.540000 1.000000 ) ( 6.610000 1.100000 ) ;
	END
  END tag3_i[4]
  PIN tag3_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.680000 1.000000 ) ( 6.750000 1.100000 ) ;
	END
  END tag3_i[5]
  PIN tag3_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.820000 1.000000 ) ( 6.890000 1.100000 ) ;
	END
  END tag3_i[6]
  PIN match0_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 2.000000 ) ( 1.070000 2.100000 ) ;
	END
  END match0_o[0]
  PIN match0_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 2.200000 ) ( 1.070000 2.300000 ) ;
	END
  END match0_o[1]
  PIN match0_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 2.400000 ) ( 1.070000 2.500000 ) ;
	END
  END match0_o[2]
  PIN match0_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 2.600000 ) ( 1.070000 2.700000 ) ;
	END
  END match0_o[3]
  PIN match0_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 2.800000 ) ( 1.070000 2.900000 ) ;
	END
  END match0_o[4]
  PIN match0_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 3.000000 ) ( 1.070000 3.100000 ) ;
	END
  END match0_o[5]
  PIN match0_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 3.200000 ) ( 1.070000 3.300000 ) ;
	END
  END match0_o[6]
  PIN match0_o[7]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 3.400000 ) ( 1.070000 3.500000 ) ;
	END
  END match0_o[7]
  PIN match0_o[8]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 3.600000 ) ( 1.070000 3.700000 ) ;
	END
  END match0_o[8]
  PIN match0_o[9]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 3.800000 ) ( 1.070000 3.900000 ) ;
	END
  END match0_o[9]
  PIN match0_o[10]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 4.000000 ) ( 1.070000 4.100000 ) ;
	END
  END match0_o[10]
  PIN match0_o[11]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 4.200000 ) ( 1.070000 4.300000 ) ;
	END
  END match0_o[11]
  PIN match0_o[12]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 4.400000 ) ( 1.070000 4.500000 ) ;
	END
  END match0_o[12]
  PIN match0_o[13]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 4.600000 ) ( 1.070000 4.700000 ) ;
	END
  END match0_o[13]
  PIN match0_o[14]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 4.800000 ) ( 1.070000 4.900000 ) ;
	END
  END match0_o[14]
  PIN match0_o[15]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 5.000000 ) ( 1.070000 5.100000 ) ;
	END
  END match0_o[15]
  PIN match0_o[16]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 5.200000 ) ( 1.070000 5.300000 ) ;
	END
  END match0_o[16]
  PIN match0_o[17]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 5.400000 ) ( 1.070000 5.500000 ) ;
	END
  END match0_o[17]
  PIN match0_o[18]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 5.600000 ) ( 1.070000 5.700000 ) ;
	END
  END match0_o[18]
  PIN match0_o[19]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 5.800000 ) ( 1.070000 5.900000 ) ;
	END
  END match0_o[19]
  PIN match0_o[20]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 6.000000 ) ( 1.070000 6.100000 ) ;
	END
  END match0_o[20]
  PIN match0_o[21]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 6.200000 ) ( 1.070000 6.300000 ) ;
	END
  END match0_o[21]
  PIN match0_o[22]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 6.400000 ) ( 1.070000 6.500000 ) ;
	END
  END match0_o[22]
  PIN match0_o[23]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 6.600000 ) ( 1.070000 6.700000 ) ;
	END
  END match0_o[23]
  PIN match0_o[24]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 6.800000 ) ( 1.070000 6.900000 ) ;
	END
  END match0_o[24]
  PIN match0_o[25]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 7.000000 ) ( 1.070000 7.100000 ) ;
	END
  END match0_o[25]
  PIN match0_o[26]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 7.200000 ) ( 1.070000 7.300000 ) ;
	END
  END match0_o[26]
  PIN match0_o[27]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 7.400000 ) ( 1.070000 7.500000 ) ;
	END
  END match0_o[27]
  PIN match0_o[28]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 7.600000 ) ( 1.070000 7.700000 ) ;
	END
  END match0_o[28]
  PIN match0_o[29]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 7.800000 ) ( 1.070000 7.900000 ) ;
	END
  END match0_o[29]
  PIN match0_o[30]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 8.000000 ) ( 1.070000 8.100000 ) ;
	END
  END match0_o[30]
  PIN match0_o[31]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 8.200000 ) ( 1.070000 8.300000 ) ;
	END
  END match0_o[31]
  PIN match1_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 8.400000 ) ( 1.070000 8.500000 ) ;
	END
  END match1_o[0]
  PIN match1_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 8.600000 ) ( 1.070000 8.700000 ) ;
	END
  END match1_o[1]
  PIN match1_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 8.800000 ) ( 1.070000 8.900000 ) ;
	END
  END match1_o[2]
  PIN match1_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 9.000000 ) ( 1.070000 9.100000 ) ;
	END
  END match1_o[3]
  PIN match1_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 9.200000 ) ( 1.070000 9.300000 ) ;
	END
  END match1_o[4]
  PIN match1_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 9.400000 ) ( 1.070000 9.500000 ) ;
	END
  END match1_o[5]
  PIN match1_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 9.600000 ) ( 1.070000 9.700000 ) ;
	END
  END match1_o[6]
  PIN match1_o[7]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 9.800000 ) ( 1.070000 9.900000 ) ;
	END
  END match1_o[7]
  PIN match1_o[8]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 10.000000 ) ( 1.070000 10.100000 ) ;
	END
  END match1_o[8]
  PIN match1_o[9]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 10.200000 ) ( 1.070000 10.300000 ) ;
	END
  END match1_o[9]
  PIN match1_o[10]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 10.400000 ) ( 1.070000 10.500000 ) ;
	END
  END match1_o[10]
  PIN match1_o[11]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 10.600000 ) ( 1.070000 10.700000 ) ;
	END
  END match1_o[11]
  PIN match1_o[12]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 10.800000 ) ( 1.070000 10.900000 ) ;
	END
  END match1_o[12]
  PIN match1_o[13]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 11.000000 ) ( 1.070000 11.100000 ) ;
	END
  END match1_o[13]
  PIN match1_o[14]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 11.200000 ) ( 1.070000 11.300000 ) ;
	END
  END match1_o[14]
  PIN match1_o[15]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 11.400000 ) ( 1.070000 11.500000 ) ;
	END
  END match1_o[15]
  PIN match1_o[16]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 11.600000 ) ( 1.070000 11.700000 ) ;
	END
  END match1_o[16]
  PIN match1_o[17]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 11.800000 ) ( 1.070000 11.900000 ) ;
	END
  END match1_o[17]
  PIN match1_o[18]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 12.000000 ) ( 1.070000 12.100000 ) ;
	END
  END match1_o[18]
  PIN match1_o[19]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 12.200000 ) ( 1.070000 12.300000 ) ;
	END
  END match1_o[19]
  PIN match1_o[20]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 12.400000 ) ( 1.070000 12.500000 ) ;
	END
  END match1_o[20]
  PIN match1_o[21]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 12.600000 ) ( 1.070000 12.700000 ) ;
	END
  END match1_o[21]
  PIN match1_o[22]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 12.800000 ) ( 1.070000 12.900000 ) ;
	END
  END match1_o[22]
  PIN match1_o[23]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 13.000000 ) ( 1.070000 13.100000 ) ;
	END
  END match1_o[23]
  PIN match1_o[24]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 13.200000 ) ( 1.070000 13.300000 ) ;
	END
  END match1_o[24]
  PIN match1_o[25]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 13.400000 ) ( 1.070000 13.500000 ) ;
	END
  END match1_o[25]
  PIN match1_o[26]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 13.600000 ) ( 1.070000 13.700000 ) ;
	END
  END match1_o[26]
  PIN match1_o[27]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 13.800000 ) ( 1.070000 13.900000 ) ;
	END
  END match1_o[27]
  PIN match1_o[28]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 14.000000 ) ( 1.070000 14.100000 ) ;
	END
  END match1_o[28]
  PIN match1_o[29]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 14.200000 ) ( 1.070000 14.300000 ) ;
	END
  END match1_o[29]
  PIN match1_o[30]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 14.400000 ) ( 1.070000 14.500000 ) ;
	END
  END match1_o[30]
  PIN match1_o[31]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 14.600000 ) ( 1.070000 14.700000 ) ;
	END
  END match1_o[31]
  PIN match2_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 2.000000 ) ( 33.070000 2.100000 ) ;
	END
  END match2_o[0]
  PIN match2_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 2.200000 ) ( 33.070000 2.300000 ) ;
	END
  END match2_o[1]
  PIN match2_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 2.400000 ) ( 33.070000 2.500000 ) ;
	END
  END match2_o[2]
  PIN match2_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 2.600000 ) ( 33.070000 2.700000 ) ;
	END
  END match2_o[3]
  PIN match2_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 2.800000 ) ( 33.070000 2.900000 ) ;
	END
  END match2_o[4]
  PIN match2_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 3.000000 ) ( 33.070000 3.100000 ) ;
	END
  END match2_o[5]
  PIN match2_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 3.200000 ) ( 33.070000 3.300000 ) ;
	END
  END match2_o[6]
  PIN match2_o[7]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 3.400000 ) ( 33.070000 3.500000 ) ;
	END
  END match2_o[7]
  PIN match2_o[8]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 3.600000 ) ( 33.070000 3.700000 ) ;
	END
  END match2_o[8]
  PIN match2_o[9]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 3.800000 ) ( 33.070000 3.900000 ) ;
	END
  END match2_o[9]
  PIN match2_o[10]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 4.000000 ) ( 33.070000 4.100000 ) ;
	END
  END match2_o[10]
  PIN match2_o[11]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 4.200000 ) ( 33.070000 4.300000 ) ;
	END
  END match2_o[11]
  PIN match2_o[12]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 4.400000 ) ( 33.070000 4.500000 ) ;
	END
  END match2_o[12]
  PIN match2_o[13]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 4.600000 ) ( 33.070000 4.700000 ) ;
	END
  END match2_o[13]
  PIN match2_o[14]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 4.800000 ) ( 33.070000 4.900000 ) ;
	END
  END match2_o[14]
  PIN match2_o[15]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 5.000000 ) ( 33.070000 5.100000 ) ;
	END
  END match2_o[15]
  PIN match2_o[16]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 5.200000 ) ( 33.070000 5.300000 ) ;
	END
  END match2_o[16]
  PIN match2_o[17]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 5.400000 ) ( 33.070000 5.500000 ) ;
	END
  END match2_o[17]
  PIN match2_o[18]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 5.600000 ) ( 33.070000 5.700000 ) ;
	END
  END match2_o[18]
  PIN match2_o[19]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 5.800000 ) ( 33.070000 5.900000 ) ;
	END
  END match2_o[19]
  PIN match2_o[20]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 6.000000 ) ( 33.070000 6.100000 ) ;
	END
  END match2_o[20]
  PIN match2_o[21]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 6.200000 ) ( 33.070000 6.300000 ) ;
	END
  END match2_o[21]
  PIN match2_o[22]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 6.400000 ) ( 33.070000 6.500000 ) ;
	END
  END match2_o[22]
  PIN match2_o[23]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 6.600000 ) ( 33.070000 6.700000 ) ;
	END
  END match2_o[23]
  PIN match2_o[24]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 6.800000 ) ( 33.070000 6.900000 ) ;
	END
  END match2_o[24]
  PIN match2_o[25]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 7.000000 ) ( 33.070000 7.100000 ) ;
	END
  END match2_o[25]
  PIN match2_o[26]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 7.200000 ) ( 33.070000 7.300000 ) ;
	END
  END match2_o[26]
  PIN match2_o[27]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 7.400000 ) ( 33.070000 7.500000 ) ;
	END
  END match2_o[27]
  PIN match2_o[28]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 7.600000 ) ( 33.070000 7.700000 ) ;
	END
  END match2_o[28]
  PIN match2_o[29]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 7.800000 ) ( 33.070000 7.900000 ) ;
	END
  END match2_o[29]
  PIN match2_o[30]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 8.000000 ) ( 33.070000 8.100000 ) ;
	END
  END match2_o[30]
  PIN match2_o[31]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 8.200000 ) ( 33.070000 8.300000 ) ;
	END
  END match2_o[31]
  PIN match3_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 8.400000 ) ( 33.070000 8.500000 ) ;
	END
  END match3_o[0]
  PIN match3_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 8.600000 ) ( 33.070000 8.700000 ) ;
	END
  END match3_o[1]
  PIN match3_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 8.800000 ) ( 33.070000 8.900000 ) ;
	END
  END match3_o[2]
  PIN match3_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 9.000000 ) ( 33.070000 9.100000 ) ;
	END
  END match3_o[3]
  PIN match3_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 9.200000 ) ( 33.070000 9.300000 ) ;
	END
  END match3_o[4]
  PIN match3_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 9.400000 ) ( 33.070000 9.500000 ) ;
	END
  END match3_o[5]
  PIN match3_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 9.600000 ) ( 33.070000 9.700000 ) ;
	END
  END match3_o[6]
  PIN match3_o[7]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 9.800000 ) ( 33.070000 9.900000 ) ;
	END
  END match3_o[7]
  PIN match3_o[8]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 10.000000 ) ( 33.070000 10.100000 ) ;
	END
  END match3_o[8]
  PIN match3_o[9]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 10.200000 ) ( 33.070000 10.300000 ) ;
	END
  END match3_o[9]
  PIN match3_o[10]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 10.400000 ) ( 33.070000 10.500000 ) ;
	END
  END match3_o[10]
  PIN match3_o[11]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 10.600000 ) ( 33.070000 10.700000 ) ;
	END
  END match3_o[11]
  PIN match3_o[12]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 10.800000 ) ( 33.070000 10.900000 ) ;
	END
  END match3_o[12]
  PIN match3_o[13]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 11.000000 ) ( 33.070000 11.100000 ) ;
	END
  END match3_o[13]
  PIN match3_o[14]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 11.200000 ) ( 33.070000 11.300000 ) ;
	END
  END match3_o[14]
  PIN match3_o[15]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 11.400000 ) ( 33.070000 11.500000 ) ;
	END
  END match3_o[15]
  PIN match3_o[16]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 11.600000 ) ( 33.070000 11.700000 ) ;
	END
  END match3_o[16]
  PIN match3_o[17]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 11.800000 ) ( 33.070000 11.900000 ) ;
	END
  END match3_o[17]
  PIN match3_o[18]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 12.000000 ) ( 33.070000 12.100000 ) ;
	END
  END match3_o[18]
  PIN match3_o[19]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 12.200000 ) ( 33.070000 12.300000 ) ;
	END
  END match3_o[19]
  PIN match3_o[20]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 12.400000 ) ( 33.070000 12.500000 ) ;
	END
  END match3_o[20]
  PIN match3_o[21]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 12.600000 ) ( 33.070000 12.700000 ) ;
	END
  END match3_o[21]
  PIN match3_o[22]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 12.800000 ) ( 33.070000 12.900000 ) ;
	END
  END match3_o[22]
  PIN match3_o[23]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 13.000000 ) ( 33.070000 13.100000 ) ;
	END
  END match3_o[23]
  PIN match3_o[24]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 13.200000 ) ( 33.070000 13.300000 ) ;
	END
  END match3_o[24]
  PIN match3_o[25]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 13.400000 ) ( 33.070000 13.500000 ) ;
	END
  END match3_o[25]
  PIN match3_o[26]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 13.600000 ) ( 33.070000 13.700000 ) ;
	END
  END match3_o[26]
  PIN match3_o[27]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 13.800000 ) ( 33.070000 13.900000 ) ;
	END
  END match3_o[27]
  PIN match3_o[28]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 14.000000 ) ( 33.070000 14.100000 ) ;
	END
  END match3_o[28]
  PIN match3_o[29]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 14.200000 ) ( 33.070000 14.300000 ) ;
	END
  END match3_o[29]
  PIN match3_o[30]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 14.400000 ) ( 33.070000 14.500000 ) ;
	END
  END match3_o[30]
  PIN match3_o[31]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 14.600000 ) ( 33.070000 14.700000 ) ;
	END
  END match3_o[31]

  OBS
	 LAYER metal1 ;
	RECT ( 0 0 ) ( 34.000000 91.000000 ) ;
  END
  END CAM_4R4W_src0cam

END LIBRARY
