============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 13:20:47 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (956 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2239 instances
RUN-0007 : 877 luts, 1176 seqs, 121 mslices, 31 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2432 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1933 nets have 2 pins
RUN-1001 : 341 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     57      
RUN-1001 :   No   |  No   |  Yes  |     154     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |     16      
RUN-1001 :   Yes  |  No   |  Yes  |     920     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  33   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 37
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2237 instances, 877 luts, 1176 seqs, 152 slices, 31 macros(152 instances: 121 mslices 31 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1098 pins
PHY-0007 : Cell area utilization is 20%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 306719
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 20%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 205205, overlap = 3.1875
PHY-3002 : Step(2): len = 164832, overlap = 2.90625
PHY-3002 : Step(3): len = 114669, overlap = 17.6875
PHY-3002 : Step(4): len = 103774, overlap = 26.9062
PHY-3002 : Step(5): len = 78596, overlap = 37.1875
PHY-3002 : Step(6): len = 74885.6, overlap = 42.0625
PHY-3002 : Step(7): len = 64560.7, overlap = 45.375
PHY-3002 : Step(8): len = 62345.5, overlap = 47.5625
PHY-3002 : Step(9): len = 61246.7, overlap = 47.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39004e-05
PHY-3002 : Step(10): len = 57836.6, overlap = 45.4062
PHY-3002 : Step(11): len = 57519.4, overlap = 46.8438
PHY-3002 : Step(12): len = 57843.5, overlap = 42.4688
PHY-3002 : Step(13): len = 59993.4, overlap = 29.1562
PHY-3002 : Step(14): len = 58493.9, overlap = 25.4062
PHY-3002 : Step(15): len = 56835.4, overlap = 28.5625
PHY-3002 : Step(16): len = 54314.1, overlap = 29.4688
PHY-3002 : Step(17): len = 53102.3, overlap = 26.0625
PHY-3002 : Step(18): len = 53121.7, overlap = 26.5312
PHY-3002 : Step(19): len = 52362.4, overlap = 25.9688
PHY-3002 : Step(20): len = 52362.4, overlap = 25.9688
PHY-3002 : Step(21): len = 51876.8, overlap = 27.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.78007e-05
PHY-3002 : Step(22): len = 51985.2, overlap = 27.0938
PHY-3002 : Step(23): len = 52051.2, overlap = 26.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.53641e-05
PHY-3002 : Step(24): len = 52588.2, overlap = 27.7812
PHY-3002 : Step(25): len = 52922.4, overlap = 27.8125
PHY-3002 : Step(26): len = 53862.2, overlap = 23.9688
PHY-3002 : Step(27): len = 54559.9, overlap = 25.5312
PHY-3002 : Step(28): len = 55484.1, overlap = 22.2188
PHY-3002 : Step(29): len = 54320, overlap = 24.2812
PHY-3002 : Step(30): len = 54145.4, overlap = 24.2812
PHY-3002 : Step(31): len = 53845.6, overlap = 25.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000110728
PHY-3002 : Step(32): len = 53712.5, overlap = 25.4062
PHY-3002 : Step(33): len = 53720.9, overlap = 25.5
PHY-3002 : Step(34): len = 53769, overlap = 25.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000221456
PHY-3002 : Step(35): len = 53894.1, overlap = 24.8125
PHY-3002 : Step(36): len = 53912.7, overlap = 24.9062
PHY-3002 : Step(37): len = 54663.6, overlap = 24.0625
PHY-3002 : Step(38): len = 54821.7, overlap = 23.5312
PHY-3002 : Step(39): len = 54722.3, overlap = 23.2188
PHY-3002 : Step(40): len = 54154.9, overlap = 22.625
PHY-3002 : Step(41): len = 54062.8, overlap = 22.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003836s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.14665e-06
PHY-3002 : Step(42): len = 54054.7, overlap = 59
PHY-3002 : Step(43): len = 55077, overlap = 60.875
PHY-3002 : Step(44): len = 48544.2, overlap = 77.8125
PHY-3002 : Step(45): len = 48653.5, overlap = 91.8438
PHY-3002 : Step(46): len = 46394.2, overlap = 101.625
PHY-3002 : Step(47): len = 42136.8, overlap = 103.062
PHY-3002 : Step(48): len = 43335.4, overlap = 102.969
PHY-3002 : Step(49): len = 44504.6, overlap = 102.719
PHY-3002 : Step(50): len = 42674.2, overlap = 103.312
PHY-3002 : Step(51): len = 40666.8, overlap = 101
PHY-3002 : Step(52): len = 41614.9, overlap = 99.5625
PHY-3002 : Step(53): len = 41377.3, overlap = 98.625
PHY-3002 : Step(54): len = 40715.2, overlap = 94.8125
PHY-3002 : Step(55): len = 39877.7, overlap = 94.875
PHY-3002 : Step(56): len = 40708.5, overlap = 92.5625
PHY-3002 : Step(57): len = 39971.8, overlap = 84.5
PHY-3002 : Step(58): len = 40488, overlap = 81.5312
PHY-3002 : Step(59): len = 38610.7, overlap = 82.8438
PHY-3002 : Step(60): len = 37764.1, overlap = 90.1562
PHY-3002 : Step(61): len = 38354.6, overlap = 92.9062
PHY-3002 : Step(62): len = 36179.7, overlap = 96.875
PHY-3002 : Step(63): len = 36219, overlap = 93.0625
PHY-3002 : Step(64): len = 34697.8, overlap = 77.75
PHY-3002 : Step(65): len = 33589.7, overlap = 73.0312
PHY-3002 : Step(66): len = 33333, overlap = 70.9375
PHY-3002 : Step(67): len = 31487.2, overlap = 72.8438
PHY-3002 : Step(68): len = 30228.2, overlap = 77.4688
PHY-3002 : Step(69): len = 29313.6, overlap = 87.1875
PHY-3002 : Step(70): len = 29258, overlap = 93.8438
PHY-3002 : Step(71): len = 28794.7, overlap = 97.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.29331e-06
PHY-3002 : Step(72): len = 28016, overlap = 94.5938
PHY-3002 : Step(73): len = 28406.5, overlap = 93.1875
PHY-3002 : Step(74): len = 29958.3, overlap = 86.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25866e-05
PHY-3002 : Step(75): len = 29297.6, overlap = 80.5312
PHY-3002 : Step(76): len = 31456.1, overlap = 78.6875
PHY-3002 : Step(77): len = 33954.5, overlap = 72.5625
PHY-3002 : Step(78): len = 33432.9, overlap = 65.9062
PHY-3002 : Step(79): len = 30040.8, overlap = 66.7812
PHY-3002 : Step(80): len = 30227, overlap = 67.7812
PHY-3002 : Step(81): len = 30779, overlap = 66.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.51732e-05
PHY-3002 : Step(82): len = 32129.8, overlap = 53.5
PHY-3002 : Step(83): len = 32766.2, overlap = 51.1875
PHY-3002 : Step(84): len = 32704.6, overlap = 36.0625
PHY-3002 : Step(85): len = 33653.4, overlap = 31.7812
PHY-3002 : Step(86): len = 33697.1, overlap = 32.6875
PHY-3002 : Step(87): len = 33128.7, overlap = 35.2812
PHY-3002 : Step(88): len = 33434.9, overlap = 38.5
PHY-3002 : Step(89): len = 33492.7, overlap = 39.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.03465e-05
PHY-3002 : Step(90): len = 33586.3, overlap = 34.0938
PHY-3002 : Step(91): len = 34320.3, overlap = 34.8125
PHY-3002 : Step(92): len = 34952.5, overlap = 33.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000100693
PHY-3002 : Step(93): len = 36211.8, overlap = 33.9062
PHY-3002 : Step(94): len = 37250.1, overlap = 32.4062
PHY-3002 : Step(95): len = 38465.4, overlap = 24.2188
PHY-3002 : Step(96): len = 38113.6, overlap = 20.6875
PHY-3002 : Step(97): len = 36554.9, overlap = 20.2188
PHY-3002 : Step(98): len = 36035.1, overlap = 20.7812
PHY-3002 : Step(99): len = 35742.9, overlap = 20.3125
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.11476e-05
PHY-3002 : Step(100): len = 37500.8, overlap = 86.7188
PHY-3002 : Step(101): len = 38855, overlap = 84.3125
PHY-3002 : Step(102): len = 38366.2, overlap = 89.9375
PHY-3002 : Step(103): len = 35745.1, overlap = 88.5938
PHY-3002 : Step(104): len = 35873.8, overlap = 87.4375
PHY-3002 : Step(105): len = 34691.7, overlap = 85.6875
PHY-3002 : Step(106): len = 34349.1, overlap = 90.4062
PHY-3002 : Step(107): len = 33698.3, overlap = 91.1562
PHY-3002 : Step(108): len = 32392.4, overlap = 95.2188
PHY-3002 : Step(109): len = 32473.3, overlap = 98.0625
PHY-3002 : Step(110): len = 32627.1, overlap = 97.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.22952e-05
PHY-3002 : Step(111): len = 33995, overlap = 80.7812
PHY-3002 : Step(112): len = 34854.8, overlap = 79.4062
PHY-3002 : Step(113): len = 34529.1, overlap = 75.6875
PHY-3002 : Step(114): len = 33893.5, overlap = 71.8438
PHY-3002 : Step(115): len = 33806.6, overlap = 71.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.45905e-05
PHY-3002 : Step(116): len = 34306.6, overlap = 68.4688
PHY-3002 : Step(117): len = 34779.9, overlap = 67.4062
PHY-3002 : Step(118): len = 35498.2, overlap = 67.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000169121
PHY-3002 : Step(119): len = 35523.5, overlap = 65.9688
PHY-3002 : Step(120): len = 36134.7, overlap = 64.4688
PHY-3002 : Step(121): len = 37179.5, overlap = 62.2812
PHY-3002 : Step(122): len = 37315.2, overlap = 60.7188
PHY-3002 : Step(123): len = 37309.6, overlap = 61.2812
PHY-3002 : Step(124): len = 37279.4, overlap = 61.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000337375
PHY-3002 : Step(125): len = 37422.2, overlap = 59.875
PHY-3002 : Step(126): len = 37560.4, overlap = 59.25
PHY-3002 : Step(127): len = 38219.9, overlap = 61.4062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000545873
PHY-3002 : Step(128): len = 38386.7, overlap = 60.5312
PHY-3002 : Step(129): len = 38652.5, overlap = 61.9688
PHY-3002 : Step(130): len = 39139.6, overlap = 61.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 61.50 peak overflow 1.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2432.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 57464, over cnt = 337(3%), over = 1140, worst = 14
PHY-1001 : End global iterations;  0.208646s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (37.4%)

PHY-1001 : Congestion index: top1 = 51.94, top5 = 42.59, top10 = 36.44, top15 = 32.24.
PHY-1001 : End incremental global routing;  0.242700s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (45.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11069, tnet num: 2430, tinst num: 2237, tnode num: 15484, tedge num: 17739.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.399066s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (35.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.690842s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (38.4%)

OPT-1001 : Current memory(MB): used = 187, reserve = 158, peak = 187.
OPT-1001 : End physical optimization;  0.714836s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (37.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 877 LUT to BLE ...
SYN-4008 : Packed 877 LUT and 177 SEQ to BLE.
SYN-4003 : Packing 999 remaining SEQ's ...
SYN-4005 : Packed 654 SEQ with LUT/SLICE
SYN-4006 : 71 single LUT's are left
SYN-4006 : 345 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 1222/1478 primitive instances ...
PHY-3001 : End packing;  0.156339s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (60.0%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 931 instances
RUN-1001 : 448 mslices, 449 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2277 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1734 nets have 2 pins
RUN-1001 : 370 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 929 instances, 897 slices, 31 macros(152 instances: 121 mslices 31 lslices)
PHY-3001 : Cell area utilization is 37%
PHY-3001 : After packing: Len = 43882, Over = 88.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 37%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.17108e-05
PHY-3002 : Step(131): len = 41234.3, overlap = 86.5
PHY-3002 : Step(132): len = 40897.9, overlap = 89.5
PHY-3002 : Step(133): len = 40408.2, overlap = 90
PHY-3002 : Step(134): len = 39267.4, overlap = 91.5
PHY-3002 : Step(135): len = 39196.4, overlap = 91.75
PHY-3002 : Step(136): len = 38948.1, overlap = 93
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.34216e-05
PHY-3002 : Step(137): len = 40210.9, overlap = 86.25
PHY-3002 : Step(138): len = 40518, overlap = 85.25
PHY-3002 : Step(139): len = 40526.3, overlap = 82
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.67134e-05
PHY-3002 : Step(140): len = 41420.8, overlap = 80.25
PHY-3002 : Step(141): len = 42312.2, overlap = 77
PHY-3002 : Step(142): len = 42878.7, overlap = 75.5
PHY-3002 : Step(143): len = 43138.6, overlap = 76.5
PHY-3002 : Step(144): len = 43422.4, overlap = 75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000130896
PHY-3002 : Step(145): len = 44204.1, overlap = 73.25
PHY-3002 : Step(146): len = 45273.4, overlap = 71
PHY-3002 : Step(147): len = 45931.1, overlap = 68.75
PHY-3002 : Step(148): len = 46236.8, overlap = 65.25
PHY-3002 : Step(149): len = 46418, overlap = 67.25
PHY-3002 : Step(150): len = 46507.3, overlap = 68.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000234766
PHY-3002 : Step(151): len = 47342.5, overlap = 66.75
PHY-3002 : Step(152): len = 48129.2, overlap = 68.75
PHY-3002 : Step(153): len = 48465.4, overlap = 66.75
PHY-3002 : Step(154): len = 48866.1, overlap = 68
PHY-3002 : Step(155): len = 49359.3, overlap = 61.5
PHY-3002 : Step(156): len = 49763.8, overlap = 62
PHY-3002 : Step(157): len = 50028, overlap = 58
PHY-3002 : Step(158): len = 50295.1, overlap = 58
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.292871s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (32.0%)

PHY-3001 : Trial Legalized: Len = 61732
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 36%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000113742
PHY-3002 : Step(159): len = 52881.6, overlap = 42.25
PHY-3002 : Step(160): len = 51815.3, overlap = 48.75
PHY-3002 : Step(161): len = 49945.6, overlap = 50.5
PHY-3002 : Step(162): len = 48984.1, overlap = 53.75
PHY-3002 : Step(163): len = 48542.6, overlap = 52.5
PHY-3002 : Step(164): len = 48359.8, overlap = 52.5
PHY-3002 : Step(165): len = 48022.3, overlap = 54.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000226691
PHY-3002 : Step(166): len = 48623.3, overlap = 54.25
PHY-3002 : Step(167): len = 48933.1, overlap = 52
PHY-3002 : Step(168): len = 48938.6, overlap = 52.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000366785
PHY-3002 : Step(169): len = 49325.4, overlap = 52.25
PHY-3002 : Step(170): len = 50682.4, overlap = 49.75
PHY-3002 : Step(171): len = 51231.8, overlap = 48
PHY-3002 : Step(172): len = 51243.7, overlap = 48.75
PHY-3002 : Step(173): len = 51297.3, overlap = 45.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004679s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 55534, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 930 tiles.
PHY-3001 : End spreading;  0.006221s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 11 instances has been re-located, deltaX = 2, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 55834, Over = 0
RUN-1003 : finish command "place" in  5.877008s wall, 1.281250s user + 0.250000s system = 1.531250s CPU (26.1%)

RUN-1004 : used memory is 169 MB, reserved memory is 139 MB, peak memory is 187 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 931 instances
RUN-1001 : 448 mslices, 449 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2277 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1734 nets have 2 pins
RUN-1001 : 370 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 9697, tnet num: 2275, tinst num: 929, tnode num: 12876, tedge num: 15835.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 448 mslices, 449 lslices, 27 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2275 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1466 clock pins, and constraint 3173 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 77320, over cnt = 324(2%), over = 455, worst = 6
PHY-1002 : len = 79560, over cnt = 147(1%), over = 182, worst = 4
PHY-1002 : len = 82112, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 82176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.414246s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (37.7%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 40.80, top10 = 36.09, top15 = 33.39.
PHY-1001 : End global routing;  0.467337s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (40.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 229, reserve = 200, peak = 229.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 315, reserve = 288, peak = 315.
PHY-1001 : End build detailed router design. 1.855326s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (36.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 20792, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.239670s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (32.6%)

PHY-1001 : Current memory(MB): used = 327, reserve = 300, peak = 327.
PHY-1001 : End phase 1; 0.241624s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (32.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 80% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 266576, over cnt = 555(0%), over = 583, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 329, reserve = 302, peak = 329.
PHY-1001 : End initial routed; 2.579962s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (34.5%)

PHY-1001 : Current memory(MB): used = 329, reserve = 302, peak = 329.
PHY-1001 : End phase 2; 2.580014s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (34.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 241160, over cnt = 157(0%), over = 157, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.565462s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (38.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 240000, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.431408s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (39.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 240032, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.083103s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 240176, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.050558s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 224 feed throughs used by 111 nets
PHY-1001 : End commit to database; 0.329310s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (42.7%)

PHY-1001 : Current memory(MB): used = 343, reserve = 317, peak = 343.
PHY-1001 : End phase 3; 2.520487s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (37.8%)

PHY-1003 : Routed, final wirelength = 240176
PHY-1001 : Current memory(MB): used = 344, reserve = 318, peak = 344.
PHY-1001 : End export database. 0.008620s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.321727s wall, 2.593750s user + 0.015625s system = 2.609375s CPU (35.6%)

RUN-1003 : finish command "route" in  8.302781s wall, 2.937500s user + 0.015625s system = 2.953125s CPU (35.6%)

RUN-1004 : used memory is 292 MB, reserved memory is 267 MB, peak memory is 344 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     1230   out of   5824   21.12%
#reg                     1177   out of   5824   20.21%
#le                      1574
  #lut only               397   out of   1574   25.22%
  #reg only               344   out of   1574   21.86%
  #lut&reg                833   out of   1574   52.92%
#dsp                        1   out of     10   10.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     0
  #oreg                     5
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                                              Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf                                                        GCLK               pll                u_pll/pll_inst.clkc0    589
#2        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk    GCLK               pll                u_pll/pll_inst.clkc1    147
#3        I_clk_25m_dup_1                                                       GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       NONE     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        NONE     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        NONE     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        NONE     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance               |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                    |fpga_top           |1574   |1078    |152     |1183    |0       |1       |
|  u_ahb_foc_controller |ahb_foc_controller |1566   |1074    |148     |1175    |0       |1       |
|    u_foc_controller   |foc_controller     |606    |411     |148     |226     |0       |1       |
|      u_adc_ad7928     |adc_ad7928         |55     |51      |4       |24      |0       |0       |
|      u_as5600_encoder |as5600_encoder     |275    |177     |85      |61      |0       |1       |
|        u_as5600_read  |i2c_register_read  |275    |177     |85      |61      |0       |0       |
|      u_hall_encoder   |hall_encoder       |181    |118     |33      |103     |0       |0       |
|        u_divider      |Divider            |108    |69      |18      |67      |0       |0       |
|  u_mcu                |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                |pll                |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1713  
    #2          2       205   
    #3          3       127   
    #4          4        37   
    #5        5-10       66   
    #6        11-50      93   
    #7       51-100      2    
    #8       101-500     4    
    #9        >500       1    
  Average     2.96            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 929
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 2277, pip num: 21764
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 224
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 721 valid insts, and 58277 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  2.220915s wall, 8.406250s user + 0.046875s system = 8.453125s CPU (380.6%)

RUN-1004 : used memory is 292 MB, reserved memory is 270 MB, peak memory is 477 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_132047.log"
