This is a team project by Akhil Jain and Shubham Jain.
The project is about designing a Single cycle CPU.
The poject aims to design a Single cycle CPU and code it in verilog.
