# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Aug 8 2020 19:42:31

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_LED_1
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_LED_1
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 187.36 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            34663       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       3662         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
o_LED_1    i_Clk       9084          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -148        i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
o_LED_1    i_Clk       8637                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 187.36 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_8_LC_6_8_7/sr
Capture Clock    : de_inst.r_counter_8_LC_6_8_7/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__159/I                                                     SRMux                          0              7052  34663  RISE       1
I__159/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_8_LC_6_8_7/sr                              LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_8_LC_6_8_7/sr
Capture Clock    : de_inst.r_counter_8_LC_6_8_7/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__159/I                                                     SRMux                          0              7052  34663  RISE       1
I__159/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_8_LC_6_8_7/sr                              LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3662


Data Path Delay                5840
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3662

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                                   Falling_dect               0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                                   IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__84/I                                                      Odrv12                     0      1127               RISE  1       
I__84/O                                                      Odrv12                     491    1618               RISE  1       
I__85/I                                                      Span12Mux_v                0      1618               RISE  1       
I__85/O                                                      Span12Mux_v                491    2109               RISE  1       
I__87/I                                                      Sp12to4                    0      2109               RISE  1       
I__87/O                                                      Sp12to4                    428    2537               RISE  1       
I__89/I                                                      LocalMux                   0      2537               RISE  1       
I__89/O                                                      LocalMux                   330    2867               RISE  1       
I__91/I                                                      InMux                      0      2867               RISE  1       
I__91/O                                                      InMux                      259    3126               RISE  1       
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in1                LogicCell40_SEQ_MODE_0000  0      3126               RISE  1       
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000  400    3526               RISE  1       
I__48/I                                                      Odrv12                     0      3526               RISE  1       
I__48/O                                                      Odrv12                     491    4017               RISE  1       
I__49/I                                                      LocalMux                   0      4017               RISE  1       
I__49/O                                                      LocalMux                   330    4346               RISE  1       
I__50/I                                                      IoInMux                    0      4346               RISE  1       
I__50/O                                                      IoInMux                    259    4606               RISE  1       
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4606               RISE  1       
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    5223               RISE  18      
I__157/I                                                     gio2CtrlBuf                0      5223               RISE  1       
I__157/O                                                     gio2CtrlBuf                0      5223               RISE  1       
I__158/I                                                     GlobalMux                  0      5223               RISE  1       
I__158/O                                                     GlobalMux                  154    5377               RISE  1       
I__159/I                                                     SRMux                      0      5377               RISE  1       
I__159/O                                                     SRMux                      463    5840               RISE  1       
de_inst.r_counter_8_LC_6_8_7/sr                              LogicCell40_SEQ_MODE_1000  0      5840               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Falling_dect               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__162/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__162/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__163/I                                            GlobalMux                  0      1918               RISE  1       
I__163/O                                            GlobalMux                  154    2073               RISE  1       
I__164/I                                            ClkMux                     0      2073               RISE  1       
I__164/O                                            ClkMux                     309    2381               RISE  1       
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9084


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6163
---------------------------- ------
Clock To Out Delay             9084

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Falling_dect               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__162/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__162/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__163/I                                            GlobalMux                  0      1918               RISE  1       
I__163/O                                            GlobalMux                  154    2073               RISE  1       
I__165/I                                            ClkMux                     0      2073               RISE  1       
I__165/O                                            ClkMux                     309    2381               RISE  1       
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_1_LC_6_7_5/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__70/I                            Odrv12                     0      2921               FALL  1       
I__70/O                            Odrv12                     540    3461               FALL  1       
I__72/I                            Sp12to4                    0      3461               FALL  1       
I__72/O                            Sp12to4                    449    3910               FALL  1       
I__73/I                            IoSpan4Mux                 0      3910               FALL  1       
I__73/O                            IoSpan4Mux                 323    4233               FALL  1       
I__74/I                            LocalMux                   0      4233               FALL  1       
I__74/O                            LocalMux                   309    4541               FALL  1       
I__75/I                            IoInMux                    0      4541               FALL  1       
I__75/O                            IoInMux                    217    4759               FALL  1       
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4759               FALL  1       
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6996               FALL  1       
o_LED_1_obuf_iopad/DIN             IO_PAD                     0      6996               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   9084               FALL  1       
o_LED_1                            Falling_dect               0      9084               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -148


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2529
---------------------------- ------
Hold Time                      -148

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                            Falling_dect               0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT            IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__84/I                               Odrv12                     0      923                FALL  1       
I__84/O                               Odrv12                     540    1463               FALL  1       
I__85/I                               Span12Mux_v                0      1463               FALL  1       
I__85/O                               Span12Mux_v                540    2003               FALL  1       
I__86/I                               LocalMux                   0      2003               FALL  1       
I__86/O                               LocalMux                   309    2312               FALL  1       
I__88/I                               InMux                      0      2312               FALL  1       
I__88/O                               InMux                      217    2529               FALL  1       
I__90/I                               CascadeMux                 0      2529               FALL  1       
I__90/O                               CascadeMux                 0      2529               FALL  1       
de_inst.r_filtered_data_LC_6_7_1/in2  LogicCell40_SEQ_MODE_1000  0      2529               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Falling_dect               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__162/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__162/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__163/I                                            GlobalMux                  0      1918               RISE  1       
I__163/O                                            GlobalMux                  154    2073               RISE  1       
I__165/I                                            ClkMux                     0      2073               RISE  1       
I__165/O                                            ClkMux                     309    2381               RISE  1       
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8637


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5716
---------------------------- ------
Clock To Out Delay             8637

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Falling_dect               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__162/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__162/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__163/I                                            GlobalMux                  0      1918               RISE  1       
I__163/O                                            GlobalMux                  154    2073               RISE  1       
I__165/I                                            ClkMux                     0      2073               RISE  1       
I__165/O                                            ClkMux                     309    2381               RISE  1       
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_1_LC_6_7_5/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__70/I                            Odrv12                     0      2921               RISE  1       
I__70/O                            Odrv12                     491    3412               RISE  1       
I__72/I                            Sp12to4                    0      3412               RISE  1       
I__72/O                            Sp12to4                    428    3840               RISE  1       
I__73/I                            IoSpan4Mux                 0      3840               RISE  1       
I__73/O                            IoSpan4Mux                 288    4128               RISE  1       
I__74/I                            LocalMux                   0      4128               RISE  1       
I__74/O                            LocalMux                   330    4457               RISE  1       
I__75/I                            IoInMux                    0      4457               RISE  1       
I__75/O                            IoInMux                    259    4717               RISE  1       
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4717               RISE  1       
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6723               RISE  1       
o_LED_1_obuf_iopad/DIN             IO_PAD                     0      6723               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8637               RISE  1       
o_LED_1                            Falling_dect               0      8637               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_8_LC_6_8_7/sr
Capture Clock    : de_inst.r_counter_8_LC_6_8_7/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__159/I                                                     SRMux                          0              7052  34663  RISE       1
I__159/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_8_LC_6_8_7/sr                              LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_7_LC_6_8_6/sr
Capture Clock    : de_inst.r_counter_7_LC_6_8_6/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__159/I                                                     SRMux                          0              7052  34663  RISE       1
I__159/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_7_LC_6_8_6/sr                              LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_7_LC_6_8_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_6_LC_6_8_5/sr
Capture Clock    : de_inst.r_counter_6_LC_6_8_5/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__159/I                                                     SRMux                          0              7052  34663  RISE       1
I__159/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_6_LC_6_8_5/sr                              LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_6_LC_6_8_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_5_LC_6_8_4/sr
Capture Clock    : de_inst.r_counter_5_LC_6_8_4/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__159/I                                                     SRMux                          0              7052  34663  RISE       1
I__159/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_5_LC_6_8_4/sr                              LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_5_LC_6_8_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_4_LC_6_8_3/sr
Capture Clock    : de_inst.r_counter_4_LC_6_8_3/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__159/I                                                     SRMux                          0              7052  34663  RISE       1
I__159/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_4_LC_6_8_3/sr                              LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_4_LC_6_8_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_3_LC_6_8_2/sr
Capture Clock    : de_inst.r_counter_3_LC_6_8_2/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__159/I                                                     SRMux                          0              7052  34663  RISE       1
I__159/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_3_LC_6_8_2/sr                              LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_3_LC_6_8_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_2_LC_6_8_1/sr
Capture Clock    : de_inst.r_counter_2_LC_6_8_1/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__159/I                                                     SRMux                          0              7052  34663  RISE       1
I__159/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_2_LC_6_8_1/sr                              LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_2_LC_6_8_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_16_LC_6_9_7/sr
Capture Clock    : de_inst.r_counter_16_LC_6_9_7/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__160/I                                                     SRMux                          0              7052  34663  RISE       1
I__160/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_16_LC_6_9_7/sr                             LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_16_LC_6_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_15_LC_6_9_6/sr
Capture Clock    : de_inst.r_counter_15_LC_6_9_6/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__160/I                                                     SRMux                          0              7052  34663  RISE       1
I__160/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_15_LC_6_9_6/sr                             LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_15_LC_6_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_14_LC_6_9_5/sr
Capture Clock    : de_inst.r_counter_14_LC_6_9_5/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__160/I                                                     SRMux                          0              7052  34663  RISE       1
I__160/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_14_LC_6_9_5/sr                             LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_14_LC_6_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_13_LC_6_9_4/sr
Capture Clock    : de_inst.r_counter_13_LC_6_9_4/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__160/I                                                     SRMux                          0              7052  34663  RISE       1
I__160/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_13_LC_6_9_4/sr                             LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_13_LC_6_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_12_LC_6_9_3/sr
Capture Clock    : de_inst.r_counter_12_LC_6_9_3/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__160/I                                                     SRMux                          0              7052  34663  RISE       1
I__160/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_12_LC_6_9_3/sr                             LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_12_LC_6_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_11_LC_6_9_2/sr
Capture Clock    : de_inst.r_counter_11_LC_6_9_2/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__160/I                                                     SRMux                          0              7052  34663  RISE       1
I__160/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_11_LC_6_9_2/sr                             LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_11_LC_6_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_10_LC_6_9_1/sr
Capture Clock    : de_inst.r_counter_10_LC_6_9_1/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__160/I                                                     SRMux                          0              7052  34663  RISE       1
I__160/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_10_LC_6_9_1/sr                             LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_10_LC_6_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_9_LC_6_9_0/sr
Capture Clock    : de_inst.r_counter_9_LC_6_9_0/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__160/I                                                     SRMux                          0              7052  34663  RISE       1
I__160/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_9_LC_6_9_0/sr                              LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_0_LC_6_10_7/sr
Capture Clock    : de_inst.r_counter_0_LC_6_10_7/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__161/I                                                     SRMux                          0              7052  34663  RISE       1
I__161/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_0_LC_6_10_7/sr                             LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_0_LC_6_10_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_1_LC_6_10_4/sr
Capture Clock    : de_inst.r_counter_1_LC_6_10_4/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__161/I                                                     SRMux                          0              7052  34663  RISE       1
I__161/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_1_LC_6_10_4/sr                             LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_17_LC_6_10_0/sr
Capture Clock    : de_inst.r_counter_17_LC_6_10_0/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__114/I                                                     LocalMux                       0              2921  34663  RISE       1
I__114/O                                                     LocalMux                     330              3251  34663  RISE       1
I__117/I                                                     InMux                          0              3251  34663  RISE       1
I__117/O                                                     InMux                        259              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/in0                   LogicCell40_SEQ_MODE_0000      0              3510  34663  RISE       1
de_inst.r_counter_RNI8F1P1_10_LC_5_8_7/lcout                 LogicCell40_SEQ_MODE_0000    449              3959  34663  RISE       1
I__45/I                                                      LocalMux                       0              3959  34663  RISE       1
I__45/O                                                      LocalMux                     330              4289  34663  RISE       1
I__46/I                                                      InMux                          0              4289  34663  RISE       1
I__46/O                                                      InMux                        259              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/in3                   LogicCell40_SEQ_MODE_0000      0              4548  34663  RISE       1
de_inst.r_counter_RNIJIUG4_12_LC_5_8_1/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  34663  FALL       1
I__51/I                                                      CascadeMux                     0              4822  34663  FALL       1
I__51/O                                                      CascadeMux                     0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in2                LogicCell40_SEQ_MODE_0000      0              4822  34663  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    379              5201  34663  RISE       1
I__48/I                                                      Odrv12                         0              5201  34663  RISE       1
I__48/O                                                      Odrv12                       491              5692  34663  RISE       1
I__49/I                                                      LocalMux                       0              5692  34663  RISE       1
I__49/O                                                      LocalMux                     330              6021  34663  RISE       1
I__50/I                                                      IoInMux                        0              6021  34663  RISE       1
I__50/O                                                      IoInMux                      259              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6281  34663  RISE       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6898  34663  RISE      18
I__157/I                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__157/O                                                     gio2CtrlBuf                    0              6898  34663  RISE       1
I__158/I                                                     GlobalMux                      0              6898  34663  RISE       1
I__158/O                                                     GlobalMux                    154              7052  34663  RISE       1
I__161/I                                                     SRMux                          0              7052  34663  RISE       1
I__161/O                                                     SRMux                        463              7515  34663  RISE       1
de_inst.r_counter_17_LC_6_10_0/sr                            LogicCell40_SEQ_MODE_1000      0              7515  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_17_LC_6_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_17_LC_6_10_0/in3
Capture Clock    : de_inst.r_counter_17_LC_6_10_0/clk
Setup Constraint : 40000p
Path slack       : 35441p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
de_inst.r_counter_6_LC_6_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
de_inst.r_counter_6_LC_6_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
de_inst.r_counter_7_LC_6_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
de_inst.r_counter_7_LC_6_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
de_inst.r_counter_8_LC_6_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
de_inst.r_counter_8_LC_6_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitin                  ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitout                 ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
de_inst.r_counter_9_LC_6_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
de_inst.r_counter_9_LC_6_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
de_inst.r_counter_10_LC_6_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
de_inst.r_counter_10_LC_6_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
de_inst.r_counter_11_LC_6_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
de_inst.r_counter_11_LC_6_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
de_inst.r_counter_12_LC_6_9_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
de_inst.r_counter_12_LC_6_9_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
de_inst.r_counter_13_LC_6_9_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
de_inst.r_counter_13_LC_6_9_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
de_inst.r_counter_14_LC_6_9_5/carryin          LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
de_inst.r_counter_14_LC_6_9_5/carryout         LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
de_inst.r_counter_15_LC_6_9_6/carryin          LogicCell40_SEQ_MODE_1000      0              5958  35441  RISE       1
de_inst.r_counter_15_LC_6_9_6/carryout         LogicCell40_SEQ_MODE_1000    126              6084  35441  RISE       2
de_inst.r_counter_16_LC_6_9_7/carryin          LogicCell40_SEQ_MODE_1000      0              6084  35441  RISE       1
de_inst.r_counter_16_LC_6_9_7/carryout         LogicCell40_SEQ_MODE_1000    126              6211  35441  RISE       1
IN_MUX_bfv_6_10_0_/carryinitin                 ICE_CARRY_IN_MUX               0              6211  35441  RISE       1
IN_MUX_bfv_6_10_0_/carryinitout                ICE_CARRY_IN_MUX             196              6407  35441  RISE       1
I__191/I                                       InMux                          0              6407  35441  RISE       1
I__191/O                                       InMux                        259              6667  35441  RISE       1
de_inst.r_counter_17_LC_6_10_0/in3             LogicCell40_SEQ_MODE_1000      0              6667  35441  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_17_LC_6_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_16_LC_6_9_7/in3
Capture Clock    : de_inst.r_counter_16_LC_6_9_7/clk
Setup Constraint : 40000p
Path slack       : 35764p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
de_inst.r_counter_6_LC_6_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
de_inst.r_counter_6_LC_6_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
de_inst.r_counter_7_LC_6_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
de_inst.r_counter_7_LC_6_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
de_inst.r_counter_8_LC_6_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
de_inst.r_counter_8_LC_6_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitin                  ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitout                 ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
de_inst.r_counter_9_LC_6_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
de_inst.r_counter_9_LC_6_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
de_inst.r_counter_10_LC_6_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
de_inst.r_counter_10_LC_6_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
de_inst.r_counter_11_LC_6_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
de_inst.r_counter_11_LC_6_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
de_inst.r_counter_12_LC_6_9_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
de_inst.r_counter_12_LC_6_9_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
de_inst.r_counter_13_LC_6_9_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
de_inst.r_counter_13_LC_6_9_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
de_inst.r_counter_14_LC_6_9_5/carryin          LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
de_inst.r_counter_14_LC_6_9_5/carryout         LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
de_inst.r_counter_15_LC_6_9_6/carryin          LogicCell40_SEQ_MODE_1000      0              5958  35441  RISE       1
de_inst.r_counter_15_LC_6_9_6/carryout         LogicCell40_SEQ_MODE_1000    126              6084  35441  RISE       2
I__192/I                                       InMux                          0              6084  35764  RISE       1
I__192/O                                       InMux                        259              6344  35764  RISE       1
de_inst.r_counter_16_LC_6_9_7/in3              LogicCell40_SEQ_MODE_1000      0              6344  35764  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_16_LC_6_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_15_LC_6_9_6/in3
Capture Clock    : de_inst.r_counter_15_LC_6_9_6/clk
Setup Constraint : 40000p
Path slack       : 35890p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
de_inst.r_counter_6_LC_6_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
de_inst.r_counter_6_LC_6_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
de_inst.r_counter_7_LC_6_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
de_inst.r_counter_7_LC_6_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
de_inst.r_counter_8_LC_6_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
de_inst.r_counter_8_LC_6_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitin                  ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitout                 ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
de_inst.r_counter_9_LC_6_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
de_inst.r_counter_9_LC_6_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
de_inst.r_counter_10_LC_6_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
de_inst.r_counter_10_LC_6_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
de_inst.r_counter_11_LC_6_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
de_inst.r_counter_11_LC_6_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
de_inst.r_counter_12_LC_6_9_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
de_inst.r_counter_12_LC_6_9_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
de_inst.r_counter_13_LC_6_9_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
de_inst.r_counter_13_LC_6_9_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
de_inst.r_counter_14_LC_6_9_5/carryin          LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
de_inst.r_counter_14_LC_6_9_5/carryout         LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
I__200/I                                       InMux                          0              5958  35890  RISE       1
I__200/O                                       InMux                        259              6218  35890  RISE       1
de_inst.r_counter_15_LC_6_9_6/in3              LogicCell40_SEQ_MODE_1000      0              6218  35890  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_15_LC_6_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_14_LC_6_9_5/in3
Capture Clock    : de_inst.r_counter_14_LC_6_9_5/clk
Setup Constraint : 40000p
Path slack       : 36017p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
de_inst.r_counter_6_LC_6_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
de_inst.r_counter_6_LC_6_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
de_inst.r_counter_7_LC_6_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
de_inst.r_counter_7_LC_6_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
de_inst.r_counter_8_LC_6_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
de_inst.r_counter_8_LC_6_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitin                  ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitout                 ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
de_inst.r_counter_9_LC_6_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
de_inst.r_counter_9_LC_6_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
de_inst.r_counter_10_LC_6_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
de_inst.r_counter_10_LC_6_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
de_inst.r_counter_11_LC_6_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
de_inst.r_counter_11_LC_6_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
de_inst.r_counter_12_LC_6_9_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
de_inst.r_counter_12_LC_6_9_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
de_inst.r_counter_13_LC_6_9_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
de_inst.r_counter_13_LC_6_9_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
I__207/I                                       InMux                          0              5832  36016  RISE       1
I__207/O                                       InMux                        259              6091  36016  RISE       1
de_inst.r_counter_14_LC_6_9_5/in3              LogicCell40_SEQ_MODE_1000      0              6091  36016  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_14_LC_6_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_13_LC_6_9_4/in3
Capture Clock    : de_inst.r_counter_13_LC_6_9_4/clk
Setup Constraint : 40000p
Path slack       : 36143p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
de_inst.r_counter_6_LC_6_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
de_inst.r_counter_6_LC_6_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
de_inst.r_counter_7_LC_6_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
de_inst.r_counter_7_LC_6_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
de_inst.r_counter_8_LC_6_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
de_inst.r_counter_8_LC_6_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitin                  ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitout                 ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
de_inst.r_counter_9_LC_6_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
de_inst.r_counter_9_LC_6_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
de_inst.r_counter_10_LC_6_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
de_inst.r_counter_10_LC_6_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
de_inst.r_counter_11_LC_6_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
de_inst.r_counter_11_LC_6_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
de_inst.r_counter_12_LC_6_9_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
de_inst.r_counter_12_LC_6_9_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
I__214/I                                       InMux                          0              5706  36143  RISE       1
I__214/O                                       InMux                        259              5965  36143  RISE       1
de_inst.r_counter_13_LC_6_9_4/in3              LogicCell40_SEQ_MODE_1000      0              5965  36143  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_13_LC_6_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_12_LC_6_9_3/in3
Capture Clock    : de_inst.r_counter_12_LC_6_9_3/clk
Setup Constraint : 40000p
Path slack       : 36269p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
de_inst.r_counter_6_LC_6_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
de_inst.r_counter_6_LC_6_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
de_inst.r_counter_7_LC_6_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
de_inst.r_counter_7_LC_6_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
de_inst.r_counter_8_LC_6_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
de_inst.r_counter_8_LC_6_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitin                  ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitout                 ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
de_inst.r_counter_9_LC_6_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
de_inst.r_counter_9_LC_6_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
de_inst.r_counter_10_LC_6_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
de_inst.r_counter_10_LC_6_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
de_inst.r_counter_11_LC_6_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
de_inst.r_counter_11_LC_6_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
I__220/I                                       InMux                          0              5579  36269  RISE       1
I__220/O                                       InMux                        259              5839  36269  RISE       1
de_inst.r_counter_12_LC_6_9_3/in3              LogicCell40_SEQ_MODE_1000      0              5839  36269  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_12_LC_6_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_11_LC_6_9_2/in3
Capture Clock    : de_inst.r_counter_11_LC_6_9_2/clk
Setup Constraint : 40000p
Path slack       : 36395p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
de_inst.r_counter_6_LC_6_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
de_inst.r_counter_6_LC_6_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
de_inst.r_counter_7_LC_6_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
de_inst.r_counter_7_LC_6_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
de_inst.r_counter_8_LC_6_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
de_inst.r_counter_8_LC_6_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitin                  ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitout                 ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
de_inst.r_counter_9_LC_6_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
de_inst.r_counter_9_LC_6_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
de_inst.r_counter_10_LC_6_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
de_inst.r_counter_10_LC_6_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
I__96/I                                        InMux                          0              5453  36395  RISE       1
I__96/O                                        InMux                        259              5713  36395  RISE       1
de_inst.r_counter_11_LC_6_9_2/in3              LogicCell40_SEQ_MODE_1000      0              5713  36395  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_11_LC_6_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_14_LC_6_9_5/lcout
Path End         : de_inst.r_filtered_data_LC_6_7_1/in0
Capture Clock    : de_inst.r_filtered_data_LC_6_7_1/clk
Setup Constraint : 40000p
Path slack       : 36423p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_14_LC_6_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_14_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35070  RISE       3
I__208/I                                      LocalMux                       0              2921  35070  RISE       1
I__208/O                                      LocalMux                     330              3251  35070  RISE       1
I__211/I                                      InMux                          0              3251  36423  RISE       1
I__211/O                                      InMux                        259              3510  36423  RISE       1
de_inst.r_filtered_data_RNO_2_LC_5_9_1/in1    LogicCell40_SEQ_MODE_0000      0              3510  36423  RISE       1
de_inst.r_filtered_data_RNO_2_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910  36423  RISE       1
I__94/I                                       LocalMux                       0              3910  36423  RISE       1
I__94/O                                       LocalMux                     330              4240  36423  RISE       1
I__95/I                                       InMux                          0              4240  36423  RISE       1
I__95/O                                       InMux                        259              4499  36423  RISE       1
de_inst.r_filtered_data_RNO_0_LC_5_8_4/in1    LogicCell40_SEQ_MODE_0000      0              4499  36423  RISE       1
de_inst.r_filtered_data_RNO_0_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    400              4899  36423  RISE       1
I__92/I                                       LocalMux                       0              4899  36423  RISE       1
I__92/O                                       LocalMux                     330              5229  36423  RISE       1
I__93/I                                       InMux                          0              5229  36423  RISE       1
I__93/O                                       InMux                        259              5488  36423  RISE       1
de_inst.r_filtered_data_LC_6_7_1/in0          LogicCell40_SEQ_MODE_1000      0              5488  36423  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_6_LC_6_8_5/lcout
Path End         : de_inst.r_filtered_data_LC_6_7_1/in3
Capture Clock    : de_inst.r_filtered_data_LC_6_7_1/clk
Setup Constraint : 40000p
Path slack       : 36522p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_6_LC_6_8_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_6_LC_6_8_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34894  RISE       3
I__137/I                                      LocalMux                       0              2921  36521  RISE       1
I__137/O                                      LocalMux                     330              3251  36521  RISE       1
I__140/I                                      InMux                          0              3251  36521  RISE       1
I__140/O                                      InMux                        259              3510  36521  RISE       1
de_inst.r_filtered_data_RNO_5_LC_5_8_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  36521  RISE       1
de_inst.r_filtered_data_RNO_5_LC_5_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36521  RISE       1
I__67/I                                       LocalMux                       0              3959  36521  RISE       1
I__67/O                                       LocalMux                     330              4289  36521  RISE       1
I__68/I                                       InMux                          0              4289  36521  RISE       1
I__68/O                                       InMux                        259              4548  36521  RISE       1
de_inst.r_filtered_data_RNO_1_LC_6_7_7/in0    LogicCell40_SEQ_MODE_0000      0              4548  36521  RISE       1
de_inst.r_filtered_data_RNO_1_LC_6_7_7/lcout  LogicCell40_SEQ_MODE_0000    449              4997  36521  RISE       1
I__64/I                                       LocalMux                       0              4997  36521  RISE       1
I__64/O                                       LocalMux                     330              5327  36521  RISE       1
I__65/I                                       InMux                          0              5327  36521  RISE       1
I__65/O                                       InMux                        259              5586  36521  RISE       1
de_inst.r_filtered_data_LC_6_7_1/in3          LogicCell40_SEQ_MODE_1000      0              5586  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_10_LC_6_9_1/in3
Capture Clock    : de_inst.r_counter_10_LC_6_9_1/clk
Setup Constraint : 40000p
Path slack       : 36522p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
de_inst.r_counter_6_LC_6_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
de_inst.r_counter_6_LC_6_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
de_inst.r_counter_7_LC_6_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
de_inst.r_counter_7_LC_6_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
de_inst.r_counter_8_LC_6_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
de_inst.r_counter_8_LC_6_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitin                  ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitout                 ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
de_inst.r_counter_9_LC_6_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
de_inst.r_counter_9_LC_6_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
I__104/I                                       InMux                          0              5327  36521  RISE       1
I__104/O                                       InMux                        259              5586  36521  RISE       1
de_inst.r_counter_10_LC_6_9_1/in3              LogicCell40_SEQ_MODE_1000      0              5586  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_10_LC_6_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_9_LC_6_9_0/in3
Capture Clock    : de_inst.r_counter_9_LC_6_9_0/clk
Setup Constraint : 40000p
Path slack       : 36648p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
de_inst.r_counter_6_LC_6_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
de_inst.r_counter_6_LC_6_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
de_inst.r_counter_7_LC_6_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
de_inst.r_counter_7_LC_6_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
de_inst.r_counter_8_LC_6_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
de_inst.r_counter_8_LC_6_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitin                  ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_6_9_0_/carryinitout                 ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
I__113/I                                       InMux                          0              5201  36648  RISE       1
I__113/O                                       InMux                        259              5460  36648  RISE       1
de_inst.r_counter_9_LC_6_9_0/in3               LogicCell40_SEQ_MODE_1000      0              5460  36648  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_8_LC_6_8_7/in3
Capture Clock    : de_inst.r_counter_8_LC_6_8_7/clk
Setup Constraint : 40000p
Path slack       : 36970p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
de_inst.r_counter_6_LC_6_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
de_inst.r_counter_6_LC_6_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
de_inst.r_counter_7_LC_6_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
de_inst.r_counter_7_LC_6_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
I__121/I                                       InMux                          0              4878  36970  RISE       1
I__121/O                                       InMux                        259              5138  36970  RISE       1
de_inst.r_counter_8_LC_6_8_7/in3               LogicCell40_SEQ_MODE_1000      0              5138  36970  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_7_LC_6_8_6/in3
Capture Clock    : de_inst.r_counter_7_LC_6_8_6/clk
Setup Constraint : 40000p
Path slack       : 37097p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
de_inst.r_counter_6_LC_6_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
de_inst.r_counter_6_LC_6_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
I__127/I                                       InMux                          0              4752  37096  RISE       1
I__127/O                                       InMux                        259              5011  37096  RISE       1
de_inst.r_counter_7_LC_6_8_6/in3               LogicCell40_SEQ_MODE_1000      0              5011  37096  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_7_LC_6_8_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_6_LC_6_8_5/in3
Capture Clock    : de_inst.r_counter_6_LC_6_8_5/clk
Setup Constraint : 40000p
Path slack       : 37223p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
de_inst.r_counter_5_LC_6_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
de_inst.r_counter_5_LC_6_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
I__134/I                                       InMux                          0              4626  37223  RISE       1
I__134/O                                       InMux                        259              4885  37223  RISE       1
de_inst.r_counter_6_LC_6_8_5/in3               LogicCell40_SEQ_MODE_1000      0              4885  37223  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_6_LC_6_8_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_5_LC_6_8_4/in3
Capture Clock    : de_inst.r_counter_5_LC_6_8_4/clk
Setup Constraint : 40000p
Path slack       : 37349p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
de_inst.r_counter_4_LC_6_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
de_inst.r_counter_4_LC_6_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
I__142/I                                       InMux                          0              4499  37349  RISE       1
I__142/O                                       InMux                        259              4759  37349  RISE       1
de_inst.r_counter_5_LC_6_8_4/in3               LogicCell40_SEQ_MODE_1000      0              4759  37349  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_5_LC_6_8_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_4_LC_6_8_3/in3
Capture Clock    : de_inst.r_counter_4_LC_6_8_3/clk
Setup Constraint : 40000p
Path slack       : 37475p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
de_inst.r_counter_3_LC_6_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
de_inst.r_counter_3_LC_6_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
I__148/I                                       InMux                          0              4373  37475  RISE       1
I__148/O                                       InMux                        259              4633  37475  RISE       1
de_inst.r_counter_4_LC_6_8_3/in3               LogicCell40_SEQ_MODE_1000      0              4633  37475  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_4_LC_6_8_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_3_LC_6_8_2/in3
Capture Clock    : de_inst.r_counter_3_LC_6_8_2/clk
Setup Constraint : 40000p
Path slack       : 37602p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
de_inst.r_counter_2_LC_6_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
de_inst.r_counter_2_LC_6_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
I__53/I                                        InMux                          0              4247  37601  RISE       1
I__53/O                                        InMux                        259              4506  37601  RISE       1
de_inst.r_counter_3_LC_6_8_2/in3               LogicCell40_SEQ_MODE_1000      0              4506  37601  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_3_LC_6_8_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_2_LC_6_8_1/in3
Capture Clock    : de_inst.r_counter_2_LC_6_8_1/clk
Setup Constraint : 40000p
Path slack       : 37728p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__179/I                                       Odrv4                          0              2921  35441  RISE       1
I__179/O                                       Odrv4                        351              3272  35441  RISE       1
I__182/I                                       LocalMux                       0              3272  35441  RISE       1
I__182/O                                       LocalMux                     330              3602  35441  RISE       1
I__185/I                                       InMux                          0              3602  35441  RISE       1
I__185/O                                       InMux                        259              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
I__59/I                                        InMux                          0              4121  37728  RISE       1
I__59/O                                        InMux                        259              4380  37728  RISE       1
de_inst.r_counter_2_LC_6_8_1/in3               LogicCell40_SEQ_MODE_1000      0              4380  37728  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_2_LC_6_8_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_0_LC_6_10_7/lcout
Path End         : de_inst.r_counter_1_LC_6_10_4/in0
Capture Clock    : de_inst.r_counter_1_LC_6_10_4/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_0_LC_6_10_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_0_LC_6_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       4
I__170/I                             LocalMux                       0              2921  38401  RISE       1
I__170/O                             LocalMux                     330              3251  38401  RISE       1
I__174/I                             InMux                          0              3251  38401  RISE       1
I__174/O                             InMux                        259              3510  38401  RISE       1
de_inst.r_counter_1_LC_6_10_4/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_6_7_3/lcout
Path End         : r_LED_1_LC_6_7_5/in0
Capture Clock    : r_LED_1_LC_6_7_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_6_7_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_6_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38401  RISE       1
I__82/I                    LocalMux                       0              2921  38401  RISE       1
I__82/O                    LocalMux                     330              3251  38401  RISE       1
I__83/I                    InMux                          0              3251  38401  RISE       1
I__83/O                    InMux                        259              3510  38401  RISE       1
r_LED_1_LC_6_7_5/in0       LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_17_LC_6_10_0/lcout
Path End         : de_inst.r_counter_17_LC_6_10_0/in1
Capture Clock    : de_inst.r_counter_17_LC_6_10_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_17_LC_6_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_17_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34999  RISE       3
I__187/I                              LocalMux                       0              2921  38471  RISE       1
I__187/O                              LocalMux                     330              3251  38471  RISE       1
I__190/I                              InMux                          0              3251  38471  RISE       1
I__190/O                              InMux                        259              3510  38471  RISE       1
de_inst.r_counter_17_LC_6_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_17_LC_6_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_16_LC_6_9_7/lcout
Path End         : de_inst.r_counter_16_LC_6_9_7/in1
Capture Clock    : de_inst.r_counter_16_LC_6_9_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_16_LC_6_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_16_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35133  RISE       3
I__195/I                             LocalMux                       0              2921  37882  RISE       1
I__195/O                             LocalMux                     330              3251  37882  RISE       1
I__198/I                             InMux                          0              3251  37882  RISE       1
I__198/O                             InMux                        259              3510  37882  RISE       1
de_inst.r_counter_16_LC_6_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_16_LC_6_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_15_LC_6_9_6/lcout
Path End         : de_inst.r_counter_15_LC_6_9_6/in1
Capture Clock    : de_inst.r_counter_15_LC_6_9_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_15_LC_6_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_15_LC_6_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       3
I__203/I                             LocalMux                       0              2921  37756  RISE       1
I__203/O                             LocalMux                     330              3251  37756  RISE       1
I__206/I                             InMux                          0              3251  37756  RISE       1
I__206/O                             InMux                        259              3510  37756  RISE       1
de_inst.r_counter_15_LC_6_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_15_LC_6_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_13_LC_6_9_4/lcout
Path End         : de_inst.r_counter_13_LC_6_9_4/in1
Capture Clock    : de_inst.r_counter_13_LC_6_9_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_13_LC_6_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_13_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35596  RISE       3
I__216/I                             LocalMux                       0              2921  37503  RISE       1
I__216/O                             LocalMux                     330              3251  37503  RISE       1
I__219/I                             InMux                          0              3251  37503  RISE       1
I__219/O                             InMux                        259              3510  37503  RISE       1
de_inst.r_counter_13_LC_6_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_13_LC_6_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_12_LC_6_9_3/lcout
Path End         : de_inst.r_counter_12_LC_6_9_3/in1
Capture Clock    : de_inst.r_counter_12_LC_6_9_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_12_LC_6_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_12_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35589  RISE       3
I__223/I                             LocalMux                       0              2921  37377  RISE       1
I__223/O                             LocalMux                     330              3251  37377  RISE       1
I__226/I                             InMux                          0              3251  37377  RISE       1
I__226/O                             InMux                        259              3510  37377  RISE       1
de_inst.r_counter_12_LC_6_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_12_LC_6_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_11_LC_6_9_2/lcout
Path End         : de_inst.r_counter_11_LC_6_9_2/in1
Capture Clock    : de_inst.r_counter_11_LC_6_9_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_11_LC_6_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_11_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34796  RISE       3
I__98/I                              LocalMux                       0              2921  37251  RISE       1
I__98/O                              LocalMux                     330              3251  37251  RISE       1
I__101/I                             InMux                          0              3251  37251  RISE       1
I__101/O                             InMux                        259              3510  37251  RISE       1
de_inst.r_counter_11_LC_6_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_11_LC_6_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_10_LC_6_9_1/lcout
Path End         : de_inst.r_counter_10_LC_6_9_1/in1
Capture Clock    : de_inst.r_counter_10_LC_6_9_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_10_LC_6_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_10_LC_6_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       3
I__106/I                             LocalMux                       0              2921  37124  RISE       1
I__106/O                             LocalMux                     330              3251  37124  RISE       1
I__109/I                             InMux                          0              3251  37124  RISE       1
I__109/O                             InMux                        259              3510  37124  RISE       1
de_inst.r_counter_10_LC_6_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_10_LC_6_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_8_LC_6_8_7/lcout
Path End         : de_inst.r_counter_8_LC_6_8_7/in1
Capture Clock    : de_inst.r_counter_8_LC_6_8_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_8_LC_6_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34712  RISE       3
I__123/I                            LocalMux                       0              2921  36676  RISE       1
I__123/O                            LocalMux                     330              3251  36676  RISE       1
I__126/I                            InMux                          0              3251  36676  RISE       1
I__126/O                            InMux                        259              3510  36676  RISE       1
de_inst.r_counter_8_LC_6_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_7_LC_6_8_6/lcout
Path End         : de_inst.r_counter_7_LC_6_8_6/in1
Capture Clock    : de_inst.r_counter_7_LC_6_8_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_7_LC_6_8_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_7_LC_6_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35252  RISE       3
I__129/I                            LocalMux                       0              2921  36549  RISE       1
I__129/O                            LocalMux                     330              3251  36549  RISE       1
I__132/I                            InMux                          0              3251  36549  RISE       1
I__132/O                            InMux                        259              3510  36549  RISE       1
de_inst.r_counter_7_LC_6_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_7_LC_6_8_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_5_LC_6_8_4/lcout
Path End         : de_inst.r_counter_5_LC_6_8_4/in1
Capture Clock    : de_inst.r_counter_5_LC_6_8_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_5_LC_6_8_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_5_LC_6_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35357  RISE       3
I__144/I                            LocalMux                       0              2921  36297  RISE       1
I__144/O                            LocalMux                     330              3251  36297  RISE       1
I__147/I                            InMux                          0              3251  36297  RISE       1
I__147/O                            InMux                        259              3510  36297  RISE       1
de_inst.r_counter_5_LC_6_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_5_LC_6_8_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_4_LC_6_8_3/lcout
Path End         : de_inst.r_counter_4_LC_6_8_3/in1
Capture Clock    : de_inst.r_counter_4_LC_6_8_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_4_LC_6_8_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_4_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34936  RISE       3
I__150/I                            LocalMux                       0              2921  36171  RISE       1
I__150/O                            LocalMux                     330              3251  36171  RISE       1
I__153/I                            InMux                          0              3251  36171  RISE       1
I__153/O                            InMux                        259              3510  36171  RISE       1
de_inst.r_counter_4_LC_6_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_4_LC_6_8_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_3_LC_6_8_2/lcout
Path End         : de_inst.r_counter_3_LC_6_8_2/in1
Capture Clock    : de_inst.r_counter_3_LC_6_8_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_3_LC_6_8_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_3_LC_6_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       2
I__55/I                             LocalMux                       0              2921  36044  RISE       1
I__55/O                             LocalMux                     330              3251  36044  RISE       1
I__57/I                             InMux                          0              3251  36044  RISE       1
I__57/O                             InMux                        259              3510  36044  RISE       1
de_inst.r_counter_3_LC_6_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_3_LC_6_8_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_2_LC_6_8_1/lcout
Path End         : de_inst.r_counter_2_LC_6_8_1/in1
Capture Clock    : de_inst.r_counter_2_LC_6_8_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_2_LC_6_8_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_2_LC_6_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__61/I                             LocalMux                       0              2921  35918  RISE       1
I__61/O                             LocalMux                     330              3251  35918  RISE       1
I__63/I                             InMux                          0              3251  35918  RISE       1
I__63/O                             InMux                        259              3510  35918  RISE       1
de_inst.r_counter_2_LC_6_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_2_LC_6_8_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_6_7_5/lcout
Path End         : r_LED_1_LC_6_7_5/in1
Capture Clock    : r_LED_1_LC_6_7_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_6_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       2
I__69/I                 LocalMux                       0              2921  38471  RISE       1
I__69/O                 LocalMux                     330              3251  38471  RISE       1
I__71/I                 InMux                          0              3251  38471  RISE       1
I__71/O                 InMux                        259              3510  38471  RISE       1
r_LED_1_LC_6_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_filtered_data_LC_6_7_1/in1
Capture Clock    : de_inst.r_filtered_data_LC_6_7_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35904  RISE       4
I__77/I                                 LocalMux                       0              2921  38471  RISE       1
I__77/O                                 LocalMux                     330              3251  38471  RISE       1
I__80/I                                 InMux                          0              3251  38471  RISE       1
I__80/O                                 InMux                        259              3510  38471  RISE       1
de_inst.r_filtered_data_LC_6_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_9_LC_6_9_0/in1
Capture Clock    : de_inst.r_counter_9_LC_6_9_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       3
I__115/I                            LocalMux                       0              2921  36998  RISE       1
I__115/O                            LocalMux                     330              3251  36998  RISE       1
I__118/I                            InMux                          0              3251  36998  RISE       1
I__118/O                            InMux                        259              3510  36998  RISE       1
de_inst.r_counter_9_LC_6_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_6_LC_6_8_5/lcout
Path End         : de_inst.r_counter_6_LC_6_8_5/in1
Capture Clock    : de_inst.r_counter_6_LC_6_8_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_6_LC_6_8_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_6_LC_6_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34894  RISE       3
I__136/I                            LocalMux                       0              2921  36423  RISE       1
I__136/O                            LocalMux                     330              3251  36423  RISE       1
I__139/I                            InMux                          0              3251  36423  RISE       1
I__139/O                            InMux                        259              3510  36423  RISE       1
de_inst.r_counter_6_LC_6_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_6_LC_6_8_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_14_LC_6_9_5/lcout
Path End         : de_inst.r_counter_14_LC_6_9_5/in1
Capture Clock    : de_inst.r_counter_14_LC_6_9_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_14_LC_6_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_14_LC_6_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35070  RISE       3
I__209/I                             LocalMux                       0              2921  37629  RISE       1
I__209/O                             LocalMux                     330              3251  37629  RISE       1
I__212/I                             InMux                          0              3251  37629  RISE       1
I__212/O                             InMux                        259              3510  37629  RISE       1
de_inst.r_counter_14_LC_6_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_14_LC_6_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : r_LED_1_LC_6_7_5/in3
Capture Clock    : r_LED_1_LC_6_7_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35904  RISE       4
I__77/I                                 LocalMux                       0              2921  38471  RISE       1
I__77/O                                 LocalMux                     330              3251  38471  RISE       1
I__79/I                                 InMux                          0              3251  38597  RISE       1
I__79/O                                 InMux                        259              3510  38597  RISE       1
r_LED_1_LC_6_7_5/in3                    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : r_Switch_1_LC_6_7_3/in3
Capture Clock    : r_Switch_1_LC_6_7_3/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35904  RISE       4
I__77/I                                 LocalMux                       0              2921  38471  RISE       1
I__77/O                                 LocalMux                     330              3251  38471  RISE       1
I__81/I                                 InMux                          0              3251  38597  RISE       1
I__81/O                                 InMux                        259              3510  38597  RISE       1
r_Switch_1_LC_6_7_3/in3                 LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_6_7_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_0_LC_6_10_7/lcout
Path End         : de_inst.r_counter_0_LC_6_10_7/in3
Capture Clock    : de_inst.r_counter_0_LC_6_10_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_0_LC_6_10_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_0_LC_6_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       4
I__170/I                             LocalMux                       0              2921  38401  RISE       1
I__170/O                             LocalMux                     330              3251  38401  RISE       1
I__173/I                             InMux                          0              3251  38597  RISE       1
I__173/O                             InMux                        259              3510  38597  RISE       1
de_inst.r_counter_0_LC_6_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_0_LC_6_10_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_1_LC_6_10_4/in3
Capture Clock    : de_inst.r_counter_1_LC_6_10_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__180/I                             LocalMux                       0              2921  38597  RISE       1
I__180/O                             LocalMux                     330              3251  38597  RISE       1
I__183/I                             InMux                          0              3251  38597  RISE       1
I__183/O                             InMux                        259              3510  38597  RISE       1
de_inst.r_counter_1_LC_6_10_4/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : de_inst.r_filtered_data_LC_6_7_1/in2
Capture Clock    : de_inst.r_filtered_data_LC_6_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                            Falling_dect                   0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__84/I                               Odrv12                         0               973   +INF  FALL       1
I__84/O                               Odrv12                       540              1513   +INF  FALL       1
I__85/I                               Span12Mux_v                    0              1513   +INF  FALL       1
I__85/O                               Span12Mux_v                  540              2053   +INF  FALL       1
I__86/I                               LocalMux                       0              2053   +INF  FALL       1
I__86/O                               LocalMux                     309              2362   +INF  FALL       1
I__88/I                               InMux                          0              2362   +INF  FALL       1
I__88/O                               InMux                        217              2579   +INF  FALL       1
I__90/I                               CascadeMux                     0              2579   +INF  FALL       1
I__90/O                               CascadeMux                     0              2579   +INF  FALL       1
de_inst.r_filtered_data_LC_6_7_1/in2  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_6_7_5/lcout
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           9042
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_6_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__70/I                            Odrv12                         0              2921   +INF  RISE       1
I__70/O                            Odrv12                       491              3412   +INF  RISE       1
I__72/I                            Sp12to4                        0              3412   +INF  RISE       1
I__72/O                            Sp12to4                      428              3840   +INF  RISE       1
I__73/I                            IoSpan4Mux                     0              3840   +INF  RISE       1
I__73/O                            IoSpan4Mux                   288              4128   +INF  RISE       1
I__74/I                            LocalMux                       0              4128   +INF  RISE       1
I__74/O                            LocalMux                     330              4457   +INF  RISE       1
I__75/I                            IoInMux                        0              4457   +INF  RISE       1
I__75/O                            IoInMux                      259              4717   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4717   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6954   +INF  FALL       1
o_LED_1_obuf_iopad/DIN             IO_PAD                         0              6954   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9042   +INF  FALL       1
o_LED_1                            Falling_dect                   0              9042   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_0_LC_6_10_7/lcout
Path End         : de_inst.r_counter_0_LC_6_10_7/in3
Capture Clock    : de_inst.r_counter_0_LC_6_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_0_LC_6_10_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_0_LC_6_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__170/I                             LocalMux                       0              2921   1066  FALL       1
I__170/O                             LocalMux                     309              3230   1066  FALL       1
I__173/I                             InMux                          0              3230   1066  FALL       1
I__173/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_0_LC_6_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_0_LC_6_10_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_1_LC_6_10_4/lcout
Path End         : de_inst.r_counter_1_LC_6_10_4/in3
Capture Clock    : de_inst.r_counter_1_LC_6_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_1_LC_6_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__180/I                             LocalMux                       0              2921   1066  FALL       1
I__180/O                             LocalMux                     309              3230   1066  FALL       1
I__183/I                             InMux                          0              3230   1066  FALL       1
I__183/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_1_LC_6_10_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_17_LC_6_10_0/lcout
Path End         : de_inst.r_counter_17_LC_6_10_0/in1
Capture Clock    : de_inst.r_counter_17_LC_6_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_17_LC_6_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_17_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__187/I                              LocalMux                       0              2921   1066  FALL       1
I__187/O                              LocalMux                     309              3230   1066  FALL       1
I__190/I                              InMux                          0              3230   1066  FALL       1
I__190/O                              InMux                        217              3447   1066  FALL       1
de_inst.r_counter_17_LC_6_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_17_LC_6_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_16_LC_6_9_7/lcout
Path End         : de_inst.r_counter_16_LC_6_9_7/in1
Capture Clock    : de_inst.r_counter_16_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_16_LC_6_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_16_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__195/I                             LocalMux                       0              2921   1066  FALL       1
I__195/O                             LocalMux                     309              3230   1066  FALL       1
I__198/I                             InMux                          0              3230   1066  FALL       1
I__198/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_16_LC_6_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_16_LC_6_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_15_LC_6_9_6/lcout
Path End         : de_inst.r_counter_15_LC_6_9_6/in1
Capture Clock    : de_inst.r_counter_15_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_15_LC_6_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_15_LC_6_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__203/I                             LocalMux                       0              2921   1066  FALL       1
I__203/O                             LocalMux                     309              3230   1066  FALL       1
I__206/I                             InMux                          0              3230   1066  FALL       1
I__206/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_15_LC_6_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_15_LC_6_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_14_LC_6_9_5/lcout
Path End         : de_inst.r_counter_14_LC_6_9_5/in1
Capture Clock    : de_inst.r_counter_14_LC_6_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_14_LC_6_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_14_LC_6_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__209/I                             LocalMux                       0              2921   1066  FALL       1
I__209/O                             LocalMux                     309              3230   1066  FALL       1
I__212/I                             InMux                          0              3230   1066  FALL       1
I__212/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_14_LC_6_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_14_LC_6_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_13_LC_6_9_4/lcout
Path End         : de_inst.r_counter_13_LC_6_9_4/in1
Capture Clock    : de_inst.r_counter_13_LC_6_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_13_LC_6_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_13_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__216/I                             LocalMux                       0              2921   1066  FALL       1
I__216/O                             LocalMux                     309              3230   1066  FALL       1
I__219/I                             InMux                          0              3230   1066  FALL       1
I__219/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_13_LC_6_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_13_LC_6_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_12_LC_6_9_3/lcout
Path End         : de_inst.r_counter_12_LC_6_9_3/in1
Capture Clock    : de_inst.r_counter_12_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_12_LC_6_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_12_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__223/I                             LocalMux                       0              2921   1066  FALL       1
I__223/O                             LocalMux                     309              3230   1066  FALL       1
I__226/I                             InMux                          0              3230   1066  FALL       1
I__226/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_12_LC_6_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_12_LC_6_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_11_LC_6_9_2/lcout
Path End         : de_inst.r_counter_11_LC_6_9_2/in1
Capture Clock    : de_inst.r_counter_11_LC_6_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_11_LC_6_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_11_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__98/I                              LocalMux                       0              2921   1066  FALL       1
I__98/O                              LocalMux                     309              3230   1066  FALL       1
I__101/I                             InMux                          0              3230   1066  FALL       1
I__101/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_11_LC_6_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_11_LC_6_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_10_LC_6_9_1/lcout
Path End         : de_inst.r_counter_10_LC_6_9_1/in1
Capture Clock    : de_inst.r_counter_10_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_10_LC_6_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_10_LC_6_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__106/I                             LocalMux                       0              2921   1066  FALL       1
I__106/O                             LocalMux                     309              3230   1066  FALL       1
I__109/I                             InMux                          0              3230   1066  FALL       1
I__109/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_10_LC_6_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_10_LC_6_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_9_LC_6_9_0/in1
Capture Clock    : de_inst.r_counter_9_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__115/I                            LocalMux                       0              2921   1066  FALL       1
I__115/O                            LocalMux                     309              3230   1066  FALL       1
I__118/I                            InMux                          0              3230   1066  FALL       1
I__118/O                            InMux                        217              3447   1066  FALL       1
de_inst.r_counter_9_LC_6_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_8_LC_6_8_7/lcout
Path End         : de_inst.r_counter_8_LC_6_8_7/in1
Capture Clock    : de_inst.r_counter_8_LC_6_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_8_LC_6_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__123/I                            LocalMux                       0              2921   1066  FALL       1
I__123/O                            LocalMux                     309              3230   1066  FALL       1
I__126/I                            InMux                          0              3230   1066  FALL       1
I__126/O                            InMux                        217              3447   1066  FALL       1
de_inst.r_counter_8_LC_6_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_7_LC_6_8_6/lcout
Path End         : de_inst.r_counter_7_LC_6_8_6/in1
Capture Clock    : de_inst.r_counter_7_LC_6_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_7_LC_6_8_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_7_LC_6_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__129/I                            LocalMux                       0              2921   1066  FALL       1
I__129/O                            LocalMux                     309              3230   1066  FALL       1
I__132/I                            InMux                          0              3230   1066  FALL       1
I__132/O                            InMux                        217              3447   1066  FALL       1
de_inst.r_counter_7_LC_6_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_7_LC_6_8_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_6_LC_6_8_5/lcout
Path End         : de_inst.r_counter_6_LC_6_8_5/in1
Capture Clock    : de_inst.r_counter_6_LC_6_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_6_LC_6_8_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_6_LC_6_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__136/I                            LocalMux                       0              2921   1066  FALL       1
I__136/O                            LocalMux                     309              3230   1066  FALL       1
I__139/I                            InMux                          0              3230   1066  FALL       1
I__139/O                            InMux                        217              3447   1066  FALL       1
de_inst.r_counter_6_LC_6_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_6_LC_6_8_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_5_LC_6_8_4/lcout
Path End         : de_inst.r_counter_5_LC_6_8_4/in1
Capture Clock    : de_inst.r_counter_5_LC_6_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_5_LC_6_8_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_5_LC_6_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__144/I                            LocalMux                       0              2921   1066  FALL       1
I__144/O                            LocalMux                     309              3230   1066  FALL       1
I__147/I                            InMux                          0              3230   1066  FALL       1
I__147/O                            InMux                        217              3447   1066  FALL       1
de_inst.r_counter_5_LC_6_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_5_LC_6_8_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_4_LC_6_8_3/lcout
Path End         : de_inst.r_counter_4_LC_6_8_3/in1
Capture Clock    : de_inst.r_counter_4_LC_6_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_4_LC_6_8_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_4_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__150/I                            LocalMux                       0              2921   1066  FALL       1
I__150/O                            LocalMux                     309              3230   1066  FALL       1
I__153/I                            InMux                          0              3230   1066  FALL       1
I__153/O                            InMux                        217              3447   1066  FALL       1
de_inst.r_counter_4_LC_6_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_4_LC_6_8_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_3_LC_6_8_2/lcout
Path End         : de_inst.r_counter_3_LC_6_8_2/in1
Capture Clock    : de_inst.r_counter_3_LC_6_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_3_LC_6_8_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_3_LC_6_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__55/I                             LocalMux                       0              2921   1066  FALL       1
I__55/O                             LocalMux                     309              3230   1066  FALL       1
I__57/I                             InMux                          0              3230   1066  FALL       1
I__57/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_3_LC_6_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_3_LC_6_8_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_2_LC_6_8_1/lcout
Path End         : de_inst.r_counter_2_LC_6_8_1/in1
Capture Clock    : de_inst.r_counter_2_LC_6_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_2_LC_6_8_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_2_LC_6_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__61/I                             LocalMux                       0              2921   1066  FALL       1
I__61/O                             LocalMux                     309              3230   1066  FALL       1
I__63/I                             InMux                          0              3230   1066  FALL       1
I__63/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_2_LC_6_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_2_LC_6_8_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_6_7_5/lcout
Path End         : r_LED_1_LC_6_7_5/in1
Capture Clock    : r_LED_1_LC_6_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_6_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__69/I                 LocalMux                       0              2921   1066  FALL       1
I__69/O                 LocalMux                     309              3230   1066  FALL       1
I__71/I                 InMux                          0              3230   1066  FALL       1
I__71/O                 InMux                        217              3447   1066  FALL       1
r_LED_1_LC_6_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_6_7_3/lcout
Path End         : r_LED_1_LC_6_7_5/in0
Capture Clock    : r_LED_1_LC_6_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_6_7_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_6_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__82/I                    LocalMux                       0              2921   1066  FALL       1
I__82/O                    LocalMux                     309              3230   1066  FALL       1
I__83/I                    InMux                          0              3230   1066  FALL       1
I__83/O                    InMux                        217              3447   1066  FALL       1
r_LED_1_LC_6_7_5/in0       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : r_LED_1_LC_6_7_5/in3
Capture Clock    : r_LED_1_LC_6_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__77/I                                 LocalMux                       0              2921   1066  FALL       1
I__77/O                                 LocalMux                     309              3230   1066  FALL       1
I__79/I                                 InMux                          0              3230   1066  FALL       1
I__79/O                                 InMux                        217              3447   1066  FALL       1
r_LED_1_LC_6_7_5/in3                    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_filtered_data_LC_6_7_1/in1
Capture Clock    : de_inst.r_filtered_data_LC_6_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__77/I                                 LocalMux                       0              2921   1066  FALL       1
I__77/O                                 LocalMux                     309              3230   1066  FALL       1
I__80/I                                 InMux                          0              3230   1066  FALL       1
I__80/O                                 InMux                        217              3447   1066  FALL       1
de_inst.r_filtered_data_LC_6_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : r_Switch_1_LC_6_7_3/in3
Capture Clock    : r_Switch_1_LC_6_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__77/I                                 LocalMux                       0              2921   1066  FALL       1
I__77/O                                 LocalMux                     309              3230   1066  FALL       1
I__81/I                                 InMux                          0              3230   1066  FALL       1
I__81/O                                 InMux                        217              3447   1066  FALL       1
r_Switch_1_LC_6_7_3/in3                 LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_6_7_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_0_LC_6_10_7/lcout
Path End         : de_inst.r_counter_1_LC_6_10_4/in0
Capture Clock    : de_inst.r_counter_1_LC_6_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_0_LC_6_10_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_0_LC_6_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__170/I                             LocalMux                       0              2921   1066  FALL       1
I__170/O                             LocalMux                     309              3230   1066  FALL       1
I__174/I                             InMux                          0              3230   1066  FALL       1
I__174/O                             InMux                        217              3447   1066  FALL       1
de_inst.r_counter_1_LC_6_10_4/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_15_LC_6_9_6/lcout
Path End         : de_inst.r_counter_16_LC_6_9_7/in3
Capture Clock    : de_inst.r_counter_16_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_15_LC_6_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_15_LC_6_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__203/I                                LocalMux                       0              2921   1066  FALL       1
I__203/O                                LocalMux                     309              3230   1066  FALL       1
I__206/I                                InMux                          0              3230   1066  FALL       1
I__206/O                                InMux                        217              3447   1066  FALL       1
de_inst.r_counter_15_LC_6_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_15_LC_6_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__192/I                                InMux                          0              3693   1529  FALL       1
I__192/O                                InMux                        217              3910   1529  FALL       1
de_inst.r_counter_16_LC_6_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_16_LC_6_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_14_LC_6_9_5/lcout
Path End         : de_inst.r_counter_15_LC_6_9_6/in3
Capture Clock    : de_inst.r_counter_15_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_14_LC_6_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_14_LC_6_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__209/I                                LocalMux                       0              2921   1066  FALL       1
I__209/O                                LocalMux                     309              3230   1066  FALL       1
I__212/I                                InMux                          0              3230   1066  FALL       1
I__212/O                                InMux                        217              3447   1066  FALL       1
de_inst.r_counter_14_LC_6_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_14_LC_6_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__200/I                                InMux                          0              3693   1529  FALL       1
I__200/O                                InMux                        217              3910   1529  FALL       1
de_inst.r_counter_15_LC_6_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_15_LC_6_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_13_LC_6_9_4/lcout
Path End         : de_inst.r_counter_14_LC_6_9_5/in3
Capture Clock    : de_inst.r_counter_14_LC_6_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_13_LC_6_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_13_LC_6_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__216/I                                LocalMux                       0              2921   1066  FALL       1
I__216/O                                LocalMux                     309              3230   1066  FALL       1
I__219/I                                InMux                          0              3230   1066  FALL       1
I__219/O                                InMux                        217              3447   1066  FALL       1
de_inst.r_counter_13_LC_6_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_13_LC_6_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__207/I                                InMux                          0              3693   1529  FALL       1
I__207/O                                InMux                        217              3910   1529  FALL       1
de_inst.r_counter_14_LC_6_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_14_LC_6_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_12_LC_6_9_3/lcout
Path End         : de_inst.r_counter_13_LC_6_9_4/in3
Capture Clock    : de_inst.r_counter_13_LC_6_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_12_LC_6_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_12_LC_6_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__223/I                                LocalMux                       0              2921   1066  FALL       1
I__223/O                                LocalMux                     309              3230   1066  FALL       1
I__226/I                                InMux                          0              3230   1066  FALL       1
I__226/O                                InMux                        217              3447   1066  FALL       1
de_inst.r_counter_12_LC_6_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_12_LC_6_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__214/I                                InMux                          0              3693   1529  FALL       1
I__214/O                                InMux                        217              3910   1529  FALL       1
de_inst.r_counter_13_LC_6_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_13_LC_6_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_11_LC_6_9_2/lcout
Path End         : de_inst.r_counter_12_LC_6_9_3/in3
Capture Clock    : de_inst.r_counter_12_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_11_LC_6_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_11_LC_6_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__98/I                                 LocalMux                       0              2921   1066  FALL       1
I__98/O                                 LocalMux                     309              3230   1066  FALL       1
I__101/I                                InMux                          0              3230   1066  FALL       1
I__101/O                                InMux                        217              3447   1066  FALL       1
de_inst.r_counter_11_LC_6_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_11_LC_6_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__220/I                                InMux                          0              3693   1529  FALL       1
I__220/O                                InMux                        217              3910   1529  FALL       1
de_inst.r_counter_12_LC_6_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_12_LC_6_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_10_LC_6_9_1/lcout
Path End         : de_inst.r_counter_11_LC_6_9_2/in3
Capture Clock    : de_inst.r_counter_11_LC_6_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_10_LC_6_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_10_LC_6_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__106/I                                LocalMux                       0              2921   1066  FALL       1
I__106/O                                LocalMux                     309              3230   1066  FALL       1
I__109/I                                InMux                          0              3230   1066  FALL       1
I__109/O                                InMux                        217              3447   1066  FALL       1
de_inst.r_counter_10_LC_6_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_10_LC_6_9_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__96/I                                 InMux                          0              3693   1529  FALL       1
I__96/O                                 InMux                        217              3910   1529  FALL       1
de_inst.r_counter_11_LC_6_9_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_11_LC_6_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_9_LC_6_9_0/lcout
Path End         : de_inst.r_counter_10_LC_6_9_1/in3
Capture Clock    : de_inst.r_counter_10_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_9_LC_6_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__115/I                               LocalMux                       0              2921   1066  FALL       1
I__115/O                               LocalMux                     309              3230   1066  FALL       1
I__118/I                               InMux                          0              3230   1066  FALL       1
I__118/O                               InMux                        217              3447   1066  FALL       1
de_inst.r_counter_9_LC_6_9_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_9_LC_6_9_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__104/I                               InMux                          0              3693   1529  FALL       1
I__104/O                               InMux                        217              3910   1529  FALL       1
de_inst.r_counter_10_LC_6_9_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_10_LC_6_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_7_LC_6_8_6/lcout
Path End         : de_inst.r_counter_8_LC_6_8_7/in3
Capture Clock    : de_inst.r_counter_8_LC_6_8_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_7_LC_6_8_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_7_LC_6_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__129/I                               LocalMux                       0              2921   1066  FALL       1
I__129/O                               LocalMux                     309              3230   1066  FALL       1
I__132/I                               InMux                          0              3230   1066  FALL       1
I__132/O                               InMux                        217              3447   1066  FALL       1
de_inst.r_counter_7_LC_6_8_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_7_LC_6_8_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__121/I                               InMux                          0              3693   1529  FALL       1
I__121/O                               InMux                        217              3910   1529  FALL       1
de_inst.r_counter_8_LC_6_8_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_6_LC_6_8_5/lcout
Path End         : de_inst.r_counter_7_LC_6_8_6/in3
Capture Clock    : de_inst.r_counter_7_LC_6_8_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_6_LC_6_8_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_6_LC_6_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__136/I                               LocalMux                       0              2921   1066  FALL       1
I__136/O                               LocalMux                     309              3230   1066  FALL       1
I__139/I                               InMux                          0              3230   1066  FALL       1
I__139/O                               InMux                        217              3447   1066  FALL       1
de_inst.r_counter_6_LC_6_8_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_6_LC_6_8_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__127/I                               InMux                          0              3693   1529  FALL       1
I__127/O                               InMux                        217              3910   1529  FALL       1
de_inst.r_counter_7_LC_6_8_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_7_LC_6_8_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_5_LC_6_8_4/lcout
Path End         : de_inst.r_counter_6_LC_6_8_5/in3
Capture Clock    : de_inst.r_counter_6_LC_6_8_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_5_LC_6_8_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_5_LC_6_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__144/I                               LocalMux                       0              2921   1066  FALL       1
I__144/O                               LocalMux                     309              3230   1066  FALL       1
I__147/I                               InMux                          0              3230   1066  FALL       1
I__147/O                               InMux                        217              3447   1066  FALL       1
de_inst.r_counter_5_LC_6_8_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_5_LC_6_8_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__134/I                               InMux                          0              3693   1529  FALL       1
I__134/O                               InMux                        217              3910   1529  FALL       1
de_inst.r_counter_6_LC_6_8_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_6_LC_6_8_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_4_LC_6_8_3/lcout
Path End         : de_inst.r_counter_5_LC_6_8_4/in3
Capture Clock    : de_inst.r_counter_5_LC_6_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_4_LC_6_8_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_4_LC_6_8_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__150/I                               LocalMux                       0              2921   1066  FALL       1
I__150/O                               LocalMux                     309              3230   1066  FALL       1
I__153/I                               InMux                          0              3230   1066  FALL       1
I__153/O                               InMux                        217              3447   1066  FALL       1
de_inst.r_counter_4_LC_6_8_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_4_LC_6_8_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__142/I                               InMux                          0              3693   1529  FALL       1
I__142/O                               InMux                        217              3910   1529  FALL       1
de_inst.r_counter_5_LC_6_8_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_5_LC_6_8_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_3_LC_6_8_2/lcout
Path End         : de_inst.r_counter_4_LC_6_8_3/in3
Capture Clock    : de_inst.r_counter_4_LC_6_8_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_3_LC_6_8_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_3_LC_6_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__55/I                                LocalMux                       0              2921   1066  FALL       1
I__55/O                                LocalMux                     309              3230   1066  FALL       1
I__57/I                                InMux                          0              3230   1066  FALL       1
I__57/O                                InMux                        217              3447   1066  FALL       1
de_inst.r_counter_3_LC_6_8_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_3_LC_6_8_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__148/I                               InMux                          0              3693   1529  FALL       1
I__148/O                               InMux                        217              3910   1529  FALL       1
de_inst.r_counter_4_LC_6_8_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_4_LC_6_8_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_2_LC_6_8_1/lcout
Path End         : de_inst.r_counter_3_LC_6_8_2/in3
Capture Clock    : de_inst.r_counter_3_LC_6_8_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_2_LC_6_8_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_2_LC_6_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__61/I                                LocalMux                       0              2921   1066  FALL       1
I__61/O                                LocalMux                     309              3230   1066  FALL       1
I__63/I                                InMux                          0              3230   1066  FALL       1
I__63/O                                InMux                        217              3447   1066  FALL       1
de_inst.r_counter_2_LC_6_8_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
de_inst.r_counter_2_LC_6_8_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__53/I                                InMux                          0              3693   1529  FALL       1
I__53/O                                InMux                        217              3910   1529  FALL       1
de_inst.r_counter_3_LC_6_8_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_3_LC_6_8_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_16_LC_6_9_7/lcout
Path End         : de_inst.r_counter_17_LC_6_10_0/in3
Capture Clock    : de_inst.r_counter_17_LC_6_10_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_16_LC_6_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_16_LC_6_9_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__195/I                                LocalMux                       0              2921   1066  FALL       1
I__195/O                                LocalMux                     309              3230   1066  FALL       1
I__198/I                                InMux                          0              3230   1066  FALL       1
I__198/O                                InMux                        217              3447   1066  FALL       1
de_inst.r_counter_16_LC_6_9_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
de_inst.r_counter_16_LC_6_9_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_6_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_6_10_0_/carryinitout         ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__191/I                                InMux                          0              3868   1704  FALL       1
I__191/O                                InMux                        217              4086   1704  FALL       1
de_inst.r_counter_17_LC_6_10_0/in3      LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_17_LC_6_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_8_LC_6_8_7/lcout
Path End         : de_inst.r_counter_9_LC_6_9_0/in3
Capture Clock    : de_inst.r_counter_9_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_8_LC_6_8_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__123/I                               LocalMux                       0              2921   1066  FALL       1
I__123/O                               LocalMux                     309              3230   1066  FALL       1
I__126/I                               InMux                          0              3230   1066  FALL       1
I__126/O                               InMux                        217              3447   1066  FALL       1
de_inst.r_counter_8_LC_6_8_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
de_inst.r_counter_8_LC_6_8_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_6_9_0_/carryinitin          ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_6_9_0_/carryinitout         ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__113/I                               InMux                          0              3868   1704  FALL       1
I__113/O                               InMux                        217              4086   1704  FALL       1
de_inst.r_counter_9_LC_6_9_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_0_LC_6_10_7/lcout
Path End         : de_inst.r_counter_2_LC_6_8_1/in3
Capture Clock    : de_inst.r_counter_2_LC_6_8_1/clk
Hold Constraint  : 0p
Path slack       : 1789p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_0_LC_6_10_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_0_LC_6_10_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__168/I                                       Odrv4                          0              2921   1788  FALL       1
I__168/O                                       Odrv4                        372              3293   1788  FALL       1
I__171/I                                       LocalMux                       0              3293   1788  FALL       1
I__171/O                                       LocalMux                     309              3602   1788  FALL       1
I__175/I                                       InMux                          0              3602   1788  FALL       1
I__175/O                                       InMux                        217              3819   1788  FALL       1
I__177/I                                       CascadeMux                     0              3819   1788  FALL       1
I__177/O                                       CascadeMux                     0              3819   1788  FALL       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/in2       LogicCell40_SEQ_MODE_0000      0              3819   1788  FALL       1
de_inst.r_counter_2_cry_1_c_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    133              3952   1788  FALL       2
I__59/I                                        InMux                          0              3952   1788  FALL       1
I__59/O                                        InMux                        217              4170   1788  FALL       1
de_inst.r_counter_2_LC_6_8_1/in3               LogicCell40_SEQ_MODE_1000      0              4170   1788  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_2_LC_6_8_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_5_LC_6_8_4/lcout
Path End         : de_inst.r_filtered_data_LC_6_7_1/in0
Capture Clock    : de_inst.r_filtered_data_LC_6_7_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_5_LC_6_8_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_5_LC_6_8_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__143/I                                      LocalMux                       0              2921   1880  FALL       1
I__143/O                                      LocalMux                     309              3230   1880  FALL       1
I__146/I                                      InMux                          0              3230   1880  FALL       1
I__146/O                                      InMux                        217              3447   1880  FALL       1
de_inst.r_filtered_data_RNO_0_LC_5_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
de_inst.r_filtered_data_RNO_0_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__92/I                                       LocalMux                       0              3735   1880  FALL       1
I__92/O                                       LocalMux                     309              4044   1880  FALL       1
I__93/I                                       InMux                          0              4044   1880  FALL       1
I__93/O                                       InMux                        217              4261   1880  FALL       1
de_inst.r_filtered_data_LC_6_7_1/in0          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_counter_3_LC_6_8_2/lcout
Path End         : de_inst.r_filtered_data_LC_6_7_1/in3
Capture Clock    : de_inst.r_filtered_data_LC_6_7_1/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_3_LC_6_8_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_counter_3_LC_6_8_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__54/I                                       LocalMux                       0              2921   2251  FALL       1
I__54/O                                       LocalMux                     309              3230   2251  FALL       1
I__56/I                                       InMux                          0              3230   2251  FALL       1
I__56/O                                       InMux                        217              3447   2251  FALL       1
I__58/I                                       CascadeMux                     0              3447   2251  FALL       1
I__58/O                                       CascadeMux                     0              3447   2251  FALL       1
de_inst.r_filtered_data_RNO_4_LC_6_7_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
de_inst.r_filtered_data_RNO_4_LC_6_7_6/ltout  LogicCell40_SEQ_MODE_0000    309              3756   2251  RISE       1
I__66/I                                       CascadeMux                     0              3756   2251  RISE       1
I__66/O                                       CascadeMux                     0              3756   2251  RISE       1
de_inst.r_filtered_data_RNO_1_LC_6_7_7/in2    LogicCell40_SEQ_MODE_0000      0              3756   2251  RISE       1
de_inst.r_filtered_data_RNO_1_LC_6_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL       1
I__64/I                                       LocalMux                       0              4107   2251  FALL       1
I__64/O                                       LocalMux                     309              4415   2251  FALL       1
I__65/I                                       InMux                          0              4415   2251  FALL       1
I__65/O                                       InMux                        217              4633   2251  FALL       1
de_inst.r_filtered_data_LC_6_7_1/in3          LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_8_LC_6_8_7/sr
Capture Clock    : de_inst.r_counter_8_LC_6_8_7/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__159/I                                                     SRMux                          0              5537   3711  FALL       1
I__159/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_8_LC_6_8_7/sr                              LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_8_LC_6_8_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_7_LC_6_8_6/sr
Capture Clock    : de_inst.r_counter_7_LC_6_8_6/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__159/I                                                     SRMux                          0              5537   3711  FALL       1
I__159/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_7_LC_6_8_6/sr                              LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_7_LC_6_8_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_6_LC_6_8_5/sr
Capture Clock    : de_inst.r_counter_6_LC_6_8_5/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__159/I                                                     SRMux                          0              5537   3711  FALL       1
I__159/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_6_LC_6_8_5/sr                              LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_6_LC_6_8_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_5_LC_6_8_4/sr
Capture Clock    : de_inst.r_counter_5_LC_6_8_4/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__159/I                                                     SRMux                          0              5537   3711  FALL       1
I__159/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_5_LC_6_8_4/sr                              LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_5_LC_6_8_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_4_LC_6_8_3/sr
Capture Clock    : de_inst.r_counter_4_LC_6_8_3/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__159/I                                                     SRMux                          0              5537   3711  FALL       1
I__159/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_4_LC_6_8_3/sr                              LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_4_LC_6_8_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_3_LC_6_8_2/sr
Capture Clock    : de_inst.r_counter_3_LC_6_8_2/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__159/I                                                     SRMux                          0              5537   3711  FALL       1
I__159/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_3_LC_6_8_2/sr                              LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_3_LC_6_8_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_2_LC_6_8_1/sr
Capture Clock    : de_inst.r_counter_2_LC_6_8_1/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__159/I                                                     SRMux                          0              5537   3711  FALL       1
I__159/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_2_LC_6_8_1/sr                              LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_2_LC_6_8_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_16_LC_6_9_7/sr
Capture Clock    : de_inst.r_counter_16_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__160/I                                                     SRMux                          0              5537   3711  FALL       1
I__160/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_16_LC_6_9_7/sr                             LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_16_LC_6_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_15_LC_6_9_6/sr
Capture Clock    : de_inst.r_counter_15_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__160/I                                                     SRMux                          0              5537   3711  FALL       1
I__160/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_15_LC_6_9_6/sr                             LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_15_LC_6_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_14_LC_6_9_5/sr
Capture Clock    : de_inst.r_counter_14_LC_6_9_5/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__160/I                                                     SRMux                          0              5537   3711  FALL       1
I__160/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_14_LC_6_9_5/sr                             LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_14_LC_6_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_13_LC_6_9_4/sr
Capture Clock    : de_inst.r_counter_13_LC_6_9_4/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__160/I                                                     SRMux                          0              5537   3711  FALL       1
I__160/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_13_LC_6_9_4/sr                             LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_13_LC_6_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_12_LC_6_9_3/sr
Capture Clock    : de_inst.r_counter_12_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__160/I                                                     SRMux                          0              5537   3711  FALL       1
I__160/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_12_LC_6_9_3/sr                             LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_12_LC_6_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_11_LC_6_9_2/sr
Capture Clock    : de_inst.r_counter_11_LC_6_9_2/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__160/I                                                     SRMux                          0              5537   3711  FALL       1
I__160/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_11_LC_6_9_2/sr                             LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_11_LC_6_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_10_LC_6_9_1/sr
Capture Clock    : de_inst.r_counter_10_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__160/I                                                     SRMux                          0              5537   3711  FALL       1
I__160/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_10_LC_6_9_1/sr                             LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_10_LC_6_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_9_LC_6_9_0/sr
Capture Clock    : de_inst.r_counter_9_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__160/I                                                     SRMux                          0              5537   3711  FALL       1
I__160/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_9_LC_6_9_0/sr                              LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__166/I                                            ClkMux                         0              2073  RISE       1
I__166/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_9_LC_6_9_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_0_LC_6_10_7/sr
Capture Clock    : de_inst.r_counter_0_LC_6_10_7/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__161/I                                                     SRMux                          0              5537   3711  FALL       1
I__161/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_0_LC_6_10_7/sr                             LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_0_LC_6_10_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_1_LC_6_10_4/sr
Capture Clock    : de_inst.r_counter_1_LC_6_10_4/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__161/I                                                     SRMux                          0              5537   3711  FALL       1
I__161/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_1_LC_6_10_4/sr                             LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_1_LC_6_10_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : de_inst.r_filtered_data_LC_6_7_1/lcout
Path End         : de_inst.r_counter_17_LC_6_10_0/sr
Capture Clock    : de_inst.r_counter_17_LC_6_10_0/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
de_inst.r_filtered_data_LC_6_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__76/I                                                      LocalMux                       0              2921   3711  FALL       1
I__76/O                                                      LocalMux                     309              3230   3711  FALL       1
I__78/I                                                      InMux                          0              3230   3711  FALL       1
I__78/O                                                      InMux                        217              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/in0                LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_LC_5_8_2/lcout              LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__48/I                                                      Odrv12                         0              3833   3711  FALL       1
I__48/O                                                      Odrv12                       540              4373   3711  FALL       1
I__49/I                                                      LocalMux                       0              4373   3711  FALL       1
I__49/O                                                      LocalMux                     309              4682   3711  FALL       1
I__50/I                                                      IoInMux                        0              4682   3711  FALL       1
I__50/O                                                      IoInMux                      217              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
de_inst.r_filtered_data_RNITOLR6_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__157/I                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__157/O                                                     gio2CtrlBuf                    0              5460   3711  FALL       1
I__158/I                                                     GlobalMux                      0              5460   3711  FALL       1
I__158/O                                                     GlobalMux                     77              5537   3711  FALL       1
I__161/I                                                     SRMux                          0              5537   3711  FALL       1
I__161/O                                                     SRMux                        358              5895   3711  FALL       1
de_inst.r_counter_17_LC_6_10_0/sr                            LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__167/I                                            ClkMux                         0              2073  RISE       1
I__167/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_counter_17_LC_6_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : de_inst.r_filtered_data_LC_6_7_1/in2
Capture Clock    : de_inst.r_filtered_data_LC_6_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                            Falling_dect                   0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__84/I                               Odrv12                         0               973   +INF  FALL       1
I__84/O                               Odrv12                       540              1513   +INF  FALL       1
I__85/I                               Span12Mux_v                    0              1513   +INF  FALL       1
I__85/O                               Span12Mux_v                  540              2053   +INF  FALL       1
I__86/I                               LocalMux                       0              2053   +INF  FALL       1
I__86/O                               LocalMux                     309              2362   +INF  FALL       1
I__88/I                               InMux                          0              2362   +INF  FALL       1
I__88/O                               InMux                        217              2579   +INF  FALL       1
I__90/I                               CascadeMux                     0              2579   +INF  FALL       1
I__90/O                               CascadeMux                     0              2579   +INF  FALL       1
de_inst.r_filtered_data_LC_6_7_1/in2  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
de_inst.r_filtered_data_LC_6_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_6_7_5/lcout
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           9042
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Falling_dect                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__162/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__162/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__163/I                                            GlobalMux                      0              1918  RISE       1
I__163/O                                            GlobalMux                    154              2073  RISE       1
I__165/I                                            ClkMux                         0              2073  RISE       1
I__165/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_6_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_6_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__70/I                            Odrv12                         0              2921   +INF  RISE       1
I__70/O                            Odrv12                       491              3412   +INF  RISE       1
I__72/I                            Sp12to4                        0              3412   +INF  RISE       1
I__72/O                            Sp12to4                      428              3840   +INF  RISE       1
I__73/I                            IoSpan4Mux                     0              3840   +INF  RISE       1
I__73/O                            IoSpan4Mux                   288              4128   +INF  RISE       1
I__74/I                            LocalMux                       0              4128   +INF  RISE       1
I__74/O                            LocalMux                     330              4457   +INF  RISE       1
I__75/I                            IoInMux                        0              4457   +INF  RISE       1
I__75/O                            IoInMux                      259              4717   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4717   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6954   +INF  FALL       1
o_LED_1_obuf_iopad/DIN             IO_PAD                         0              6954   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9042   +INF  FALL       1
o_LED_1                            Falling_dect                   0              9042   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

