Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 14:35:53 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_double_div4_timing_summary_routed.rpt -pb operator_double_div4_timing_summary_routed.pb -rpx operator_double_div4_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_double_div4
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.006        0.000                      0                   71        0.216        0.000                      0                   71        2.100        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.006        0.000                      0                   71        0.216        0.000                      0                   71        2.100        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 icmp4_reg_317_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icmp4_reg_317_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.322ns (16.428%)  route 1.638ns (83.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.672     0.672    ap_clk
    SLICE_X30Y63         FDRE                                         r  icmp4_reg_317_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  icmp4_reg_317_reg[0]/Q
                         net (fo=53, routed)          1.638     2.579    icmp4_reg_317_reg_n_0_[0]
    SLICE_X30Y63         LUT4 (Prop_lut4_I1_O)        0.053     2.632 r  icmp4_reg_317[0]_i_1/O
                         net (fo=1, routed)           0.000     2.632    icmp4_reg_317[0]_i_1_n_0
    SLICE_X30Y63         FDRE                                         r  icmp4_reg_317_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.638     5.638    ap_clk
    SLICE_X30Y63         FDRE                                         r  icmp4_reg_317_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)        0.035     5.638    icmp4_reg_317_reg[0]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_mant_V_2_reg_294_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.322ns (20.888%)  route 1.220ns (79.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.672     0.672    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.368     1.309    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.053     1.362 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.851     2.214    ap_NS_fsm1
    SLICE_X32Y67         FDRE                                         r  new_mant_V_2_reg_294_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.638     5.638    ap_clk
    SLICE_X32Y67         FDRE                                         r  new_mant_V_2_reg_294_reg[16]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X32Y67         FDRE (Setup_fdre_C_CE)      -0.244     5.359    new_mant_V_2_reg_294_reg[16]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -2.214    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_mant_V_2_reg_294_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.322ns (20.888%)  route 1.220ns (79.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.672     0.672    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.368     1.309    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.053     1.362 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.851     2.214    ap_NS_fsm1
    SLICE_X32Y67         FDRE                                         r  new_mant_V_2_reg_294_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.638     5.638    ap_clk
    SLICE_X32Y67         FDRE                                         r  new_mant_V_2_reg_294_reg[17]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X32Y67         FDRE (Setup_fdre_C_CE)      -0.244     5.359    new_mant_V_2_reg_294_reg[17]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -2.214    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_mant_V_2_reg_294_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.322ns (20.888%)  route 1.220ns (79.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.672     0.672    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.368     1.309    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.053     1.362 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.851     2.214    ap_NS_fsm1
    SLICE_X32Y67         FDRE                                         r  new_mant_V_2_reg_294_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.638     5.638    ap_clk
    SLICE_X32Y67         FDRE                                         r  new_mant_V_2_reg_294_reg[18]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X32Y67         FDRE (Setup_fdre_C_CE)      -0.244     5.359    new_mant_V_2_reg_294_reg[18]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -2.214    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_mant_V_2_reg_294_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.322ns (20.888%)  route 1.220ns (79.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.672     0.672    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.368     1.309    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.053     1.362 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.851     2.214    ap_NS_fsm1
    SLICE_X32Y67         FDRE                                         r  new_mant_V_2_reg_294_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.638     5.638    ap_clk
    SLICE_X32Y67         FDRE                                         r  new_mant_V_2_reg_294_reg[19]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X32Y67         FDRE (Setup_fdre_C_CE)      -0.244     5.359    new_mant_V_2_reg_294_reg[19]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -2.214    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_mant_V_2_reg_294_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.322ns (20.920%)  route 1.217ns (79.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.672     0.672    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.368     1.309    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.053     1.362 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.849     2.211    ap_NS_fsm1
    SLICE_X34Y68         FDRE                                         r  new_mant_V_2_reg_294_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.638     5.638    ap_clk
    SLICE_X34Y68         FDRE                                         r  new_mant_V_2_reg_294_reg[8]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X34Y68         FDRE (Setup_fdre_C_CE)      -0.244     5.359    new_mant_V_2_reg_294_reg[8]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -2.211    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_mant_V_2_reg_294_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.322ns (20.920%)  route 1.217ns (79.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.672     0.672    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.368     1.309    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.053     1.362 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.849     2.211    ap_NS_fsm1
    SLICE_X34Y68         FDRE                                         r  new_mant_V_2_reg_294_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.638     5.638    ap_clk
    SLICE_X34Y68         FDRE                                         r  new_mant_V_2_reg_294_reg[9]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X34Y68         FDRE (Setup_fdre_C_CE)      -0.244     5.359    new_mant_V_2_reg_294_reg[9]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -2.211    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_mant_V_2_reg_294_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.322ns (21.430%)  route 1.181ns (78.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.672     0.672    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.368     1.309    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.053     1.362 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.812     2.175    ap_NS_fsm1
    SLICE_X37Y66         FDRE                                         r  new_mant_V_2_reg_294_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.638     5.638    ap_clk
    SLICE_X37Y66         FDRE                                         r  new_mant_V_2_reg_294_reg[10]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.244     5.359    new_mant_V_2_reg_294_reg[10]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_mant_V_2_reg_294_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.322ns (21.430%)  route 1.181ns (78.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.672     0.672    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.368     1.309    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.053     1.362 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.812     2.175    ap_NS_fsm1
    SLICE_X37Y66         FDRE                                         r  new_mant_V_2_reg_294_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.638     5.638    ap_clk
    SLICE_X37Y66         FDRE                                         r  new_mant_V_2_reg_294_reg[11]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.244     5.359    new_mant_V_2_reg_294_reg[11]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_mant_V_2_reg_294_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.322ns (21.430%)  route 1.181ns (78.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.672     0.672    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.368     1.309    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.053     1.362 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.812     2.175    ap_NS_fsm1
    SLICE_X37Y66         FDRE                                         r  new_mant_V_2_reg_294_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.638     5.638    ap_clk
    SLICE_X37Y66         FDRE                                         r  new_mant_V_2_reg_294_reg[6]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.244     5.359    new_mant_V_2_reg_294_reg[6]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                  3.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 p_0274_2_reg_311_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_0274_2_reg_311_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.926%)  route 0.163ns (56.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.283     0.283    ap_clk
    SLICE_X31Y63         FDRE                                         r  p_0274_2_reg_311_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_0274_2_reg_311_reg[0]/Q
                         net (fo=105, routed)         0.163     0.547    p_0274_2_reg_311_reg_n_0_[0]
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.028     0.575 r  p_0274_2_reg_311[0]_i_1/O
                         net (fo=1, routed)           0.000     0.575    p_0274_2_reg_311[0]_i_1_n_0
    SLICE_X31Y63         FDRE                                         r  p_0274_2_reg_311_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.298     0.298    ap_clk
    SLICE_X31Y63         FDRE                                         r  p_0274_2_reg_311_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X31Y63         FDRE (Hold_fdre_C_D)         0.060     0.358    p_0274_2_reg_311_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.130ns (39.507%)  route 0.199ns (60.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.283     0.283    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.199     0.582    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT4 (Prop_lut4_I2_O)        0.030     0.612 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.612    ap_CS_fsm[1]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.298     0.298    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.075     0.373    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.137%)  route 0.199ns (60.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.283     0.283    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.100     0.383 f  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.199     0.582    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT4 (Prop_lut4_I0_O)        0.028     0.610 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.610    ap_CS_fsm[0]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.298     0.298    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_0274_2_reg_311_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.029%)  route 0.218ns (62.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.283     0.283    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.218     0.601    ap_CS_fsm_reg_n_0_[0]
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.028     0.629 r  p_0274_2_reg_311[1]_i_1/O
                         net (fo=1, routed)           0.000     0.629    p_0274_2_reg_311[1]_i_1_n_0
    SLICE_X31Y63         FDRE                                         r  p_0274_2_reg_311_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.298     0.298    ap_clk
    SLICE_X31Y63         FDRE                                         r  p_0274_2_reg_311_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X31Y63         FDRE (Hold_fdre_C_D)         0.060     0.358    p_0274_2_reg_311_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 icmp_reg_301_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icmp_reg_301_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.523%)  route 0.232ns (64.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.283     0.283    ap_clk
    SLICE_X30Y62         FDRE                                         r  icmp_reg_301_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  icmp_reg_301_reg[0]/Q
                         net (fo=12, routed)          0.232     0.616    icmp_reg_301_reg_n_0_[0]
    SLICE_X30Y62         LUT5 (Prop_lut5_I2_O)        0.028     0.644 r  icmp_reg_301[0]_i_1/O
                         net (fo=1, routed)           0.000     0.644    icmp_reg_301[0]_i_1_n_0
    SLICE_X30Y62         FDRE                                         r  icmp_reg_301_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.298     0.298    ap_clk
    SLICE_X30Y62         FDRE                                         r  icmp_reg_301_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.060     0.358    icmp_reg_301_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icmp4_reg_317_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.695%)  route 0.276ns (68.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.283     0.283    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.276     0.659    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.028     0.687 r  icmp4_reg_317[0]_i_1/O
                         net (fo=1, routed)           0.000     0.687    icmp4_reg_317[0]_i_1_n_0
    SLICE_X30Y63         FDRE                                         r  icmp4_reg_317_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.298     0.298    ap_clk
    SLICE_X30Y63         FDRE                                         r  icmp4_reg_317_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.060     0.358    icmp4_reg_317_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_exp_V_reg_288_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.797%)  route 0.262ns (67.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.283     0.283    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.155     0.538    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.028     0.566 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.107     0.674    ap_NS_fsm1
    SLICE_X31Y61         FDRE                                         r  new_exp_V_reg_288_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.298     0.298    ap_clk
    SLICE_X31Y61         FDRE                                         r  new_exp_V_reg_288_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X31Y61         FDRE (Hold_fdre_C_CE)        0.010     0.308    new_exp_V_reg_288_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_exp_V_reg_288_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.797%)  route 0.262ns (67.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.283     0.283    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.155     0.538    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.028     0.566 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.107     0.674    ap_NS_fsm1
    SLICE_X31Y61         FDRE                                         r  new_exp_V_reg_288_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.298     0.298    ap_clk
    SLICE_X31Y61         FDRE                                         r  new_exp_V_reg_288_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X31Y61         FDRE (Hold_fdre_C_CE)        0.010     0.308    new_exp_V_reg_288_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_exp_V_reg_288_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.797%)  route 0.262ns (67.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.283     0.283    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.155     0.538    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.028     0.566 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.107     0.674    ap_NS_fsm1
    SLICE_X31Y61         FDRE                                         r  new_exp_V_reg_288_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.298     0.298    ap_clk
    SLICE_X31Y61         FDRE                                         r  new_exp_V_reg_288_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X31Y61         FDRE (Hold_fdre_C_CE)        0.010     0.308    new_exp_V_reg_288_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            new_exp_V_reg_288_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.982%)  route 0.314ns (71.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.283     0.283    ap_clk
    SLICE_X30Y61         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.155     0.538    ap_CS_fsm_reg_n_0_[0]
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.028     0.566 r  p_Repl2_2_reg_283[0]_i_1/O
                         net (fo=65, routed)          0.158     0.725    ap_NS_fsm1
    SLICE_X31Y62         FDRE                                         r  new_exp_V_reg_288_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=70, unset)           0.298     0.298    ap_clk
    SLICE_X31Y62         FDRE                                         r  new_exp_V_reg_288_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X31Y62         FDRE (Hold_fdre_C_CE)        0.010     0.308    new_exp_V_reg_288_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.417    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X30Y61  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X31Y62  new_exp_V_reg_288_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X30Y61  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X30Y63  icmp4_reg_317_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X30Y62  icmp_reg_301_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X32Y62  new_exp_V_reg_288_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X33Y61  new_exp_V_reg_288_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X31Y62  new_exp_V_reg_288_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X31Y62  new_exp_V_reg_288_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X31Y61  new_exp_V_reg_288_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X30Y61  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X30Y61  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X31Y62  new_exp_V_reg_288_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X31Y62  new_exp_V_reg_288_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y61  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y61  ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y63  icmp4_reg_317_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y63  icmp4_reg_317_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y62  icmp_reg_301_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y62  icmp_reg_301_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y61  ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y61  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y61  ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y61  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y63  icmp4_reg_317_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y63  icmp4_reg_317_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y62  icmp_reg_301_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X30Y62  icmp_reg_301_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X31Y62  new_exp_V_reg_288_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X31Y62  new_exp_V_reg_288_reg[0]/C



