// Seed: 2117173040
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wor id_2,
    output wand id_3,
    input wor id_4,
    input wand id_5,
    input wor id_6,
    input tri id_7,
    input wand id_8,
    input tri1 id_9,
    input tri1 id_10,
    output tri id_11,
    input wire id_12,
    output wor id_13
);
  assign id_11 = id_8;
  assign module_1.id_0 = 0;
  assign id_11 = 1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    output wire id_5,
    output logic id_6,
    output tri0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri id_10,
    output wire id_11,
    output tri id_12,
    output tri1 id_13,
    input wand id_14,
    output tri0 id_15,
    input supply1 id_16,
    input supply1 id_17
);
  always id_6 = id_14;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_17,
      id_2,
      id_8,
      id_3,
      id_4,
      id_10,
      id_16,
      id_17,
      id_10,
      id_15,
      id_14,
      id_12
  );
endmodule
