// Seed: 3425836053
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2[1] (~1'd0, 0);
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    output wor id_3,
    output tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input supply1 id_8
    , id_13,
    input wand id_9,
    output wire id_10,
    input wand id_11
);
  always #1 deassign id_2;
  module_0(
      id_13
  );
endmodule
