$date
	Mon Sep 18 15:37:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkFF_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % reset $end
$scope module jkFFq $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
1"
0!
$end
#10
0%
#20
0"
#30
1#
#40
1!
1"
#50
1$
0#
#60
0"
#70
1#
#80
0!
1"
#90
1%
0$
0#
#100
0"
#110
0%
#120
1"
