// Seed: 1057557778
module module_0 ();
  bit id_1;
  reg id_2;
  always
    if (1) begin : LABEL_0
      if (-1)
        if ("")
          if ("");
          else id_1 = 1;
      id_1 <= 1 < -1'b0;
    end
  always id_1 <= id_2;
  supply0 id_3 = -1'h0;
  wor id_4, id_5;
  id_6(
      .id_0({-1'd0{id_1, -1'h0}})
  );
  assign module_1.id_1 = 0;
  assign id_3 = id_5;
  assign id_4 = -1;
endmodule
module module_1;
  always id_1 <= 1'b0;
  module_0 modCall_1 ();
endmodule
