<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='635' type='void llvm::ARMTargetLowering::PassF64ArgInRegs(const llvm::SDLoc &amp; dl, llvm::SelectionDAG &amp; DAG, llvm::SDValue Chain, llvm::SDValue &amp; Arg, RegsToPassVector &amp; RegsToPass, llvm::CCValAssign &amp; VA, llvm::CCValAssign &amp; NextVA, llvm::SDValue &amp; StackPtr, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; MemOpChains, ISD::ArgFlagsTy Flags) const'/>
<def f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1790' ll='1814' type='void llvm::ARMTargetLowering::PassF64ArgInRegs(const llvm::SDLoc &amp; dl, llvm::SelectionDAG &amp; DAG, llvm::SDValue Chain, llvm::SDValue &amp; Arg, RegsToPassVector &amp; RegsToPass, llvm::CCValAssign &amp; VA, llvm::CCValAssign &amp; NextVA, llvm::SDValue &amp; StackPtr, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; MemOpChains, ISD::ArgFlagsTy Flags) const'/>
