<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2745" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2745{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t2_2745{left:645px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3_2745{left:784px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2745{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2745{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2745{left:360px;bottom:886px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2745{left:70px;bottom:797px;letter-spacing:0.13px;}
#t8_2745{left:70px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_2745{left:70px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_2745{left:70px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_2745{left:70px;bottom:723px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_2745{left:70px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_2745{left:646px;bottom:705px;}
#te_2745{left:661px;bottom:698px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tf_2745{left:70px;bottom:681px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tg_2745{left:70px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_2745{left:569px;bottom:671px;}
#ti_2745{left:584px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_2745{left:70px;bottom:648px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tk_2745{left:70px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tl_2745{left:417px;bottom:630px;}
#tm_2745{left:432px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_2745{left:70px;bottom:606px;letter-spacing:-0.16px;word-spacing:-0.75px;}
#to_2745{left:70px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tp_2745{left:70px;bottom:563px;}
#tq_2745{left:96px;bottom:567px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tr_2745{left:96px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_2745{left:70px;bottom:524px;}
#tt_2745{left:96px;bottom:527px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#tu_2745{left:319px;bottom:527px;}
#tv_2745{left:327px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tw_2745{left:417px;bottom:527px;}
#tx_2745{left:421px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.33px;}
#ty_2745{left:551px;bottom:527px;}
#tz_2745{left:554px;bottom:527px;letter-spacing:-0.17px;word-spacing:-0.14px;}
#t10_2745{left:595px;bottom:534px;}
#t11_2745{left:606px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_2745{left:96px;bottom:510px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t13_2745{left:96px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_2745{left:291px;bottom:500px;}
#t15_2745{left:306px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t16_2745{left:96px;bottom:477px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t17_2745{left:574px;bottom:477px;}
#t18_2745{left:582px;bottom:477px;letter-spacing:-0.13px;word-spacing:-0.34px;}
#t19_2745{left:741px;bottom:477px;}
#t1a_2745{left:749px;bottom:477px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1b_2745{left:96px;bottom:460px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#t1c_2745{left:549px;bottom:460px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#t1d_2745{left:96px;bottom:443px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1e_2745{left:70px;bottom:417px;}
#t1f_2745{left:96px;bottom:420px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_2745{left:96px;bottom:403px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_2745{left:360px;bottom:410px;}
#t1i_2745{left:375px;bottom:403px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1j_2745{left:70px;bottom:377px;}
#t1k_2745{left:96px;bottom:380px;letter-spacing:-0.21px;word-spacing:-1.27px;}
#t1l_2745{left:752px;bottom:387px;}
#t1m_2745{left:763px;bottom:380px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#t1n_2745{left:96px;bottom:364px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#t1o_2745{left:346px;bottom:370px;}
#t1p_2745{left:361px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1q_2745{left:96px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1r_2745{left:96px;bottom:330px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1s_2745{left:70px;bottom:304px;}
#t1t_2745{left:96px;bottom:307px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1u_2745{left:96px;bottom:290px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1v_2745{left:435px;bottom:297px;}
#t1w_2745{left:450px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1x_2745{left:96px;bottom:273px;letter-spacing:-0.21px;word-spacing:-0.45px;}
#t1y_2745{left:70px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1z_2745{left:70px;bottom:232px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t20_2745{left:75px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t21_2745{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t22_2745{left:362px;bottom:1065px;letter-spacing:-0.14px;}
#t23_2745{left:362px;bottom:1050px;letter-spacing:-0.18px;}
#t24_2745{left:400px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t25_2745{left:400px;bottom:1050px;letter-spacing:-0.14px;}
#t26_2745{left:400px;bottom:1034px;letter-spacing:-0.13px;}
#t27_2745{left:473px;bottom:1065px;letter-spacing:-0.12px;}
#t28_2745{left:473px;bottom:1050px;letter-spacing:-0.12px;}
#t29_2745{left:473px;bottom:1034px;letter-spacing:-0.12px;}
#t2a_2745{left:547px;bottom:1065px;letter-spacing:-0.13px;}
#t2b_2745{left:75px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2c_2745{left:75px;bottom:990px;letter-spacing:-0.15px;}
#t2d_2745{left:362px;bottom:1011px;}
#t2e_2745{left:400px;bottom:1011px;letter-spacing:-0.16px;}
#t2f_2745{left:473px;bottom:1011px;letter-spacing:-0.13px;}
#t2g_2745{left:547px;bottom:1011px;letter-spacing:-0.12px;}
#t2h_2745{left:547px;bottom:995px;letter-spacing:-0.11px;}
#t2i_2745{left:75px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_2745{left:75px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2k_2745{left:362px;bottom:967px;}
#t2l_2745{left:400px;bottom:967px;letter-spacing:-0.12px;}
#t2m_2745{left:473px;bottom:967px;letter-spacing:-0.15px;}
#t2n_2745{left:547px;bottom:967px;letter-spacing:-0.12px;}
#t2o_2745{left:547px;bottom:950px;letter-spacing:-0.11px;}
#t2p_2745{left:89px;bottom:865px;letter-spacing:-0.15px;}
#t2q_2745{left:204px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2r_2745{left:380px;bottom:865px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2s_2745{left:553px;bottom:865px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2t_2745{left:729px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2u_2745{left:103px;bottom:840px;}
#t2v_2745{left:192px;bottom:840px;letter-spacing:-0.13px;}
#t2w_2745{left:401px;bottom:840px;letter-spacing:-0.16px;}
#t2x_2745{left:574px;bottom:840px;letter-spacing:-0.14px;}
#t2y_2745{left:750px;bottom:840px;letter-spacing:-0.12px;}
#t2z_2745{left:70px;bottom:188px;letter-spacing:-0.16px;}
#t30_2745{left:92px;bottom:188px;letter-spacing:-0.12px;}
#t31_2745{left:92px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t32_2745{left:92px;bottom:154px;letter-spacing:-0.11px;}
#t33_2745{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t34_2745{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t35_2745{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_2745{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2745{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2745{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2745{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2745{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2745{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_2745{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_2745{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_2745{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_2745{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2745" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2745Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2745" style="-webkit-user-select: none;"><object width="935" height="1210" data="2745/2745.svg" type="image/svg+xml" id="pdf2745" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2745" class="t s1_2745">XSAVES—Save Processor Extended States Supervisor </span>
<span id="t2_2745" class="t s2_2745">INSTRUCTION SET REFERENCE, W-Z </span>
<span id="t3_2745" class="t s1_2745">Vol. 2D </span><span id="t4_2745" class="t s1_2745">6-63 </span>
<span id="t5_2745" class="t s3_2745">XSAVES—Save Processor Extended States Supervisor </span>
<span id="t6_2745" class="t s4_2745">Instruction Operand Encoding </span>
<span id="t7_2745" class="t s4_2745">Description </span>
<span id="t8_2745" class="t s5_2745">Performs a full or partial save of processor state components to the XSAVE area located at the memory address </span>
<span id="t9_2745" class="t s5_2745">specified by the destination operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The </span>
<span id="ta_2745" class="t s5_2745">specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), the logical- </span>
<span id="tb_2745" class="t s5_2745">AND of EDX:EAX and the logical-OR of XCR0 with the IA32_XSS MSR. XSAVES may be executed only if CPL = 0. </span>
<span id="tc_2745" class="t s5_2745">The format of the XSAVE area is detailed in Section 13.4, “XSAVE Area,” of the Intel </span>
<span id="td_2745" class="t s6_2745">® </span>
<span id="te_2745" class="t s5_2745">64 and IA-32 Architectures </span>
<span id="tf_2745" class="t s5_2745">Software Developer’s Manual, Volume 1. Like FXRSTOR and FXSAVE, the memory format used for x87 state </span>
<span id="tg_2745" class="t s5_2745">depends on a REX.W prefix; see Section 13.5.1, “x87 State,” of the Intel </span>
<span id="th_2745" class="t s6_2745">® </span>
<span id="ti_2745" class="t s5_2745">64 and IA-32 Architectures Software </span>
<span id="tj_2745" class="t s5_2745">Developer’s Manual, Volume 1. </span>
<span id="tk_2745" class="t s5_2745">Section 13.11, “Operation of XSAVES,” of the Intel </span>
<span id="tl_2745" class="t s6_2745">® </span>
<span id="tm_2745" class="t s5_2745">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="tn_2745" class="t s5_2745">Volume 1 provides a detailed description of the operation of the XSAVES instruction. The following items provide a </span>
<span id="to_2745" class="t s5_2745">high-level outline: </span>
<span id="tp_2745" class="t s7_2745">• </span><span id="tq_2745" class="t s5_2745">Execution of XSAVES is similar to that of XSAVEC. XSAVES differs from XSAVEC in that it can save state </span>
<span id="tr_2745" class="t s5_2745">components corresponding to bits set in the IA32_XSS MSR and that it may use the modified optimization. </span>
<span id="ts_2745" class="t s7_2745">• </span><span id="tt_2745" class="t s5_2745">XSAVES saves state component </span><span id="tu_2745" class="t s8_2745">i </span><span id="tv_2745" class="t s5_2745">only if RFBM[</span><span id="tw_2745" class="t s8_2745">i</span><span id="tx_2745" class="t s5_2745">] = 1 and XINUSE[</span><span id="ty_2745" class="t s8_2745">i</span><span id="tz_2745" class="t s5_2745">] = 1. </span>
<span id="t10_2745" class="t s6_2745">1 </span>
<span id="t11_2745" class="t s5_2745">(XINUSE is a bitmap by which the </span>
<span id="t12_2745" class="t s5_2745">processor tracks the status of various state components. See Section 13.6, “Processor Tracking of XSAVE- </span>
<span id="t13_2745" class="t s5_2745">Managed State,” of the Intel </span>
<span id="t14_2745" class="t s6_2745">® </span>
<span id="t15_2745" class="t s5_2745">64 and IA-32 Architectures Software Developer’s Manual, Volume 1.) Even if </span>
<span id="t16_2745" class="t s5_2745">both bits are 1, XSAVES may optimize and not save state component </span><span id="t17_2745" class="t s8_2745">i </span><span id="t18_2745" class="t s5_2745">if (1) state component </span><span id="t19_2745" class="t s8_2745">i </span><span id="t1a_2745" class="t s5_2745">has not been </span>
<span id="t1b_2745" class="t s5_2745">modified since the last execution of XRSTOR or XRSTORS; and (2) </span><span id="t1c_2745" class="t s5_2745">this execution of XSAVES correspond to that </span>
<span id="t1d_2745" class="t s5_2745">last execution of XRSTOR or XRSTORS as determined by XRSTOR_INFO (see the Operation section below). </span>
<span id="t1e_2745" class="t s7_2745">• </span><span id="t1f_2745" class="t s5_2745">XSAVES does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, “Legacy </span>
<span id="t1g_2745" class="t s5_2745">Region of an XSAVE Area,” of the Intel </span>
<span id="t1h_2745" class="t s6_2745">® </span>
<span id="t1i_2745" class="t s5_2745">64 and IA-32 Architectures Software Developer’s Manual, Volume 1). </span>
<span id="t1j_2745" class="t s7_2745">• </span><span id="t1k_2745" class="t s5_2745">XSAVES writes the logical AND of RFBM and XINUSE to the XSTATE_BV field of the XSAVE header. </span>
<span id="t1l_2745" class="t s6_2745">2 </span>
<span id="t1m_2745" class="t s5_2745">(See Section </span>
<span id="t1n_2745" class="t s5_2745">13.4.2, “XSAVE Header,” of the Intel </span>
<span id="t1o_2745" class="t s6_2745">® </span>
<span id="t1p_2745" class="t s5_2745">64 and IA-32 Architectures Software Developer’s Manual, Volume 1.) </span>
<span id="t1q_2745" class="t s5_2745">XSAVES sets bit 63 of the XCOMP_BV field and sets bits 62:0 of that field to RFBM[62:0]. XSAVES does not </span>
<span id="t1r_2745" class="t s5_2745">write to any parts of the XSAVE header other than the XSTATE_BV and XCOMP_BV fields. </span>
<span id="t1s_2745" class="t s7_2745">• </span><span id="t1t_2745" class="t s5_2745">XSAVES always uses the compacted format of the extended region of the XSAVE area (see Section 13.4.3, </span>
<span id="t1u_2745" class="t s5_2745">“Extended Region of an XSAVE Area,” of the Intel </span>
<span id="t1v_2745" class="t s6_2745">® </span>
<span id="t1w_2745" class="t s5_2745">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t1x_2745" class="t s5_2745">Volume 1). </span>
<span id="t1y_2745" class="t s5_2745">Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) results in a </span>
<span id="t1z_2745" class="t s5_2745">general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored. </span>
<span id="t20_2745" class="t s9_2745">Opcode / </span>
<span id="t21_2745" class="t s9_2745">Instruction </span>
<span id="t22_2745" class="t s9_2745">Op/ </span>
<span id="t23_2745" class="t s9_2745">En </span>
<span id="t24_2745" class="t s9_2745">64/32 bit </span>
<span id="t25_2745" class="t s9_2745">Mode </span>
<span id="t26_2745" class="t s9_2745">Support </span>
<span id="t27_2745" class="t s9_2745">CPUID </span>
<span id="t28_2745" class="t s9_2745">Feature </span>
<span id="t29_2745" class="t s9_2745">Flag </span>
<span id="t2a_2745" class="t s9_2745">Description </span>
<span id="t2b_2745" class="t sa_2745">NP 0F C7 /5 </span>
<span id="t2c_2745" class="t sa_2745">XSAVES mem </span>
<span id="t2d_2745" class="t sa_2745">M </span><span id="t2e_2745" class="t sa_2745">V/V </span><span id="t2f_2745" class="t sa_2745">XSS </span><span id="t2g_2745" class="t sa_2745">Save state components specified by EDX:EAX to </span>
<span id="t2h_2745" class="t sa_2745">mem with compaction, optimizing if possible. </span>
<span id="t2i_2745" class="t sa_2745">NP REX.W + 0F C7 /5 </span>
<span id="t2j_2745" class="t sa_2745">XSAVES64 mem </span>
<span id="t2k_2745" class="t sa_2745">M </span><span id="t2l_2745" class="t sa_2745">V/N.E. </span><span id="t2m_2745" class="t sa_2745">XSS </span><span id="t2n_2745" class="t sa_2745">Save state components specified by EDX:EAX to </span>
<span id="t2o_2745" class="t sa_2745">mem with compaction, optimizing if possible. </span>
<span id="t2p_2745" class="t s9_2745">Op/En </span><span id="t2q_2745" class="t s9_2745">Operand 1 </span><span id="t2r_2745" class="t s9_2745">Operand 2 </span><span id="t2s_2745" class="t s9_2745">Operand 3 </span><span id="t2t_2745" class="t s9_2745">Operand 4 </span>
<span id="t2u_2745" class="t sa_2745">M </span><span id="t2v_2745" class="t sa_2745">ModRM:r/m (w) </span><span id="t2w_2745" class="t sa_2745">N/A </span><span id="t2x_2745" class="t sa_2745">N/A </span><span id="t2y_2745" class="t sa_2745">N/A </span>
<span id="t2z_2745" class="t sa_2745">1. </span><span id="t30_2745" class="t sa_2745">There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not </span>
<span id="t31_2745" class="t sa_2745">have its initial value of 1F80H. In this case, the init optimization does not apply and XSAVEC will save SSE state as long as RFBM[1] = </span>
<span id="t32_2745" class="t sa_2745">1 and the modified optimization is not being applied. </span>
<span id="t33_2745" class="t sa_2745">2. </span><span id="t34_2745" class="t sa_2745">There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not </span>
<span id="t35_2745" class="t sa_2745">have its initial value of 1F80H. In this case, XSAVES sets XSTATE_BV[1] to 1 as long as RFBM[1] = 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
