# Pipelined-Multiplier

Independent simulation of a pipelined multiplier schematic on Intel Quartus Prime for an Altera MAX 10 FPGA. 

Main File: pipemult.vhd
