
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.14+36 (git sha1 15a4e900b, gcc 7.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Jan22_SW_Release, released at Sat Jan 29 02:42:49 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Jan22_SW_Release, released at Sat Jan 29 02:42:49 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'atahost.v'
VERIFIC-INFO [VERI-2561] atahost.v:183: undeclared symbol 'PIOsel', assumed default net type 'wire'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'atahost_controller.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'atahost_pio_actrl.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'atahost_pio_tctrl.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'atahost_top.v'
VERIFIC-INFO [VERI-2561] atahost_top.v:182: undeclared symbol 'PIOsel', assumed default net type 'wire'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'atahost_wb_slave.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ro_cnt.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'timescale.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ud_cnt.v'

3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] atahost_top.v:69: compiling module 'atahost_top'
VERIFIC-INFO [VERI-1018] atahost_wb_slave.v:52: compiling module 'atahost_wb_slave(DeviceId=4'b010,DMA_mode0_Tm=0,DMA_mode0_Td=0,DMA_mode0_Teoc=0)'
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:241: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:265: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:266: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:270: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:271: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:274: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:297: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:302: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:303: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:307: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:308: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:330: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:332: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:333: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:337: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:338: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:345: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:347: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:354: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:363: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:369: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:370: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:371: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:379: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:380: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:381: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:385: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:386: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:387: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:392: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:394: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:395: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:402: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:403: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:404: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:408: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:409: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:410: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:414: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:415: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:416: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:423: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:424: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:425: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:429: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:430: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:431: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:435: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:436: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_wb_slave.v:437: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] atahost_controller.v:58: compiling module 'atahost_controller'
VERIFIC-WARNING [VERI-2371] atahost_controller.v:167: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:168: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:170: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:171: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:178: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:179: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:180: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:181: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:182: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:183: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:184: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:185: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:189: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:190: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:191: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:192: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:193: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:194: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:195: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:196: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:200: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:201: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:202: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:203: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:205: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:206: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:207: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:208: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:215: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:221: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:222: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:226: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:227: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:231: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:232: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] atahost_pio_actrl.v:51: compiling module 'atahost_pio_actrl'
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:138: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:139: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:140: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:141: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:142: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:148: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:149: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:150: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:151: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:152: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:156: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:157: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:158: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:159: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:160: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:164: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:165: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:166: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:167: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_actrl.v:168: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] atahost_pio_tctrl.v:91: compiling module 'atahost_pio_tctrl'
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:156: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:157: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:161: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:162: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:166: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:167: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] ro_cnt.v:62: compiling module 'ro_cnt(ID=6)'
VERIFIC-WARNING [VERI-2371] ro_cnt.v:90: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ro_cnt.v:92: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ro_cnt.v:94: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] ud_cnt.v:60: compiling module 'ud_cnt(RESD=6)'
VERIFIC-WARNING [VERI-2371] ud_cnt.v:90: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:92: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:94: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:96: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:189: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:190: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:191: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:195: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:196: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:197: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:201: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:202: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:203: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] ro_cnt.v:62: compiling module 'ro_cnt(ID=28)'
VERIFIC-WARNING [VERI-2371] ro_cnt.v:90: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ro_cnt.v:92: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ro_cnt.v:94: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] ud_cnt.v:60: compiling module 'ud_cnt(RESD=28)'
VERIFIC-WARNING [VERI-2371] ud_cnt.v:90: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:92: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:94: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:96: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:223: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:225: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:227: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_pio_tctrl.v:233: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] ro_cnt.v:62: compiling module 'ro_cnt(ID=2)'
VERIFIC-WARNING [VERI-2371] ro_cnt.v:90: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ro_cnt.v:92: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ro_cnt.v:94: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] ud_cnt.v:60: compiling module 'ud_cnt(RESD=2)'
VERIFIC-WARNING [VERI-2371] ud_cnt.v:90: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:92: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:94: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:96: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] ro_cnt.v:62: compiling module 'ro_cnt(ID=23)'
VERIFIC-WARNING [VERI-2371] ro_cnt.v:90: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ro_cnt.v:92: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ro_cnt.v:94: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] ud_cnt.v:60: compiling module 'ud_cnt(RESD=23)'
VERIFIC-WARNING [VERI-2371] ud_cnt.v:90: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:92: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:94: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] ud_cnt.v:96: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] atahost_controller.v:274: delay control is not supported for synthesis
Importing module atahost_top.
Importing module atahost_wb_slave(DeviceId=4'b010,DMA_mode0_Tm=0,DMA_mode0_Td=0,DMA_mode0_Teoc=0).
Importing module atahost_controller.
Importing module atahost_pio_actrl.
Importing module atahost_pio_tctrl.
Importing module ro_cnt(ID=2).
Importing module ro_cnt(ID=6).
Importing module ud_cnt(RESD=6).
Importing module ro_cnt(ID=28).
Importing module ud_cnt(RESD=28).
Importing module ud_cnt(RESD=2).
Importing module ro_cnt(ID=23).
Importing module ud_cnt(RESD=23).

3.1. Analyzing design hierarchy..
Top module:  \atahost_top
Used module:     \atahost_controller
Used module:         \atahost_pio_actrl
Used module:             \atahost_pio_tctrl
Used module:                 \ro_cnt(ID=23)
Used module:                     \ud_cnt(RESD=23)
Used module:                 \ro_cnt(ID=2)
Used module:                     \ud_cnt(RESD=2)
Used module:                 \ro_cnt(ID=28)
Used module:                     \ud_cnt(RESD=28)
Used module:                 \ro_cnt(ID=6)
Used module:                     \ud_cnt(RESD=6)
Used module:     \atahost_wb_slave(DeviceId=4'b010,DMA_mode0_Tm=0,DMA_mode0_Td=0,DMA_mode0_Teoc=0)

3.2. Analyzing design hierarchy..
Top module:  \atahost_top
Used module:     \atahost_controller
Used module:         \atahost_pio_actrl
Used module:             \atahost_pio_tctrl
Used module:                 \ro_cnt(ID=23)
Used module:                     \ud_cnt(RESD=23)
Used module:                 \ro_cnt(ID=2)
Used module:                     \ud_cnt(RESD=2)
Used module:                 \ro_cnt(ID=28)
Used module:                     \ud_cnt(RESD=28)
Used module:                 \ro_cnt(ID=6)
Used module:                     \ud_cnt(RESD=6)
Used module:     \atahost_wb_slave(DeviceId=4'b010,DMA_mode0_Tm=0,DMA_mode0_Td=0,DMA_mode0_Teoc=0)
Removed 0 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8. Executing PROC_DFF pass (convert process syncs to FFs).

4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ud_cnt(RESD=23).
<suppressed ~2 debug messages>
Optimizing module ro_cnt(ID=23).
<suppressed ~1 debug messages>
Optimizing module ud_cnt(RESD=2).
<suppressed ~2 debug messages>
Optimizing module ud_cnt(RESD=28).
<suppressed ~2 debug messages>
Optimizing module ro_cnt(ID=28).
<suppressed ~1 debug messages>
Optimizing module ud_cnt(RESD=6).
<suppressed ~2 debug messages>
Optimizing module ro_cnt(ID=6).
<suppressed ~1 debug messages>
Optimizing module ro_cnt(ID=2).
<suppressed ~1 debug messages>
Optimizing module atahost_pio_tctrl.
<suppressed ~10 debug messages>
Optimizing module atahost_pio_actrl.
Optimizing module atahost_controller.
<suppressed ~12 debug messages>
Optimizing module atahost_wb_slave(DeviceId=4'b010,DMA_mode0_Tm=0,DMA_mode0_Td=0,DMA_mode0_Teoc=0).
<suppressed ~28 debug messages>
Optimizing module atahost_top.

5. Executing FLATTEN pass (flatten design).
Deleting now unused module ud_cnt(RESD=23).
Deleting now unused module ro_cnt(ID=23).
Deleting now unused module ud_cnt(RESD=2).
Deleting now unused module ud_cnt(RESD=28).
Deleting now unused module ro_cnt(ID=28).
Deleting now unused module ud_cnt(RESD=6).
Deleting now unused module ro_cnt(ID=6).
Deleting now unused module ro_cnt(ID=2).
Deleting now unused module atahost_pio_tctrl.
Deleting now unused module atahost_pio_actrl.
Deleting now unused module atahost_controller.
Deleting now unused module atahost_wb_slave(DeviceId=4'b010,DMA_mode0_Tm=0,DMA_mode0_Td=0,DMA_mode0_Teoc=0).
<suppressed ~12 debug messages>

6. Executing TRIBUF pass.

7. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.
<suppressed ~9 debug messages>

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..
Removed 19 unused cells and 1000 unused wires.
<suppressed ~147 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module atahost_top...
Found and reported 0 problems.

10. Executing DEMINOUT pass (demote inout ports to input or output).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.
<suppressed ~4 debug messages>

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
    New ctrl vector for $pmux cell $flatten\u0.$verific$select_313$atahost_wb_slave.v:476$756: { $flatten\u0.$verific$n37$460 $flatten\u0.$verific$n41$462 $flatten\u0.$verific$n45$464 $flatten\u0.$verific$n49$466 $flatten\u0.$verific$n53$468 $flatten\u0.$verific$n57$470 $flatten\u0.$verific$n61$472 }
  Optimizing cells in module \atahost_top.
Performed a total of 1 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.\cnt.$verific$Qi_reg$ud_cnt.v:96$1513 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.$verific$rci_reg$ro_cnt.v:94$1459 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$DMA_dev1_Tm_reg$atahost_wb_slave.v:438$743 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.\cnt.$verific$Qi_reg$ud_cnt.v:96$1439 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.$verific$rci_reg$ro_cnt.v:94$1385 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$DMA_dev1_Teoc_reg$atahost_wb_slave.v:438$745 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.\cnt.$verific$Qi_reg$ud_cnt.v:96$1616 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.$verific$rci_reg$ro_cnt.v:94$1562 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$DMA_dev1_Td_reg$atahost_wb_slave.v:438$744 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$DMA_dev0_Tm_reg$atahost_wb_slave.v:417$734 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.\cnt.$verific$Qi_reg$ud_cnt.v:96$1542 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.$verific$rci_reg$ro_cnt.v:94$1340 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$DMA_dev0_Teoc_reg$atahost_wb_slave.v:417$736 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$DMA_dev0_Td_reg$atahost_wb_slave.v:417$735 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$oe_reg$atahost_pio_tctrl.v:204$1268 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$hold_go_reg$atahost_pio_tctrl.v:168$1229 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$hT2done_reg$atahost_pio_tctrl.v:227$1287 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$busy_reg$atahost_pio_tctrl.v:168$1228 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$DIOW_reg$atahost_pio_tctrl.v:204$1267 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$DIOR_reg$atahost_pio_tctrl.v:204$1266 ($aldff) from module atahost_top.
Removing never-active async load on $flatten\u1.\PIO_access_control.$verific$q_reg$atahost_pio_actrl.v:129$1079 ($aldff) from module atahost_top.
Removing never-active async load on $flatten\u1.\PIO_access_control.$verific$Teoc_reg$atahost_pio_actrl.v:170$1116 ($aldff) from module atahost_top.
Removing never-active async load on $flatten\u1.\PIO_access_control.$verific$T4_reg$atahost_pio_actrl.v:170$1115 ($aldff) from module atahost_top.
Removing never-active async load on $flatten\u1.\PIO_access_control.$verific$T2_reg$atahost_pio_actrl.v:170$1114 ($aldff) from module atahost_top.
Removing never-active async load on $flatten\u1.\PIO_access_control.$verific$T1_reg$atahost_pio_actrl.v:170$1113 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$CtrlReg_reg$atahost_wb_slave.v:274$655 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.$verific$dPIOreq_reg$atahost_controller.v:233$877 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.$verific$RESETn_reg$atahost_controller.v:209$854 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.$verific$PIOgo_reg$atahost_controller.v:233$878 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.$verific$DIOWn_reg$atahost_controller.v:209$856 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.$verific$DIORn_reg$atahost_controller.v:209$855 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.$verific$DDoe_reg$atahost_controller.v:209$861 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.$verific$DDo_reg$atahost_controller.v:209$860 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.$verific$DA_reg$atahost_controller.v:209$857 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.$verific$CS1n_reg$atahost_controller.v:209$859 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u1.$verific$CS0n_reg$atahost_controller.v:209$858 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$inti_reg$atahost_wb_slave.v:309$680 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$dirq_reg$atahost_wb_slave.v:309$681 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_dport1_Teoc_reg$atahost_wb_slave.v:396$726 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_dport1_T4_reg$atahost_wb_slave.v:396$725 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_dport1_T2_reg$atahost_wb_slave.v:396$724 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_dport1_T1_reg$atahost_wb_slave.v:396$723 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_dport0_Teoc_reg$atahost_wb_slave.v:372$714 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_dport0_T4_reg$atahost_wb_slave.v:372$713 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_dport0_T2_reg$atahost_wb_slave.v:372$712 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_dport0_T1_reg$atahost_wb_slave.v:372$711 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_cmdport_Teoc_reg$atahost_wb_slave.v:348$702 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_cmdport_T4_reg$atahost_wb_slave.v:348$701 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_cmdport_T2_reg$atahost_wb_slave.v:348$700 ($aldff) from module atahost_top.
Changing const-value async load to async reset on $flatten\u0.$verific$PIO_cmdport_T1_reg$atahost_wb_slave.v:348$699 ($aldff) from module atahost_top.

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..
Removed 3 unused cells and 9 unused wires.
<suppressed ~4 debug messages>

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

11.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
Performed a total of 0 changes.

11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

11.13. Executing OPT_DFF pass (perform DFF optimizations).

11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

11.16. Finished OPT passes. (There is nothing left to do.)

12. Executing FSM pass (extract and optimize FSM).

12.1. Executing FSM_DETECT pass (finding FSMs in design).

12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u1.\PIO_access_control.$verific$q_reg$atahost_pio_actrl.v:129$1079 ($dff) from module atahost_top (D = \dd_pad_i, Q = \u1.PIO_access_control.q).
Adding EN signal on $flatten\u1.$verific$SelDev_reg$atahost_controller.v:215$867 ($dff) from module atahost_top (D = \wb_dat_i [4], Q = \u1.SelDev).
Adding EN signal on $flatten\u0.$verific$store_pp_full_reg$atahost_wb_slave.v:241$623 ($dff) from module atahost_top (D = 1'0, Q = \u0.store_pp_full).
Adding EN signal on $flatten\u0.$verific$PIO_dport1_Teoc_reg$atahost_wb_slave.v:396$726 ($adff) from module atahost_top (D = $flatten\u0.$verific$n946$575, Q = \u0.PIO_dport1_Teoc).
Adding EN signal on $flatten\u0.$verific$PIO_dport1_T4_reg$atahost_wb_slave.v:396$725 ($adff) from module atahost_top (D = $flatten\u0.$verific$n937$574, Q = \u0.PIO_dport1_T4).
Adding EN signal on $flatten\u0.$verific$PIO_dport1_T2_reg$atahost_wb_slave.v:396$724 ($adff) from module atahost_top (D = $flatten\u0.$verific$n928$573, Q = \u0.PIO_dport1_T2).
Adding EN signal on $flatten\u0.$verific$PIO_dport1_T1_reg$atahost_wb_slave.v:396$723 ($adff) from module atahost_top (D = $flatten\u0.$verific$n919$572, Q = \u0.PIO_dport1_T1).
Adding EN signal on $flatten\u0.$verific$PIO_dport0_Teoc_reg$atahost_wb_slave.v:372$714 ($adff) from module atahost_top (D = $flatten\u0.$verific$n727$567, Q = \u0.PIO_dport0_Teoc).
Adding EN signal on $flatten\u0.$verific$PIO_dport0_T4_reg$atahost_wb_slave.v:372$713 ($adff) from module atahost_top (D = $flatten\u0.$verific$n718$566, Q = \u0.PIO_dport0_T4).
Adding EN signal on $flatten\u0.$verific$PIO_dport0_T2_reg$atahost_wb_slave.v:372$712 ($adff) from module atahost_top (D = $flatten\u0.$verific$n709$565, Q = \u0.PIO_dport0_T2).
Adding EN signal on $flatten\u0.$verific$PIO_dport0_T1_reg$atahost_wb_slave.v:372$711 ($adff) from module atahost_top (D = $flatten\u0.$verific$n700$564, Q = \u0.PIO_dport0_T1).
Adding EN signal on $flatten\u0.$verific$PIO_cmdport_Teoc_reg$atahost_wb_slave.v:348$702 ($adff) from module atahost_top (D = $flatten\u0.$verific$n508$559, Q = \u0.PIO_cmdport_Teoc).
Adding EN signal on $flatten\u0.$verific$PIO_cmdport_T4_reg$atahost_wb_slave.v:348$701 ($adff) from module atahost_top (D = $flatten\u0.$verific$n499$558, Q = \u0.PIO_cmdport_T4).
Adding EN signal on $flatten\u0.$verific$PIO_cmdport_T2_reg$atahost_wb_slave.v:348$700 ($adff) from module atahost_top (D = $flatten\u0.$verific$n490$557, Q = \u0.PIO_cmdport_T2).
Adding EN signal on $flatten\u0.$verific$PIO_cmdport_T1_reg$atahost_wb_slave.v:348$699 ($adff) from module atahost_top (D = $flatten\u0.$verific$n481$556, Q = \u0.PIO_cmdport_T1).
Adding EN signal on $flatten\u0.$verific$DMA_dev1_Tm_reg$atahost_wb_slave.v:438$743 ($adff) from module atahost_top (D = $flatten\u0.$verific$n1267$586, Q = \u0.DMA_dev1_Tm).
Adding EN signal on $flatten\u0.$verific$DMA_dev1_Teoc_reg$atahost_wb_slave.v:438$745 ($adff) from module atahost_top (D = $flatten\u0.$verific$n1285$588, Q = \u0.DMA_dev1_Teoc).
Adding EN signal on $flatten\u0.$verific$DMA_dev1_Td_reg$atahost_wb_slave.v:438$744 ($adff) from module atahost_top (D = $flatten\u0.$verific$n1276$587, Q = \u0.DMA_dev1_Td).
Adding EN signal on $flatten\u0.$verific$DMA_dev0_Tm_reg$atahost_wb_slave.v:417$734 ($adff) from module atahost_top (D = $flatten\u0.$verific$n1102$580, Q = \u0.DMA_dev0_Tm).
Adding EN signal on $flatten\u0.$verific$DMA_dev0_Teoc_reg$atahost_wb_slave.v:417$736 ($adff) from module atahost_top (D = $flatten\u0.$verific$n1120$582, Q = \u0.DMA_dev0_Teoc).
Adding EN signal on $flatten\u0.$verific$DMA_dev0_Td_reg$atahost_wb_slave.v:417$735 ($adff) from module atahost_top (D = $flatten\u0.$verific$n1111$581, Q = \u0.DMA_dev0_Td).
Adding EN signal on $flatten\u0.$verific$CtrlReg_reg$atahost_wb_slave.v:274$655 ($adff) from module atahost_top (D = $flatten\u0.$verific$n199$543, Q = \u0.CtrlReg).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$1621 ($dffe) from module atahost_top.

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.
<suppressed ~21 debug messages>

13.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
Performed a total of 0 changes.

13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

13.13. Executing OPT_DFF pass (perform DFF optimizations).

13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

13.16. Rerunning OPT passes. (Maybe there is more to do..)

13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
Performed a total of 0 changes.

13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

13.20. Executing OPT_DFF pass (perform DFF optimizations).

13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

13.23. Finished OPT passes. (There is nothing left to do.)

14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell atahost_top.$flatten\u0.$verific$equal_60$atahost_wb_slave.v:256$646 ($eq).
Removed top 1 bits (of 4) from port B of cell atahost_top.$flatten\u0.$verific$equal_56$atahost_wb_slave.v:255$643 ($eq).
Removed top 1 bits (of 4) from port B of cell atahost_top.$flatten\u0.$verific$equal_52$atahost_wb_slave.v:254$640 ($eq).
Removed top 2 bits (of 4) from port B of cell atahost_top.$flatten\u0.$verific$equal_48$atahost_wb_slave.v:253$637 ($eq).
Removed top 2 bits (of 4) from port B of cell atahost_top.$flatten\u0.$verific$equal_44$atahost_wb_slave.v:252$634 ($eq).
Removed top 3 bits (of 4) from port B of cell atahost_top.$flatten\u0.$verific$equal_40$atahost_wb_slave.v:251$631 ($eq).
Removed top 1 bits (of 9) from port A of cell atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1503 ($sub).
Removed top 8 bits (of 9) from port B of cell atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1503 ($sub).
Removed top 1 bits (of 9) from port A of cell atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1429 ($sub).
Removed top 8 bits (of 9) from port B of cell atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1429 ($sub).
Removed top 1 bits (of 9) from port A of cell atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1532 ($sub).
Removed top 8 bits (of 9) from port B of cell atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1532 ($sub).
Removed top 1 bits (of 9) from port A of cell atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1606 ($sub).
Removed top 8 bits (of 9) from port B of cell atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1606 ($sub).

15. Executing PEEPOPT pass (run peephole optimizers).

16. Executing PMUXTREE pass.

17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module atahost_top:
  creating $macc model for $flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1532 ($sub).
  creating $macc model for $flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1606 ($sub).
  creating $macc model for $flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1429 ($sub).
  creating $macc model for $flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1503 ($sub).
  creating $alu model for $macc $flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1503.
  creating $alu model for $macc $flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1429.
  creating $alu model for $macc $flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1606.
  creating $alu model for $macc $flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1532.
  creating $alu cell for $flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1532: $auto$alumacc.cc:485:replace_alu$1703
  creating $alu cell for $flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1606: $auto$alumacc.cc:485:replace_alu$1706
  creating $alu cell for $flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1429: $auto$alumacc.cc:485:replace_alu$1709
  creating $alu cell for $flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.\cnt.$verific$sub_4$ud_cnt.v:85$1503: $auto$alumacc.cc:485:replace_alu$1712
  created 4 $alu and 0 $macc cells.

19. Executing OPT pass (performing simple optimizations).

19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
Performed a total of 0 changes.

19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

19.6. Executing OPT_DFF pass (perform DFF optimizations).

19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

19.9. Finished OPT passes. (There is nothing left to do.)

20. Executing MEMORY pass.

20.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

20.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

20.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

20.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

20.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

20.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

20.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

20.9. Executing MEMORY_COLLECT pass (generating $mem cells).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.
<suppressed ~19 debug messages>

23. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping atahost_top.$auto$ff.cc:262:slice$1661 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1664 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1667 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1670 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1673 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1676 ($adffe).
Mapping atahost_top.$auto$opt_dff.cc:195:make_patterns_logic$1624 ($reduce_bool).
Mapping atahost_top.$auto$opt_dff.cc:195:make_patterns_logic$1636 ($reduce_bool).
Mapping atahost_top.$auto$opt_dff.cc:195:make_patterns_logic$1648 ($reduce_bool).
Mapping atahost_top.$auto$opt_dff.cc:195:make_patterns_logic$1660 ($reduce_bool).
Mapping atahost_top.$auto$opt_dff.cc:195:make_patterns_logic$1669 ($reduce_bool).
Mapping atahost_top.$auto$opt_dff.cc:195:make_patterns_logic$1678 ($reduce_bool).
Mapping atahost_top.$auto$pmuxtree.cc:35:or_generator$1687 ($or).
Mapping atahost_top.$auto$pmuxtree.cc:35:or_generator$1695 ($or).
Mapping atahost_top.$auto$pmuxtree.cc:37:or_generator$1699 ($reduce_or).
Mapping atahost_top.$auto$pmuxtree.cc:65:recursive_mux_generator$1683 ($mux).
Mapping atahost_top.$auto$pmuxtree.cc:65:recursive_mux_generator$1685 ($mux).
Mapping atahost_top.$auto$pmuxtree.cc:65:recursive_mux_generator$1689 ($mux).
Mapping atahost_top.$auto$pmuxtree.cc:65:recursive_mux_generator$1691 ($mux).
Mapping atahost_top.$auto$pmuxtree.cc:65:recursive_mux_generator$1693 ($mux).
Mapping atahost_top.$auto$pmuxtree.cc:65:recursive_mux_generator$1697 ($mux).
Mapping atahost_top.$auto$pmuxtree.cc:65:recursive_mux_generator$1701 ($mux).
Mapping atahost_top.$flatten\u0.$verific$dirq_reg$atahost_wb_slave.v:309$681 ($adff).
Mapping atahost_top.$flatten\u0.$verific$equal_36$atahost_wb_slave.v:250$628 ($logic_not).
Mapping atahost_top.$flatten\u0.$verific$equal_40$atahost_wb_slave.v:251$631 ($eq).
Mapping atahost_top.$flatten\u0.$verific$equal_44$atahost_wb_slave.v:252$634 ($eq).
Mapping atahost_top.$flatten\u0.$verific$equal_48$atahost_wb_slave.v:253$637 ($eq).
Mapping atahost_top.$flatten\u0.$verific$equal_52$atahost_wb_slave.v:254$640 ($eq).
Mapping atahost_top.$flatten\u0.$verific$equal_56$atahost_wb_slave.v:255$643 ($eq).
Mapping atahost_top.$flatten\u0.$verific$equal_60$atahost_wb_slave.v:256$646 ($eq).
Mapping atahost_top.$flatten\u0.$verific$i10$atahost_wb_slave.v:228$605 ($mux).
Mapping atahost_top.$flatten\u0.$verific$i100$atahost_wb_slave.v:307$675 ($and).
Mapping atahost_top.$flatten\u0.$verific$i103$atahost_wb_slave.v:309$678 ($mux).
Mapping atahost_top.$flatten\u0.$verific$i104$atahost_wb_slave.v:309$679 ($mux).
Mapping atahost_top.$flatten\u0.$verific$i12$atahost_wb_slave.v:231$607 ($and).
Mapping atahost_top.$flatten\u0.$verific$i13$atahost_wb_slave.v:231$608 ($and).
Mapping atahost_top.$flatten\u0.$verific$i14$atahost_wb_slave.v:231$609 ($and).
Mapping atahost_top.$flatten\u0.$verific$i20$atahost_wb_slave.v:234$614 ($not).
Mapping atahost_top.$flatten\u0.$verific$i21$atahost_wb_slave.v:234$615 ($and).
Mapping atahost_top.$flatten\u0.$verific$i22$atahost_wb_slave.v:234$616 ($and).
Mapping atahost_top.$flatten\u0.$verific$i242$atahost_wb_slave.v:446$746 ($or).
Mapping atahost_top.$flatten\u0.$verific$i245$atahost_wb_slave.v:449$748 ($and).
Mapping atahost_top.$flatten\u0.$verific$i36$atahost_wb_slave.v:250$627 ($and).
Mapping atahost_top.$flatten\u0.$verific$i38$atahost_wb_slave.v:250$629 ($and).
Mapping atahost_top.$flatten\u0.$verific$i42$atahost_wb_slave.v:251$632 ($and).
Mapping atahost_top.$flatten\u0.$verific$i46$atahost_wb_slave.v:252$635 ($and).
Mapping atahost_top.$flatten\u0.$verific$i50$atahost_wb_slave.v:253$638 ($and).
Mapping atahost_top.$flatten\u0.$verific$i54$atahost_wb_slave.v:254$641 ($and).
Mapping atahost_top.$flatten\u0.$verific$i58$atahost_wb_slave.v:255$644 ($and).
Mapping atahost_top.$flatten\u0.$verific$i62$atahost_wb_slave.v:256$647 ($and).
Mapping atahost_top.$flatten\u0.$verific$i8$atahost_wb_slave.v:228$603 ($not).
Mapping atahost_top.$flatten\u0.$verific$i9$atahost_wb_slave.v:228$604 ($not).
Mapping atahost_top.$flatten\u0.$verific$i94$atahost_wb_slave.v:307$669 ($not).
Mapping atahost_top.$flatten\u0.$verific$i95$atahost_wb_slave.v:307$670 ($and).
Mapping atahost_top.$flatten\u0.$verific$i96$atahost_wb_slave.v:307$671 ($or).
Mapping atahost_top.$flatten\u0.$verific$i97$atahost_wb_slave.v:307$672 ($not).
Mapping atahost_top.$flatten\u0.$verific$i98$atahost_wb_slave.v:307$673 ($and).
Mapping atahost_top.$flatten\u0.$verific$i99$atahost_wb_slave.v:307$674 ($not).
Mapping atahost_top.$flatten\u0.$verific$inti_reg$atahost_wb_slave.v:309$680 ($adff).
Mapping atahost_top.$auto$ff.cc:262:slice$1655 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1652 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1649 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1646 ($adffe).
Mapping atahost_top.$flatten\u0.$verific$mux_137$atahost_wb_slave.v:348$695 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_138$atahost_wb_slave.v:348$696 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_139$atahost_wb_slave.v:348$697 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_140$atahost_wb_slave.v:348$698 ($mux).
Mapping atahost_top.$auto$ff.cc:262:slice$1643 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1640 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1637 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1634 ($adffe).
Mapping atahost_top.$flatten\u0.$verific$mux_164$atahost_wb_slave.v:372$707 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_165$atahost_wb_slave.v:372$708 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_166$atahost_wb_slave.v:372$709 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_167$atahost_wb_slave.v:372$710 ($mux).
Mapping atahost_top.$auto$ff.cc:262:slice$1631 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1628 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1625 ($adffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1622 ($adffe).
Mapping atahost_top.$flatten\u0.$verific$mux_191$atahost_wb_slave.v:396$719 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_192$atahost_wb_slave.v:396$720 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_193$atahost_wb_slave.v:396$721 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_194$atahost_wb_slave.v:396$722 ($mux).
Mapping atahost_top.$auto$ff.cc:262:slice$1620 ($dffe).
Mapping atahost_top.$auto$ff.cc:262:slice$1619 ($dffe).
Mapping atahost_top.$flatten\u0.$verific$mux_214$atahost_wb_slave.v:417$731 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_215$atahost_wb_slave.v:417$732 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_216$atahost_wb_slave.v:417$733 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_235$atahost_wb_slave.v:438$740 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_236$atahost_wb_slave.v:438$741 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_237$atahost_wb_slave.v:438$742 ($mux).
Mapping atahost_top.$flatten\u0.$verific$mux_314$atahost_wb_slave.v:479$757 ($mux).
Mapping atahost_top.$auto$ff.cc:262:slice$1658 ($adffe).
Mapping atahost_top.$flatten\u0.$verific$mux_72$atahost_wb_slave.v:274$654 ($mux).
Mapping atahost_top.$flatten\u0.$verific$reduce_and_3$atahost_wb_slave.v:224$599 ($reduce_and).
Mapping atahost_top.$flatten\u0.$verific$reduce_and_5$atahost_wb_slave.v:225$601 ($reduce_and).
Mapping atahost_top.$flatten\u1.$verific$CS0n_reg$atahost_controller.v:209$858 ($adff).
Mapping atahost_top.$flatten\u1.$verific$CS1n_reg$atahost_controller.v:209$859 ($adff).
Mapping atahost_top.$flatten\u1.$verific$DA_reg$atahost_controller.v:209$857 ($adff).
Mapping atahost_top.$flatten\u1.$verific$DDo_reg$atahost_controller.v:209$860 ($adff).
Mapping atahost_top.$flatten\u1.$verific$DDoe_reg$atahost_controller.v:209$861 ($adff).
Mapping atahost_top.$flatten\u1.$verific$DIORn_reg$atahost_controller.v:209$855 ($adff).
Mapping atahost_top.$flatten\u1.$verific$DIOWn_reg$atahost_controller.v:209$856 ($adff).
Mapping atahost_top.$flatten\u1.$verific$PIOack_reg$atahost_controller.v:274$1031 ($dff).
Mapping atahost_top.$flatten\u1.$verific$PIOgo_reg$atahost_controller.v:233$878 ($adff).
Mapping atahost_top.$flatten\u1.$verific$RESETn_reg$atahost_controller.v:209$854 ($adff).
Mapping atahost_top.$flatten\u1.$verific$cINTRQ_reg$atahost_controller.v:172$823 ($dff).
Mapping atahost_top.$flatten\u1.$verific$cIORDY_reg$atahost_controller.v:172$822 ($dff).
Mapping atahost_top.$flatten\u1.$verific$dPIOreq_reg$atahost_controller.v:233$877 ($adff).
Mapping atahost_top.$flatten\u1.$verific$i32$atahost_controller.v:200$831 ($not).
Mapping atahost_top.$flatten\u1.$verific$i35$atahost_controller.v:202$833 ($not).
Mapping atahost_top.$flatten\u1.$verific$i36$atahost_controller.v:202$834 ($and).
Mapping atahost_top.$flatten\u1.$verific$i37$atahost_controller.v:202$835 ($not).
Mapping atahost_top.$flatten\u1.$verific$i39$atahost_controller.v:203$837 ($and).
Mapping atahost_top.$flatten\u1.$verific$i40$atahost_controller.v:203$838 ($not).
Mapping atahost_top.$flatten\u1.$verific$i44$atahost_controller.v:207$842 ($not).
Mapping atahost_top.$flatten\u1.$verific$i46$atahost_controller.v:208$844 ($not).
Mapping atahost_top.$flatten\u1.$verific$i48$atahost_controller.v:209$846 ($mux).
Mapping atahost_top.$flatten\u1.$verific$i49$atahost_controller.v:209$847 ($mux).
Mapping atahost_top.$flatten\u1.$verific$i50$atahost_controller.v:209$848 ($mux).
Mapping atahost_top.$flatten\u1.$verific$i52$atahost_controller.v:209$850 ($mux).
Mapping atahost_top.$flatten\u1.$verific$i53$atahost_controller.v:209$851 ($mux).
Mapping atahost_top.$flatten\u1.$verific$i55$atahost_controller.v:209$853 ($mux).
Mapping atahost_top.$flatten\u1.$verific$i66$atahost_controller.v:214$863 ($and).
Mapping atahost_top.$flatten\u1.$verific$i67$atahost_controller.v:214$864 ($and).
Mapping atahost_top.$flatten\u1.$verific$i78$atahost_controller.v:231$868 ($not).
Mapping atahost_top.$flatten\u1.$verific$i79$atahost_controller.v:231$869 ($and).
Mapping atahost_top.$flatten\u1.$verific$i81$atahost_controller.v:232$871 ($not).
Mapping atahost_top.$flatten\u1.$verific$i82$atahost_controller.v:232$872 ($and).
Mapping atahost_top.$flatten\u1.$verific$i83$atahost_controller.v:232$873 ($and).
Mapping atahost_top.$flatten\u1.$verific$i85$atahost_controller.v:233$875 ($mux).
Mapping atahost_top.$flatten\u1.$verific$i86$atahost_controller.v:233$876 ($mux).
Mapping atahost_top.$flatten\u1.$verific$i90$atahost_controller.v:274$1027 ($not).
Mapping atahost_top.$flatten\u1.$verific$i91$atahost_controller.v:274$1028 ($and).
Mapping atahost_top.$flatten\u1.$verific$i92$atahost_controller.v:274$1029 ($or).
Mapping atahost_top.$flatten\u1.$verific$irq_reg$atahost_controller.v:172$825 ($dff).
Mapping atahost_top.$flatten\u1.$verific$mux_50$atahost_controller.v:209$849 ($mux).
Mapping atahost_top.$flatten\u1.$verific$mux_53$atahost_controller.v:209$852 ($mux).
Mapping atahost_top.$flatten\u1.$verific$sIORDY_reg$atahost_controller.v:172$824 ($dff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$IORDYen_reg$atahost_pio_actrl.v:170$1117 ($dff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$T1_reg$atahost_pio_actrl.v:170$1113 ($dff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$T2_reg$atahost_pio_actrl.v:170$1114 ($dff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$T4_reg$atahost_pio_actrl.v:170$1115 ($dff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$Teoc_reg$atahost_pio_actrl.v:170$1116 ($dff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$i15$atahost_pio_actrl.v:146$1086 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$i21$atahost_pio_actrl.v:154$1092 ($not).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$i22$atahost_pio_actrl.v:154$1093 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$i37$atahost_pio_actrl.v:169$1102 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$i42$atahost_pio_actrl.v:169$1107 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$i47$atahost_pio_actrl.v:170$1112 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_32$atahost_pio_actrl.v:169$1098 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_33$atahost_pio_actrl.v:169$1099 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_34$atahost_pio_actrl.v:169$1100 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_35$atahost_pio_actrl.v:169$1101 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_37$atahost_pio_actrl.v:169$1103 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_38$atahost_pio_actrl.v:169$1104 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_39$atahost_pio_actrl.v:169$1105 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_40$atahost_pio_actrl.v:169$1106 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_42$atahost_pio_actrl.v:170$1108 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_43$atahost_pio_actrl.v:170$1109 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_44$atahost_pio_actrl.v:170$1110 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$mux_45$atahost_pio_actrl.v:170$1111 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.$verific$reduce_or_8$atahost_pio_actrl.v:136$1080 ($reduce_or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$DIOR_reg$atahost_pio_tctrl.v:204$1266 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$DIOW_reg$atahost_pio_tctrl.v:204$1267 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$busy_reg$atahost_pio_tctrl.v:168$1228 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$dstrb_reg$atahost_pio_tctrl.v:233$1293 ($dff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$hT2done_reg$atahost_pio_tctrl.v:227$1287 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$hold_go_reg$atahost_pio_tctrl.v:168$1229 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i15$atahost_pio_tctrl.v:166$1217 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i16$atahost_pio_tctrl.v:166$1218 ($not).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i17$atahost_pio_tctrl.v:166$1219 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i19$atahost_pio_tctrl.v:167$1221 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i20$atahost_pio_tctrl.v:167$1222 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i21$atahost_pio_tctrl.v:167$1223 ($not).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i22$atahost_pio_tctrl.v:167$1224 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i24$atahost_pio_tctrl.v:168$1226 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i25$atahost_pio_tctrl.v:168$1227 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i28$atahost_pio_tctrl.v:170$1230 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i29$atahost_pio_tctrl.v:170$1231 ($not).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i30$atahost_pio_tctrl.v:170$1232 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i41$atahost_pio_tctrl.v:201$1248 ($not).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i42$atahost_pio_tctrl.v:201$1249 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i43$atahost_pio_tctrl.v:201$1250 ($not).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i44$atahost_pio_tctrl.v:201$1251 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i45$atahost_pio_tctrl.v:201$1252 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i47$atahost_pio_tctrl.v:202$1254 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i49$atahost_pio_tctrl.v:202$1255 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i50$atahost_pio_tctrl.v:202$1256 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i52$atahost_pio_tctrl.v:203$1258 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i53$atahost_pio_tctrl.v:203$1259 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i54$atahost_pio_tctrl.v:203$1260 ($not).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i55$atahost_pio_tctrl.v:203$1261 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i57$atahost_pio_tctrl.v:204$1263 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i58$atahost_pio_tctrl.v:204$1264 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i59$atahost_pio_tctrl.v:204$1265 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i68$atahost_pio_tctrl.v:227$1283 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i70$atahost_pio_tctrl.v:227$1284 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i72$atahost_pio_tctrl.v:227$1286 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i75$atahost_pio_tctrl.v:229$1288 ($not).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i76$atahost_pio_tctrl.v:229$1289 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$i77$atahost_pio_tctrl.v:229$1290 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.$verific$oe_reg$atahost_pio_tctrl.v:204$1268 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.$verific$i10$ro_cnt.v:94$1336 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.$verific$i11$ro_cnt.v:94$1337 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.$verific$i13$ro_cnt.v:94$1339 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.$verific$rci_reg$ro_cnt.v:94$1340 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.\cnt.$verific$Qi_reg$ud_cnt.v:96$1542 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.\cnt.$verific$mux_16$ud_cnt.v:96$1540 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\dhold_cnt.\cnt.$verific$mux_17$ud_cnt.v:96$1541 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.$verific$i10$ro_cnt.v:94$1558 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.$verific$i11$ro_cnt.v:94$1559 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.$verific$i13$ro_cnt.v:94$1561 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.$verific$rci_reg$ro_cnt.v:94$1562 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.\cnt.$verific$Qi_reg$ud_cnt.v:96$1616 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.\cnt.$verific$mux_16$ud_cnt.v:96$1614 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\eoc_cnt.\cnt.$verific$mux_17$ud_cnt.v:96$1615 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.$verific$i10$ro_cnt.v:94$1381 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.$verific$i11$ro_cnt.v:94$1382 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.$verific$i13$ro_cnt.v:94$1384 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.$verific$i9$ro_cnt.v:94$1380 ($not).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.$verific$rci_reg$ro_cnt.v:94$1385 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.\cnt.$verific$Qi_reg$ud_cnt.v:96$1439 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.\cnt.$verific$mux_16$ud_cnt.v:96$1437 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t1_cnt.\cnt.$verific$mux_17$ud_cnt.v:96$1438 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.$verific$i10$ro_cnt.v:94$1455 ($and).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.$verific$i11$ro_cnt.v:94$1456 ($or).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.$verific$i13$ro_cnt.v:94$1458 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.$verific$i9$ro_cnt.v:94$1454 ($not).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.$verific$rci_reg$ro_cnt.v:94$1459 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.\cnt.$verific$Qi_reg$ud_cnt.v:96$1513 ($adff).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.\cnt.$verific$mux_16$ud_cnt.v:96$1511 ($mux).
Mapping atahost_top.$flatten\u1.\PIO_access_control.\PIO_timing_controller.\t2_cnt.\cnt.$verific$mux_17$ud_cnt.v:96$1512 ($mux).

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.
<suppressed ~160 debug messages>

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
<suppressed ~501 debug messages>
Removed a total of 167 cells.

26. Executing OPT_DFF pass (perform DFF optimizations).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

28. Executing OPT pass (performing simple optimizations).

28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
Performed a total of 0 changes.

28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

28.6. Executing OPT_DFF pass (perform DFF optimizations).

28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

28.9. Finished OPT passes. (There is nothing left to do.)

29. Executing OPT pass (performing simple optimizations).

29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.
<suppressed ~26 debug messages>

29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

29.3. Executing OPT_DFF pass (perform DFF optimizations).

29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

29.5. Finished fast OPT passes.

30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

31.6. Executing OPT_SHARE pass.

31.7. Executing OPT_DFF pass (perform DFF optimizations).

31.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

31.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

31.10. Finished OPT passes. (There is nothing left to do.)

32. Executing TECHMAP pass (map to technology primitives).

32.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

32.2. Continuing TECHMAP pass.
Using template $paramod$19189243523493d505a4933d1bad417c570ea8a6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~355 debug messages>

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.
<suppressed ~168 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
Performed a total of 0 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

33.6. Executing OPT_DFF pass (perform DFF optimizations).

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..
Removed 1 unused cells and 143 unused wires.
<suppressed ~6 debug messages>

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

33.9. Rerunning OPT passes. (Maybe there is more to do..)

33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
Performed a total of 0 changes.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

33.16. Finished OPT passes. (There is nothing left to do.)

34. Executing ABC pass (technology mapping using ABC).

34.1. Extracting gate netlist of module `\atahost_top' to `<abc-temp-dir>/input.blif'..
Extracted 776 gates and 1097 wires to a netlist network with 320 inputs and 174 outputs.

34.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/Workspace/yosys_verific_rs/scripts/synth/abc/abc_base6.a21.scr 
ABC: netlist  : i/o =    320/    174  and =    1243  lev =   11 (5.86)  mem = 0.03 MB
ABC: Mapping (K=6)  :  lut =    274  edge =    1202  lev =    6 (2.99)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1258  lev =   11 (5.95)  mem = 0.03 MB
ABC: Mapping (K=6)  :  lut =    272  edge =    1215  lev =    5 (2.66)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1254  lev =   11 (5.93)  mem = 0.03 MB
ABC: Mapping (K=6)  :  lut =    272  edge =    1211  lev =    5 (2.57)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1241  lev =   11 (5.86)  mem = 0.03 MB
ABC: Mapping (K=6)  :  lut =    272  edge =    1211  lev =    5 (2.57)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1277  lev =   11 (5.90)  mem = 0.03 MB
ABC: Mapping (K=6)  :  lut =    261  edge =    1209  lev =    5 (2.55)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1277  lev =   11 (5.92)  mem = 0.03 MB
ABC: Mapping (K=6)  :  lut =    259  edge =    1212  lev =    6 (2.62)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1275  lev =   11 (5.93)  mem = 0.03 MB
ABC: Mapping (K=6)  :  lut =    258  edge =    1210  lev =    6 (2.62)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1275  lev =   11 (5.93)  mem = 0.03 MB
ABC: Mapping (K=6)  :  lut =    258  edge =    1210  lev =    6 (2.62)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1402  lev =   11 (5.57)  mem = 0.04 MB
ABC: Mapping (K=6)  :  lut =    289  edge =    1369  lev =    6 (2.54)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1441  lev =   11 (5.91)  mem = 0.04 MB
ABC: Mapping (K=6)  :  lut =    289  edge =    1372  lev =    6 (2.61)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1440  lev =   11 (5.91)  mem = 0.04 MB
ABC: Mapping (K=6)  :  lut =    289  edge =    1369  lev =    6 (2.61)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1444  lev =   11 (5.91)  mem = 0.04 MB
ABC: Mapping (K=6)  :  lut =    289  edge =    1371  lev =    5 (2.52)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1444  lev =   11 (5.91)  mem = 0.04 MB
ABC: Mapping (K=6)  :  lut =    289  edge =    1371  lev =    5 (2.52)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1275  lev =   11 (5.93)  mem = 0.03 MB
ABC: Mapping (K=6)  :  lut =    258  edge =    1210  lev =    6 (2.62)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1275  lev =   11 (5.93)  mem = 0.03 MB
ABC: Mapping (K=6)  :  lut =    258  edge =    1210  lev =    6 (2.62)  mem = 0.01 MB
ABC: netlist  : i/o =    320/    174  and =    1275  lev =   11 (5.92)  mem = 0.03 MB
ABC: Mapping (K=6)  :  lut =    258  edge =    1210  lev =    6 (2.62)  mem = 0.01 MB
ABC: + write_blif <abc-temp-dir>/output.blif 

34.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      258
ABC RESULTS:        internal signals:      603
ABC RESULTS:           input signals:      320
ABC RESULTS:          output signals:      174
Removing temp directory.

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
Performed a total of 0 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

35.6. Executing OPT_DFF pass (perform DFF optimizations).

35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..
Removed 0 unused cells and 643 unused wires.
<suppressed ~43 debug messages>

35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

35.9. Rerunning OPT passes. (Maybe there is more to do..)

35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \atahost_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \atahost_top.
Performed a total of 0 changes.

35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\atahost_top'.
Removed a total of 0 cells.

35.13. Executing OPT_DFF pass (perform DFF optimizations).

35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..

35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module atahost_top.

35.16. Finished OPT passes. (There is nothing left to do.)

36. Executing HIERARCHY pass (managing design hierarchy).

36.1. Analyzing design hierarchy..
Top module:  \atahost_top

36.2. Analyzing design hierarchy..
Top module:  \atahost_top
Removed 0 unused modules.

37. Printing statistics.

=== atahost_top ===

   Number of wires:                505
   Number of wire bits:           1498
   Number of public wires:         282
   Number of public wire bits:    1275
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                561
     $_DFFE_PN0P_                  145
     $_DFFE_PN1P_                   31
     $_DFFE_PP_                     17
     $_DFF_PN0_                     57
     $_DFF_PN1_                     14
     $_DFF_P_                       39
     $lut                          258

38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \atahost_top..
Removed 0 unused cells and 196 unused wires.
<suppressed ~196 debug messages>

39. Executing BLIF backend.

Warnings: 148 unique messages, 169 total
End of script. Logfile hash: 21b2de9d19, CPU: user 2.05s system 0.02s, MEM: 21.55 MB peak
Yosys 0.14+36 (git sha1 15a4e900b, gcc 7.1.0 -fPIC -Os)
Time spent: 53% 1x abc (2 sec), 14% 26x opt_expr (0 sec), ...
