Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Jul 15 04:59:49 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_control_sets -verbose -file base_calc5_control_sets_placed.rpt
| Design       : base_calc5
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           24 |
| Yes          | No                    | No                     |              48 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------+----------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+---------------------------+----------------------------+------------------+----------------+
|  driver/divider/clk  |                           |                            |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG |                           | debouncer_btn_right/PB_cnt |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG |                           | debouncer_btn_up/PB_cnt    |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG |                           | debouncer_btn_c/PB_cnt     |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG |                           | debouncer_btn_left/PB_cnt  |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG | debouncer_btn_left/pos_l  |                            |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG | debouncer_btn_right/pos_r |                            |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG | debouncer_btn_c/pos_c     |                            |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG |                           |                            |                6 |             22 |
|  CLK100MHZ_IBUF_BUFG |                           | driver/divider/clk_out     |                8 |             31 |
+----------------------+---------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 15     |                     4 |
| 16+    |                     5 |
+--------+-----------------------+


