<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pmlib_clk_rate_data_tda2xx.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_337a3657cb52d2b7d5c90ad355682353.html">pmlib</a></li><li class="navelem"><a class="el" href="dir_97ab010f9a89b3a9fda6e92297186a61.html">prcm</a></li><li class="navelem"><a class="el" href="dir_8792c9de59aebd51c6b5489ffb25d88c.html">V0</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">pmlib_clk_rate_data_tda2xx.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>PMLIB Clock Rate Data Base used by Clock Rate Manager.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stddef.h&gt;</code><br />
<code>#include &lt;ti/csl/hw_types.h&gt;</code><br />
<code>#include &quot;<a class="el" href="pmhal__vm_8h.html">pmhal_vm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__mm_8h.html">pmhal_mm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__cm_8h.html">pmhal_cm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__clocktree_8h.html">pmhal_clocktree.h</a>&quot;</code><br />
<code>#include &quot;pmlib_clk_rate_data_priv.h&quot;</code><br />
<code>#include &quot;pmhal_prcm.h&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ad1c2f45bb93acf6aa980728a3ecaef65"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1c2f45bb93acf6aa980728a3ecaef65"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad1c2f45bb93acf6aa980728a3ecaef65">postDiv_PMHAL_PRCM_DPLL_ABE_200_9_M2_1</a></td></tr>
<tr class="memdesc:ad1c2f45bb93acf6aa980728a3ecaef65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_ABE PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:ad1c2f45bb93acf6aa980728a3ecaef65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c25cc59c667c1d42cc6056429f29553"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c25cc59c667c1d42cc6056429f29553"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7c25cc59c667c1d42cc6056429f29553">PMHAL_PRCM_DPLL_ABE_200_9_M2_1</a></td></tr>
<tr class="memdesc:a7c25cc59c667c1d42cc6056429f29553"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_ABE, M = 200, N = 9 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a7c25cc59c667c1d42cc6056429f29553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7dd201aef98295b005b860048cca3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea7dd201aef98295b005b860048cca3c"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aea7dd201aef98295b005b860048cca3c">postDiv_PMHAL_PRCM_DPLL_ABE_200_9_M2X2_1</a></td></tr>
<tr class="memdesc:aea7dd201aef98295b005b860048cca3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_ABE PMHAL_PRCM_DPLL_POST_DIV_M2X2 = 1. <br /></td></tr>
<tr class="separator:aea7dd201aef98295b005b860048cca3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9c57b46c61c3237c5ba1fcb6d01eb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e9c57b46c61c3237c5ba1fcb6d01eb7"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2e9c57b46c61c3237c5ba1fcb6d01eb7">PMHAL_PRCM_DPLL_ABE_200_9_M2X2_1</a></td></tr>
<tr class="memdesc:a2e9c57b46c61c3237c5ba1fcb6d01eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_ABE, M = 200, N = 9 PMHAL_PRCM_DPLL_POST_DIV_M2X2 = 1. <br /></td></tr>
<tr class="separator:a2e9c57b46c61c3237c5ba1fcb6d01eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6e1f74767802b10c06aeee45979835"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c6e1f74767802b10c06aeee45979835"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8c6e1f74767802b10c06aeee45979835">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H12_4</a></td></tr>
<tr class="memdesc:a8c6e1f74767802b10c06aeee45979835"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H12 = 4. <br /></td></tr>
<tr class="separator:a8c6e1f74767802b10c06aeee45979835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4559505f2d349be83062b2f5939a7e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4559505f2d349be83062b2f5939a7e2"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab4559505f2d349be83062b2f5939a7e2">PMHAL_PRCM_DPLL_CORE_266_4_H12_4</a></td></tr>
<tr class="memdesc:ab4559505f2d349be83062b2f5939a7e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H12 = 4. <br /></td></tr>
<tr class="separator:ab4559505f2d349be83062b2f5939a7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a48e99b2f991f3da86ac2787bb34eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2a48e99b2f991f3da86ac2787bb34eb"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac2a48e99b2f991f3da86ac2787bb34eb">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H24_6</a></td></tr>
<tr class="memdesc:ac2a48e99b2f991f3da86ac2787bb34eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H24 = 6. <br /></td></tr>
<tr class="separator:ac2a48e99b2f991f3da86ac2787bb34eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad012a7656d1e73234ad90c7464091caf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad012a7656d1e73234ad90c7464091caf"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad012a7656d1e73234ad90c7464091caf">PMHAL_PRCM_DPLL_CORE_266_4_H24_6</a></td></tr>
<tr class="memdesc:ad012a7656d1e73234ad90c7464091caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H24 = 6. <br /></td></tr>
<tr class="separator:ad012a7656d1e73234ad90c7464091caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc7f74c52d530af6fbf0409d34ef394"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cc7f74c52d530af6fbf0409d34ef394"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4cc7f74c52d530af6fbf0409d34ef394">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H14_5</a></td></tr>
<tr class="memdesc:a4cc7f74c52d530af6fbf0409d34ef394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H14 = 5. <br /></td></tr>
<tr class="separator:a4cc7f74c52d530af6fbf0409d34ef394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dfd79c67673399f0be608fd7a08c3af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6dfd79c67673399f0be608fd7a08c3af"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6dfd79c67673399f0be608fd7a08c3af">PMHAL_PRCM_DPLL_CORE_266_4_H14_5</a></td></tr>
<tr class="memdesc:a6dfd79c67673399f0be608fd7a08c3af"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H14 = 5. <br /></td></tr>
<tr class="separator:a6dfd79c67673399f0be608fd7a08c3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6d762133c7cbcec9d75af075eabdd0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e6d762133c7cbcec9d75af075eabdd0"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6e6d762133c7cbcec9d75af075eabdd0">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H14_4</a></td></tr>
<tr class="memdesc:a6e6d762133c7cbcec9d75af075eabdd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H14 = 4. <br /></td></tr>
<tr class="separator:a6e6d762133c7cbcec9d75af075eabdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fea98f31f2621bff9086bea651414b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9fea98f31f2621bff9086bea651414b"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af9fea98f31f2621bff9086bea651414b">PMHAL_PRCM_DPLL_CORE_266_4_H14_4</a></td></tr>
<tr class="memdesc:af9fea98f31f2621bff9086bea651414b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H14 = 4. <br /></td></tr>
<tr class="separator:af9fea98f31f2621bff9086bea651414b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9abaae90e64d6c9b88d73ddb1b4d515c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9abaae90e64d6c9b88d73ddb1b4d515c"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9abaae90e64d6c9b88d73ddb1b4d515c">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H22_5</a></td></tr>
<tr class="memdesc:a9abaae90e64d6c9b88d73ddb1b4d515c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H22 = 5. <br /></td></tr>
<tr class="separator:a9abaae90e64d6c9b88d73ddb1b4d515c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bd4e8823817f8a6bbeab74f1589536"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4bd4e8823817f8a6bbeab74f1589536"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae4bd4e8823817f8a6bbeab74f1589536">PMHAL_PRCM_DPLL_CORE_266_4_H22_5</a></td></tr>
<tr class="memdesc:ae4bd4e8823817f8a6bbeab74f1589536"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H22 = 5. <br /></td></tr>
<tr class="separator:ae4bd4e8823817f8a6bbeab74f1589536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe94fe7d28db98da178a8fcda94aab8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fe94fe7d28db98da178a8fcda94aab8"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5fe94fe7d28db98da178a8fcda94aab8">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H13_62</a></td></tr>
<tr class="memdesc:a5fe94fe7d28db98da178a8fcda94aab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H13 = 62. <br /></td></tr>
<tr class="separator:a5fe94fe7d28db98da178a8fcda94aab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a36a49bf9a3fe0ef52e1b528d58451"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32a36a49bf9a3fe0ef52e1b528d58451"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a32a36a49bf9a3fe0ef52e1b528d58451">PMHAL_PRCM_DPLL_CORE_266_4_H13_62</a></td></tr>
<tr class="memdesc:a32a36a49bf9a3fe0ef52e1b528d58451"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H13 = 62. <br /></td></tr>
<tr class="separator:a32a36a49bf9a3fe0ef52e1b528d58451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4502d81147c37ce78899d4e55b01a12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4502d81147c37ce78899d4e55b01a12"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac4502d81147c37ce78899d4e55b01a12">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H23_4</a></td></tr>
<tr class="memdesc:ac4502d81147c37ce78899d4e55b01a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H23 = 4. <br /></td></tr>
<tr class="separator:ac4502d81147c37ce78899d4e55b01a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a66ec2bef7f430a5225e1ee96e77a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2a66ec2bef7f430a5225e1ee96e77a1"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af2a66ec2bef7f430a5225e1ee96e77a1">PMHAL_PRCM_DPLL_CORE_266_4_H23_4</a></td></tr>
<tr class="memdesc:af2a66ec2bef7f430a5225e1ee96e77a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H23 = 4. <br /></td></tr>
<tr class="separator:af2a66ec2bef7f430a5225e1ee96e77a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd6395f0dc60fc0770f6a5e44914207"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bd6395f0dc60fc0770f6a5e44914207"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1bd6395f0dc60fc0770f6a5e44914207">postDiv_PMHAL_PRCM_DPLL_DDR_200_4_H11_8</a></td></tr>
<tr class="memdesc:a1bd6395f0dc60fc0770f6a5e44914207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DDR PMHAL_PRCM_DPLL_POST_DIV_H11 = 8. <br /></td></tr>
<tr class="separator:a1bd6395f0dc60fc0770f6a5e44914207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988772e74b9706dee7f0c7998c68394a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a988772e74b9706dee7f0c7998c68394a"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a988772e74b9706dee7f0c7998c68394a">PMHAL_PRCM_DPLL_DDR_200_4_H11_8</a></td></tr>
<tr class="memdesc:a988772e74b9706dee7f0c7998c68394a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DDR, M = 200, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H11 = 8. <br /></td></tr>
<tr class="separator:a988772e74b9706dee7f0c7998c68394a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636a8940cdcf8ad5176fd37f823eeda8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a636a8940cdcf8ad5176fd37f823eeda8"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a636a8940cdcf8ad5176fd37f823eeda8">postDiv_PMHAL_PRCM_DPLL_DDR_266_4_H11_8</a></td></tr>
<tr class="memdesc:a636a8940cdcf8ad5176fd37f823eeda8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DDR PMHAL_PRCM_DPLL_POST_DIV_H11 = 8. <br /></td></tr>
<tr class="separator:a636a8940cdcf8ad5176fd37f823eeda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f0fe8d58f83aad552ca87fff3e4353"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52f0fe8d58f83aad552ca87fff3e4353"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a52f0fe8d58f83aad552ca87fff3e4353">PMHAL_PRCM_DPLL_DDR_266_4_H11_8</a></td></tr>
<tr class="memdesc:a52f0fe8d58f83aad552ca87fff3e4353"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DDR, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H11 = 8. <br /></td></tr>
<tr class="separator:a52f0fe8d58f83aad552ca87fff3e4353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3830686c78b2dd756ed6ff4f2c760ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3830686c78b2dd756ed6ff4f2c760ea"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac3830686c78b2dd756ed6ff4f2c760ea">postDiv_PMHAL_PRCM_DPLL_DDR_200_4_M2_2</a></td></tr>
<tr class="memdesc:ac3830686c78b2dd756ed6ff4f2c760ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DDR PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:ac3830686c78b2dd756ed6ff4f2c760ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c51f127cd329f7820537269d9f06d2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c51f127cd329f7820537269d9f06d2f"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9c51f127cd329f7820537269d9f06d2f">PMHAL_PRCM_DPLL_DDR_200_4_M2_2</a></td></tr>
<tr class="memdesc:a9c51f127cd329f7820537269d9f06d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DDR, M = 200, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a9c51f127cd329f7820537269d9f06d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93703cfd41874ea86d8625772522bf11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93703cfd41874ea86d8625772522bf11"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a93703cfd41874ea86d8625772522bf11">postDiv_PMHAL_PRCM_DPLL_DDR_266_4_M2_2</a></td></tr>
<tr class="memdesc:a93703cfd41874ea86d8625772522bf11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DDR PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a93703cfd41874ea86d8625772522bf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47542d5f54a400ba45749539cbe31ec3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47542d5f54a400ba45749539cbe31ec3"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a47542d5f54a400ba45749539cbe31ec3">PMHAL_PRCM_DPLL_DDR_266_4_M2_2</a></td></tr>
<tr class="memdesc:a47542d5f54a400ba45749539cbe31ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DDR, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a47542d5f54a400ba45749539cbe31ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a306808166835a16721ea48aaffd16c4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a306808166835a16721ea48aaffd16c4e"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a306808166835a16721ea48aaffd16c4e">postDiv_PMHAL_PRCM_DPLL_GMAC_250_4_M2_4</a></td></tr>
<tr class="memdesc:a306808166835a16721ea48aaffd16c4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_GMAC PMHAL_PRCM_DPLL_POST_DIV_M2 = 4. <br /></td></tr>
<tr class="separator:a306808166835a16721ea48aaffd16c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838475e2b133ad9e62f6f6d356ffe863"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a838475e2b133ad9e62f6f6d356ffe863"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a838475e2b133ad9e62f6f6d356ffe863">PMHAL_PRCM_DPLL_GMAC_250_4_M2_4</a></td></tr>
<tr class="memdesc:a838475e2b133ad9e62f6f6d356ffe863"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_GMAC, M = 250, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 4. <br /></td></tr>
<tr class="separator:a838475e2b133ad9e62f6f6d356ffe863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac48c5e214c9a805981fc0bbdd48e1fa2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac48c5e214c9a805981fc0bbdd48e1fa2"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac48c5e214c9a805981fc0bbdd48e1fa2">postDiv_PMHAL_PRCM_DPLL_GMAC_250_4_H12_8</a></td></tr>
<tr class="memdesc:ac48c5e214c9a805981fc0bbdd48e1fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_GMAC PMHAL_PRCM_DPLL_POST_DIV_H12 = 8. <br /></td></tr>
<tr class="separator:ac48c5e214c9a805981fc0bbdd48e1fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82206dc3a04790b440a4829cf0d3675a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82206dc3a04790b440a4829cf0d3675a"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a82206dc3a04790b440a4829cf0d3675a">PMHAL_PRCM_DPLL_GMAC_250_4_H12_8</a></td></tr>
<tr class="memdesc:a82206dc3a04790b440a4829cf0d3675a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_GMAC, M = 250, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H12 = 8. <br /></td></tr>
<tr class="separator:a82206dc3a04790b440a4829cf0d3675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45960f7df8884dc739279466b16e4882"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45960f7df8884dc739279466b16e4882"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a45960f7df8884dc739279466b16e4882">postDiv_PMHAL_PRCM_DPLL_GMAC_250_4_H11_40</a></td></tr>
<tr class="memdesc:a45960f7df8884dc739279466b16e4882"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_GMAC PMHAL_PRCM_DPLL_POST_DIV_H11 = 40. <br /></td></tr>
<tr class="separator:a45960f7df8884dc739279466b16e4882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8197ef04986801440010ff47564d0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea8197ef04986801440010ff47564d0c"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aea8197ef04986801440010ff47564d0c">PMHAL_PRCM_DPLL_GMAC_250_4_H11_40</a></td></tr>
<tr class="memdesc:aea8197ef04986801440010ff47564d0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_GMAC, M = 250, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H11 = 40. <br /></td></tr>
<tr class="separator:aea8197ef04986801440010ff47564d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc19956ce225110b7ad2e1af37d795c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4bc19956ce225110b7ad2e1af37d795c"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4bc19956ce225110b7ad2e1af37d795c">postDiv_PMHAL_PRCM_DPLL_GMAC_250_4_H13_10</a></td></tr>
<tr class="memdesc:a4bc19956ce225110b7ad2e1af37d795c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_GMAC PMHAL_PRCM_DPLL_POST_DIV_H13 = 10. <br /></td></tr>
<tr class="separator:a4bc19956ce225110b7ad2e1af37d795c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca43570ea2102017958eb35ca7e8b0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adca43570ea2102017958eb35ca7e8b0f"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#adca43570ea2102017958eb35ca7e8b0f">PMHAL_PRCM_DPLL_GMAC_250_4_H13_10</a></td></tr>
<tr class="memdesc:adca43570ea2102017958eb35ca7e8b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_GMAC, M = 250, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H13 = 10. <br /></td></tr>
<tr class="separator:adca43570ea2102017958eb35ca7e8b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48df861302407c38b2b8bfe93543b11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad48df861302407c38b2b8bfe93543b11"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad48df861302407c38b2b8bfe93543b11">postDiv_PMHAL_PRCM_DPLL_GMAC_250_4_M3_10</a></td></tr>
<tr class="memdesc:ad48df861302407c38b2b8bfe93543b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_GMAC PMHAL_PRCM_DPLL_POST_DIV_M3 = 10. <br /></td></tr>
<tr class="separator:ad48df861302407c38b2b8bfe93543b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8ae5e661036dc3924ce19d6bb961c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a8ae5e661036dc3924ce19d6bb961c3"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8a8ae5e661036dc3924ce19d6bb961c3">PMHAL_PRCM_DPLL_GMAC_250_4_M3_10</a></td></tr>
<tr class="memdesc:a8a8ae5e661036dc3924ce19d6bb961c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_GMAC, M = 250, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M3 = 10. <br /></td></tr>
<tr class="separator:a8a8ae5e661036dc3924ce19d6bb961c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54127bf4979d81accb1cab3ea480de42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54127bf4979d81accb1cab3ea480de42"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a54127bf4979d81accb1cab3ea480de42">postDiv_PMHAL_PRCM_DPLL_GPU_200_3_M2_2</a></td></tr>
<tr class="memdesc:a54127bf4979d81accb1cab3ea480de42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_GPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a54127bf4979d81accb1cab3ea480de42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6c7036c7b671dc3a79da2f822cdf77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae6c7036c7b671dc3a79da2f822cdf77"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aae6c7036c7b671dc3a79da2f822cdf77">PMHAL_PRCM_DPLL_GPU_200_3_M2_2</a></td></tr>
<tr class="memdesc:aae6c7036c7b671dc3a79da2f822cdf77"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_GPU, M = 200, N = 3 PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:aae6c7036c7b671dc3a79da2f822cdf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6259895f24bcfdb3123c09974e311a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6259895f24bcfdb3123c09974e311a8"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab6259895f24bcfdb3123c09974e311a8">postDiv_PMHAL_PRCM_DPLL_IVA_233_3_M2_3</a></td></tr>
<tr class="memdesc:ab6259895f24bcfdb3123c09974e311a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_IVA PMHAL_PRCM_DPLL_POST_DIV_M2 = 3. <br /></td></tr>
<tr class="separator:ab6259895f24bcfdb3123c09974e311a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05d0d3227cc35ee0a74c9eece551b79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad05d0d3227cc35ee0a74c9eece551b79"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad05d0d3227cc35ee0a74c9eece551b79">PMHAL_PRCM_DPLL_IVA_233_3_M2_3</a></td></tr>
<tr class="memdesc:ad05d0d3227cc35ee0a74c9eece551b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_IVA, M = 233, N = 3 PMHAL_PRCM_DPLL_POST_DIV_M2 = 3. <br /></td></tr>
<tr class="separator:ad05d0d3227cc35ee0a74c9eece551b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab549d8aa30716f84b1155b41d4b8d29e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab549d8aa30716f84b1155b41d4b8d29e"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab549d8aa30716f84b1155b41d4b8d29e">postDiv_PMHAL_PRCM_DPLL_IVA_172_3_M2_2</a></td></tr>
<tr class="memdesc:ab549d8aa30716f84b1155b41d4b8d29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_IVA PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:ab549d8aa30716f84b1155b41d4b8d29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3dba0657b8d636aa2e8919bd8fa955"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b3dba0657b8d636aa2e8919bd8fa955"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1b3dba0657b8d636aa2e8919bd8fa955">PMHAL_PRCM_DPLL_IVA_172_3_M2_2</a></td></tr>
<tr class="memdesc:a1b3dba0657b8d636aa2e8919bd8fa955"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_IVA, M = 172, N = 3 PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a1b3dba0657b8d636aa2e8919bd8fa955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f798ef3b5c21eaffaa58cb4c5a8e279"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f798ef3b5c21eaffaa58cb4c5a8e279"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4f798ef3b5c21eaffaa58cb4c5a8e279">postDiv_PMHAL_PRCM_DPLL_IVA_266_4_M2_2</a></td></tr>
<tr class="memdesc:a4f798ef3b5c21eaffaa58cb4c5a8e279"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_IVA PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a4f798ef3b5c21eaffaa58cb4c5a8e279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314dd33264d57cdaaaefede20f2e3e13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a314dd33264d57cdaaaefede20f2e3e13"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a314dd33264d57cdaaaefede20f2e3e13">PMHAL_PRCM_DPLL_IVA_266_4_M2_2</a></td></tr>
<tr class="memdesc:a314dd33264d57cdaaaefede20f2e3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_IVA, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a314dd33264d57cdaaaefede20f2e3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11590b4d00c4663543dd18f3c986d8e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11590b4d00c4663543dd18f3c986d8e4"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a11590b4d00c4663543dd18f3c986d8e4">postDiv_PMHAL_PRCM_DPLL_PER_96_4_M2X2_4</a></td></tr>
<tr class="memdesc:a11590b4d00c4663543dd18f3c986d8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_M2X2 = 4. <br /></td></tr>
<tr class="separator:a11590b4d00c4663543dd18f3c986d8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5fb7d52a5b8f3ee8c22d976a98cb33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d5fb7d52a5b8f3ee8c22d976a98cb33"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5d5fb7d52a5b8f3ee8c22d976a98cb33">PMHAL_PRCM_DPLL_PER_96_4_M2X2_4</a></td></tr>
<tr class="memdesc:a5d5fb7d52a5b8f3ee8c22d976a98cb33"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 96, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2X2 = 4. <br /></td></tr>
<tr class="separator:a5d5fb7d52a5b8f3ee8c22d976a98cb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69a24767d4fa0aecdf2b0ad53838dce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac69a24767d4fa0aecdf2b0ad53838dce"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac69a24767d4fa0aecdf2b0ad53838dce">postDiv_PMHAL_PRCM_DPLL_PER_96_4_H12_4</a></td></tr>
<tr class="memdesc:ac69a24767d4fa0aecdf2b0ad53838dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_H12 = 4. <br /></td></tr>
<tr class="separator:ac69a24767d4fa0aecdf2b0ad53838dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7052980d1999e946f681d503db75371b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7052980d1999e946f681d503db75371b"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7052980d1999e946f681d503db75371b">PMHAL_PRCM_DPLL_PER_96_4_H12_4</a></td></tr>
<tr class="memdesc:a7052980d1999e946f681d503db75371b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 96, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H12 = 4. <br /></td></tr>
<tr class="separator:a7052980d1999e946f681d503db75371b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e0049c25476db2015987a2ec4419a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86e0049c25476db2015987a2ec4419a1"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a86e0049c25476db2015987a2ec4419a1">postDiv_PMHAL_PRCM_DPLL_PER_96_4_M2_4</a></td></tr>
<tr class="memdesc:a86e0049c25476db2015987a2ec4419a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_M2 = 4. <br /></td></tr>
<tr class="separator:a86e0049c25476db2015987a2ec4419a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc6856de0d8cc69846e1f378210a45c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebc6856de0d8cc69846e1f378210a45c"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aebc6856de0d8cc69846e1f378210a45c">PMHAL_PRCM_DPLL_PER_96_4_M2_4</a></td></tr>
<tr class="memdesc:aebc6856de0d8cc69846e1f378210a45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 96, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 4. <br /></td></tr>
<tr class="separator:aebc6856de0d8cc69846e1f378210a45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d9f621d39a4b8e5d897e32e53a911ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d9f621d39a4b8e5d897e32e53a911ef"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4d9f621d39a4b8e5d897e32e53a911ef">postDiv_PMHAL_PRCM_DPLL_PER_96_4_H11_3</a></td></tr>
<tr class="memdesc:a4d9f621d39a4b8e5d897e32e53a911ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_H11 = 3. <br /></td></tr>
<tr class="separator:a4d9f621d39a4b8e5d897e32e53a911ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdab38776b374df76769007ec7640fb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdab38776b374df76769007ec7640fb5"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abdab38776b374df76769007ec7640fb5">PMHAL_PRCM_DPLL_PER_96_4_H11_3</a></td></tr>
<tr class="memdesc:abdab38776b374df76769007ec7640fb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 96, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H11 = 3. <br /></td></tr>
<tr class="separator:abdab38776b374df76769007ec7640fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d35b37631c09dbc90605551436dc6d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d35b37631c09dbc90605551436dc6d3"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7d35b37631c09dbc90605551436dc6d3">postDiv_PMHAL_PRCM_DPLL_PER_96_4_H13_4</a></td></tr>
<tr class="memdesc:a7d35b37631c09dbc90605551436dc6d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_H13 = 4. <br /></td></tr>
<tr class="separator:a7d35b37631c09dbc90605551436dc6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cddc011bf931b79c0711d0b56951945"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cddc011bf931b79c0711d0b56951945"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7cddc011bf931b79c0711d0b56951945">PMHAL_PRCM_DPLL_PER_96_4_H13_4</a></td></tr>
<tr class="memdesc:a7cddc011bf931b79c0711d0b56951945"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 96, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H13 = 4. <br /></td></tr>
<tr class="separator:a7cddc011bf931b79c0711d0b56951945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513bbea21168716b23675ba848457065"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a513bbea21168716b23675ba848457065"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a513bbea21168716b23675ba848457065">postDiv_PMHAL_PRCM_DPLL_USB_480_9_M2_2</a></td></tr>
<tr class="memdesc:a513bbea21168716b23675ba848457065"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_USB PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a513bbea21168716b23675ba848457065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aedc605c9e6f8d7652aa864409d5b30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7aedc605c9e6f8d7652aa864409d5b30"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7aedc605c9e6f8d7652aa864409d5b30">PMHAL_PRCM_DPLL_USB_480_9_M2_2</a></td></tr>
<tr class="memdesc:a7aedc605c9e6f8d7652aa864409d5b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_USB, M = 480, N = 9 PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a7aedc605c9e6f8d7652aa864409d5b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f03608d24eca5e35b7177eb7fdbe04b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f03608d24eca5e35b7177eb7fdbe04b"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3f03608d24eca5e35b7177eb7fdbe04b">postDiv_PMHAL_PRCM_DPLL_USB_480_9_DCO_LDO_1</a></td></tr>
<tr class="memdesc:a3f03608d24eca5e35b7177eb7fdbe04b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_USB PMHAL_PRCM_DPLL_POST_DIV_DCO_LDO = 1. <br /></td></tr>
<tr class="separator:a3f03608d24eca5e35b7177eb7fdbe04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc342249d73eead1f9c64ed68bbc26c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc342249d73eead1f9c64ed68bbc26c4"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afc342249d73eead1f9c64ed68bbc26c4">PMHAL_PRCM_DPLL_USB_480_9_DCO_LDO_1</a></td></tr>
<tr class="memdesc:afc342249d73eead1f9c64ed68bbc26c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_USB, M = 480, N = 9 PMHAL_PRCM_DPLL_POST_DIV_DCO_LDO = 1. <br /></td></tr>
<tr class="separator:afc342249d73eead1f9c64ed68bbc26c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b4b5bd7ca816f9d33718b2ebc3c354"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73b4b5bd7ca816f9d33718b2ebc3c354"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a73b4b5bd7ca816f9d33718b2ebc3c354">postDiv_PMHAL_PRCM_DPLL_DSP_150_4_M2_1</a></td></tr>
<tr class="memdesc:a73b4b5bd7ca816f9d33718b2ebc3c354"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DSP PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a73b4b5bd7ca816f9d33718b2ebc3c354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe5bceffcbbe080f82c870367318d01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fe5bceffcbbe080f82c870367318d01"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4fe5bceffcbbe080f82c870367318d01">PMHAL_PRCM_DPLL_DSP_150_4_M2_1</a></td></tr>
<tr class="memdesc:a4fe5bceffcbbe080f82c870367318d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DSP, M = 150, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a4fe5bceffcbbe080f82c870367318d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e511b6d53269eafac6588a9e53bcf1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e511b6d53269eafac6588a9e53bcf1b"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4e511b6d53269eafac6588a9e53bcf1b">postDiv_PMHAL_PRCM_DPLL_DSP_175_4_M2_1</a></td></tr>
<tr class="memdesc:a4e511b6d53269eafac6588a9e53bcf1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DSP PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a4e511b6d53269eafac6588a9e53bcf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f46d674b717130b6c8c024309c2db9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1f46d674b717130b6c8c024309c2db9"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae1f46d674b717130b6c8c024309c2db9">PMHAL_PRCM_DPLL_DSP_175_4_M2_1</a></td></tr>
<tr class="memdesc:ae1f46d674b717130b6c8c024309c2db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DSP, M = 175, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:ae1f46d674b717130b6c8c024309c2db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbf2084126e062d3f0038e9ff243b28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fbf2084126e062d3f0038e9ff243b28"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2fbf2084126e062d3f0038e9ff243b28">postDiv_PMHAL_PRCM_DPLL_DSP_225_5_M2_1</a></td></tr>
<tr class="memdesc:a2fbf2084126e062d3f0038e9ff243b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DSP PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a2fbf2084126e062d3f0038e9ff243b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7679d30a1f097448a887d8ffe0d223"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a7679d30a1f097448a887d8ffe0d223"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1a7679d30a1f097448a887d8ffe0d223">PMHAL_PRCM_DPLL_DSP_225_5_M2_1</a></td></tr>
<tr class="memdesc:a1a7679d30a1f097448a887d8ffe0d223"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DSP, M = 225, N = 5 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a1a7679d30a1f097448a887d8ffe0d223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bfe08e0160cb0045a275fda02c02993"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bfe08e0160cb0045a275fda02c02993"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9bfe08e0160cb0045a275fda02c02993">postDiv_PMHAL_PRCM_DPLL_EVE_214_3_M2_2</a></td></tr>
<tr class="memdesc:a9bfe08e0160cb0045a275fda02c02993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_EVE PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a9bfe08e0160cb0045a275fda02c02993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a60967511edb850c461aaa59c2fb9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6a60967511edb850c461aaa59c2fb9d"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af6a60967511edb850c461aaa59c2fb9d">PMHAL_PRCM_DPLL_EVE_214_3_M2_2</a></td></tr>
<tr class="memdesc:af6a60967511edb850c461aaa59c2fb9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_EVE, M = 214, N = 3 PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:af6a60967511edb850c461aaa59c2fb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf4fb646084c364ebde5659b1cb343a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aecf4fb646084c364ebde5659b1cb343a"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aecf4fb646084c364ebde5659b1cb343a">postDiv_PMHAL_PRCM_DPLL_EVE_260_3_M2_2</a></td></tr>
<tr class="memdesc:aecf4fb646084c364ebde5659b1cb343a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_EVE PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:aecf4fb646084c364ebde5659b1cb343a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8ca8a389d439656c5665a2b8f490ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c8ca8a389d439656c5665a2b8f490ff"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5c8ca8a389d439656c5665a2b8f490ff">PMHAL_PRCM_DPLL_EVE_260_3_M2_2</a></td></tr>
<tr class="memdesc:a5c8ca8a389d439656c5665a2b8f490ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_EVE, M = 260, N = 3 PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a5c8ca8a389d439656c5665a2b8f490ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282b07755999f8c00444faa2f87507c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a282b07755999f8c00444faa2f87507c4"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a282b07755999f8c00444faa2f87507c4">postDiv_PMHAL_PRCM_DPLL_MPU_250_9_M2_1</a></td></tr>
<tr class="memdesc:a282b07755999f8c00444faa2f87507c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a282b07755999f8c00444faa2f87507c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99de4035d8f580ddfe74cb1363b7e7e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99de4035d8f580ddfe74cb1363b7e7e4"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a99de4035d8f580ddfe74cb1363b7e7e4">PMHAL_PRCM_DPLL_MPU_250_9_M2_1</a></td></tr>
<tr class="memdesc:a99de4035d8f580ddfe74cb1363b7e7e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 250, N = 9 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a99de4035d8f580ddfe74cb1363b7e7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade191a70abdc88587a7cc0d4420b0c91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade191a70abdc88587a7cc0d4420b0c91"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ade191a70abdc88587a7cc0d4420b0c91">postDiv_PMHAL_PRCM_DPLL_MPU_375_9_M2_1</a></td></tr>
<tr class="memdesc:ade191a70abdc88587a7cc0d4420b0c91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:ade191a70abdc88587a7cc0d4420b0c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d48e4f4166e3eef4e97c3ebe16d491"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81d48e4f4166e3eef4e97c3ebe16d491"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a81d48e4f4166e3eef4e97c3ebe16d491">PMHAL_PRCM_DPLL_MPU_375_9_M2_1</a></td></tr>
<tr class="memdesc:a81d48e4f4166e3eef4e97c3ebe16d491"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 375, N = 9 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a81d48e4f4166e3eef4e97c3ebe16d491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a5da4381c395e297824bcf8eef0d01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25a5da4381c395e297824bcf8eef0d01"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a25a5da4381c395e297824bcf8eef0d01">postDiv_PMHAL_PRCM_DPLL_MPU_500_9_M2_1</a></td></tr>
<tr class="memdesc:a25a5da4381c395e297824bcf8eef0d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a25a5da4381c395e297824bcf8eef0d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbeaa718e6012ff17e5da1e231ff30c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbeaa718e6012ff17e5da1e231ff30c6"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abbeaa718e6012ff17e5da1e231ff30c6">PMHAL_PRCM_DPLL_MPU_500_9_M2_1</a></td></tr>
<tr class="memdesc:abbeaa718e6012ff17e5da1e231ff30c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 500, N = 9 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:abbeaa718e6012ff17e5da1e231ff30c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ccd9a4e2b8fa4450be02333c5586dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76ccd9a4e2b8fa4450be02333c5586dd"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a76ccd9a4e2b8fa4450be02333c5586dd">postDiv_PMHAL_PRCM_DPLL_MPU_294_4_M2_1</a></td></tr>
<tr class="memdesc:a76ccd9a4e2b8fa4450be02333c5586dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a76ccd9a4e2b8fa4450be02333c5586dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf543008de388c30071605ddc3e927c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf543008de388c30071605ddc3e927c4"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acf543008de388c30071605ddc3e927c4">PMHAL_PRCM_DPLL_MPU_294_4_M2_1</a></td></tr>
<tr class="memdesc:acf543008de388c30071605ddc3e927c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 294, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:acf543008de388c30071605ddc3e927c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fe7caf1c3b2df36fb1b61dd9196374"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4fe7caf1c3b2df36fb1b61dd9196374"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad4fe7caf1c3b2df36fb1b61dd9196374">postDiv_PMHAL_PRCM_DPLL_MPU_600_7_M2_1</a></td></tr>
<tr class="memdesc:ad4fe7caf1c3b2df36fb1b61dd9196374"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:ad4fe7caf1c3b2df36fb1b61dd9196374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b2ebf40ef394e839356d8b71dfc044"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2b2ebf40ef394e839356d8b71dfc044"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac2b2ebf40ef394e839356d8b71dfc044">PMHAL_PRCM_DPLL_MPU_600_7_M2_1</a></td></tr>
<tr class="memdesc:ac2b2ebf40ef394e839356d8b71dfc044"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 600, N = 7 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:ac2b2ebf40ef394e839356d8b71dfc044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a7e8d3e189ee833ccec01a5bf0dce4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77a7e8d3e189ee833ccec01a5bf0dce4"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a77a7e8d3e189ee833ccec01a5bf0dce4">PMHAL_PRCM_CLK_ATL_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a77a7e8d3e189ee833ccec01a5bf0dce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_ATL_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a77a7e8d3e189ee833ccec01a5bf0dce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202e979581d7a7459fa727b7f98c50f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a202e979581d7a7459fa727b7f98c50f6"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a202e979581d7a7459fa727b7f98c50f6">PMHAL_PRCM_CLK_ATL_GFCLK_266000000_muxSel</a> []</td></tr>
<tr class="memdesc:a202e979581d7a7459fa727b7f98c50f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_ATL_GFCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a202e979581d7a7459fa727b7f98c50f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0168262b28201aa0bffd8f2142748971"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0168262b28201aa0bffd8f2142748971"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0168262b28201aa0bffd8f2142748971">PMHAL_PRCM_CLK_ATL_GFCLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a0168262b28201aa0bffd8f2142748971"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_ATL_GFCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a0168262b28201aa0bffd8f2142748971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64ada520ecce2ca5670b04e6adfb6730"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64ada520ecce2ca5670b04e6adfb6730"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a64ada520ecce2ca5670b04e6adfb6730">PMHAL_PRCM_CLK_ATL_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a64ada520ecce2ca5670b04e6adfb6730"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_ATL_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a64ada520ecce2ca5670b04e6adfb6730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad76b3184e8fd650b86b51a055e86108"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad76b3184e8fd650b86b51a055e86108"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aad76b3184e8fd650b86b51a055e86108">PMHAL_PRCM_CLK_ATL_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:aad76b3184e8fd650b86b51a055e86108"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_ATL_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:aad76b3184e8fd650b86b51a055e86108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77db3e8f3bc47a88e4f1bfd2f95900c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad77db3e8f3bc47a88e4f1bfd2f95900c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad77db3e8f3bc47a88e4f1bfd2f95900c">PMHAL_PRCM_CLK_ABE_GICLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:ad77db3e8f3bc47a88e4f1bfd2f95900c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_ABE_GICLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ad77db3e8f3bc47a88e4f1bfd2f95900c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8aee9cffd08898de197b21bcd008dff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8aee9cffd08898de197b21bcd008dff"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae8aee9cffd08898de197b21bcd008dff">PMHAL_PRCM_CLK_ABE_GICLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:ae8aee9cffd08898de197b21bcd008dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_ABE_GICLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ae8aee9cffd08898de197b21bcd008dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa08430d1975bc6ecbb57e0e558ee9b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa08430d1975bc6ecbb57e0e558ee9b3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aaa08430d1975bc6ecbb57e0e558ee9b3">PMHAL_PRCM_CLK_CLKOUTMUX1_CLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:aaa08430d1975bc6ecbb57e0e558ee9b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_CLKOUTMUX1_CLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:aaa08430d1975bc6ecbb57e0e558ee9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47ca8457f4abcceb8714bf572878051"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad47ca8457f4abcceb8714bf572878051"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad47ca8457f4abcceb8714bf572878051">PMHAL_PRCM_CLK_CLKOUTMUX1_CLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:ad47ca8457f4abcceb8714bf572878051"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_CLKOUTMUX1_CLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:ad47ca8457f4abcceb8714bf572878051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0150e5881b1df9c27c79fa71b6f58408"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0150e5881b1df9c27c79fa71b6f58408"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0150e5881b1df9c27c79fa71b6f58408">PMHAL_PRCM_CLK_CLKOUTMUX2_CLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a0150e5881b1df9c27c79fa71b6f58408"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_CLKOUTMUX2_CLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a0150e5881b1df9c27c79fa71b6f58408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be8dadcf99b943f376c65785ae36f97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8be8dadcf99b943f376c65785ae36f97"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8be8dadcf99b943f376c65785ae36f97">PMHAL_PRCM_CLK_CLKOUTMUX2_CLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a8be8dadcf99b943f376c65785ae36f97"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_CLKOUTMUX2_CLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a8be8dadcf99b943f376c65785ae36f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3cdbef7fee3a93f5f21e7844c31a261"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3cdbef7fee3a93f5f21e7844c31a261"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae3cdbef7fee3a93f5f21e7844c31a261">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae3cdbef7fee3a93f5f21e7844c31a261"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:ae3cdbef7fee3a93f5f21e7844c31a261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22ead9315201449047c339577a2fade"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab22ead9315201449047c339577a2fade"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab22ead9315201449047c339577a2fade">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:ab22ead9315201449047c339577a2fade"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:ab22ead9315201449047c339577a2fade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c7090b8f0a61e293de3382980317b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2c7090b8f0a61e293de3382980317b5"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad2c7090b8f0a61e293de3382980317b5">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:ad2c7090b8f0a61e293de3382980317b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:ad2c7090b8f0a61e293de3382980317b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6b2f7e25a04b1c69167a01475898d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e6b2f7e25a04b1c69167a01475898d1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2e6b2f7e25a04b1c69167a01475898d1">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:a2e6b2f7e25a04b1c69167a01475898d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a2e6b2f7e25a04b1c69167a01475898d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74123876ab5fa9d3a5748274106c70bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74123876ab5fa9d3a5748274106c70bd"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a74123876ab5fa9d3a5748274106c70bd">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:a74123876ab5fa9d3a5748274106c70bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a74123876ab5fa9d3a5748274106c70bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93903501028451534ecd085671e6a33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa93903501028451534ecd085671e6a33"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa93903501028451534ecd085671e6a33">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:aa93903501028451534ecd085671e6a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:aa93903501028451534ecd085671e6a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada546ce06e777418d9d618b522a743ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada546ce06e777418d9d618b522a743ee"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ada546ce06e777418d9d618b522a743ee">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:ada546ce06e777418d9d618b522a743ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:ada546ce06e777418d9d618b522a743ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad3cc39b24a5178f282c69d4a9d8c2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afad3cc39b24a5178f282c69d4a9d8c2a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afad3cc39b24a5178f282c69d4a9d8c2a">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:afad3cc39b24a5178f282c69d4a9d8c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:afad3cc39b24a5178f282c69d4a9d8c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8497c4a6eaf2dc0b56b22c71b4c6998"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8497c4a6eaf2dc0b56b22c71b4c6998"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa8497c4a6eaf2dc0b56b22c71b4c6998">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:aa8497c4a6eaf2dc0b56b22c71b4c6998"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:aa8497c4a6eaf2dc0b56b22c71b4c6998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3355a237fc061b219e0edd57652896bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3355a237fc061b219e0edd57652896bb"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3355a237fc061b219e0edd57652896bb">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:a3355a237fc061b219e0edd57652896bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a3355a237fc061b219e0edd57652896bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5934867d195e7da591a7bba4d8bf56bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5934867d195e7da591a7bba4d8bf56bd"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5934867d195e7da591a7bba4d8bf56bd">PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a5934867d195e7da591a7bba4d8bf56bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a5934867d195e7da591a7bba4d8bf56bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f4ac7f3e1f4b7981353217f288181e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88f4ac7f3e1f4b7981353217f288181e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a88f4ac7f3e1f4b7981353217f288181e">PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a88f4ac7f3e1f4b7981353217f288181e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a88f4ac7f3e1f4b7981353217f288181e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b15f6fed6f098478fc5c6e42d35a200"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b15f6fed6f098478fc5c6e42d35a200"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5b15f6fed6f098478fc5c6e42d35a200">PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a5b15f6fed6f098478fc5c6e42d35a200"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a5b15f6fed6f098478fc5c6e42d35a200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b7a0d22d657b9a21324bce911cb423"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6b7a0d22d657b9a21324bce911cb423"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa6b7a0d22d657b9a21324bce911cb423">PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:aa6b7a0d22d657b9a21324bce911cb423"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:aa6b7a0d22d657b9a21324bce911cb423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e028335d4a8b0d98cf46f1248b5cc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2e028335d4a8b0d98cf46f1248b5cc2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae2e028335d4a8b0d98cf46f1248b5cc2">PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:ae2e028335d4a8b0d98cf46f1248b5cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:ae2e028335d4a8b0d98cf46f1248b5cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1879cf6d9715bd19320bf858a7746735"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1879cf6d9715bd19320bf858a7746735"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1879cf6d9715bd19320bf858a7746735">PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a1879cf6d9715bd19320bf858a7746735"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a1879cf6d9715bd19320bf858a7746735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816a1e8f822e594665dddaf05f7f046e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a816a1e8f822e594665dddaf05f7f046e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a816a1e8f822e594665dddaf05f7f046e">PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a816a1e8f822e594665dddaf05f7f046e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a816a1e8f822e594665dddaf05f7f046e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b569b7fb49c208d9bdb0ec32b14269"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69b569b7fb49c208d9bdb0ec32b14269"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a69b569b7fb49c208d9bdb0ec32b14269">PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a69b569b7fb49c208d9bdb0ec32b14269"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a69b569b7fb49c208d9bdb0ec32b14269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3acf51d54535a807110b77fe0d33c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e3acf51d54535a807110b77fe0d33c1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0e3acf51d54535a807110b77fe0d33c1">PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:a0e3acf51d54535a807110b77fe0d33c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a0e3acf51d54535a807110b77fe0d33c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18de3c8a2c707b70ba27ff38b5c9ee3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18de3c8a2c707b70ba27ff38b5c9ee3a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a18de3c8a2c707b70ba27ff38b5c9ee3a">PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:a18de3c8a2c707b70ba27ff38b5c9ee3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a18de3c8a2c707b70ba27ff38b5c9ee3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b3be04119c2ecfca54fd5443675b0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58b3be04119c2ecfca54fd5443675b0b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a58b3be04119c2ecfca54fd5443675b0b">PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a58b3be04119c2ecfca54fd5443675b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a58b3be04119c2ecfca54fd5443675b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c79060afbb73019c5b83f86f03e64e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27c79060afbb73019c5b83f86f03e64e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a27c79060afbb73019c5b83f86f03e64e">PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a27c79060afbb73019c5b83f86f03e64e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a27c79060afbb73019c5b83f86f03e64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c5dcc77eef5e983259a557acb3ad96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58c5dcc77eef5e983259a557acb3ad96"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a58c5dcc77eef5e983259a557acb3ad96">PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a58c5dcc77eef5e983259a557acb3ad96"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a58c5dcc77eef5e983259a557acb3ad96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8013f75f576d9b41f76eeff1a94f464"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8013f75f576d9b41f76eeff1a94f464"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae8013f75f576d9b41f76eeff1a94f464">PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:ae8013f75f576d9b41f76eeff1a94f464"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:ae8013f75f576d9b41f76eeff1a94f464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35eda93c88f0e0ad39beb51fda6396e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35eda93c88f0e0ad39beb51fda6396e1"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a35eda93c88f0e0ad39beb51fda6396e1">PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:a35eda93c88f0e0ad39beb51fda6396e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a35eda93c88f0e0ad39beb51fda6396e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149a664b273ab8b9e4a4c8767fe54f7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a149a664b273ab8b9e4a4c8767fe54f7a"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a149a664b273ab8b9e4a4c8767fe54f7a">PMHAL_PRCM_CLK_COREAON_32K_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a149a664b273ab8b9e4a4c8767fe54f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_COREAON_32K_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a149a664b273ab8b9e4a4c8767fe54f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00ef3014a8e340ce6b1dd90815a2ab4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af00ef3014a8e340ce6b1dd90815a2ab4"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af00ef3014a8e340ce6b1dd90815a2ab4">PMHAL_PRCM_CLK_DMA_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:af00ef3014a8e340ce6b1dd90815a2ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_DMA_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:af00ef3014a8e340ce6b1dd90815a2ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd0192d0b1d7dea212ec7108ad5a898"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fd0192d0b1d7dea212ec7108ad5a898"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3fd0192d0b1d7dea212ec7108ad5a898">PMHAL_PRCM_CLK_HDMI_DPLL_CLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a3fd0192d0b1d7dea212ec7108ad5a898"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_HDMI_DPLL_CLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a3fd0192d0b1d7dea212ec7108ad5a898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac32b37f553c2c6aad6fc12d5d8865c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afac32b37f553c2c6aad6fc12d5d8865c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afac32b37f553c2c6aad6fc12d5d8865c">PMHAL_PRCM_CLK_HDMI_DPLL_CLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:afac32b37f553c2c6aad6fc12d5d8865c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_HDMI_DPLL_CLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:afac32b37f553c2c6aad6fc12d5d8865c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbafabf2b8411d323bc7a44082afc5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fbafabf2b8411d323bc7a44082afc5f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6fbafabf2b8411d323bc7a44082afc5f">PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6fbafabf2b8411d323bc7a44082afc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a6fbafabf2b8411d323bc7a44082afc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d72854fbb0071efc46d06a3f60b093"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9d72854fbb0071efc46d06a3f60b093"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af9d72854fbb0071efc46d06a3f60b093">PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:af9d72854fbb0071efc46d06a3f60b093"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:af9d72854fbb0071efc46d06a3f60b093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706202029482b5bb705c2f0fd46645ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a706202029482b5bb705c2f0fd46645ed"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a706202029482b5bb705c2f0fd46645ed">PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a706202029482b5bb705c2f0fd46645ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a706202029482b5bb705c2f0fd46645ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893c79e86f302dd1949f57c9a80a8346"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a893c79e86f302dd1949f57c9a80a8346"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a893c79e86f302dd1949f57c9a80a8346">PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a893c79e86f302dd1949f57c9a80a8346"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a893c79e86f302dd1949f57c9a80a8346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7e8526956986fdc0710cc2d3dee19f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed7e8526956986fdc0710cc2d3dee19f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aed7e8526956986fdc0710cc2d3dee19f">PMHAL_PRCM_CLK_EMIF_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:aed7e8526956986fdc0710cc2d3dee19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_EMIF_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:aed7e8526956986fdc0710cc2d3dee19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2545f67b83260afb3a3a59e1a64b1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e2545f67b83260afb3a3a59e1a64b1e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2e2545f67b83260afb3a3a59e1a64b1e">PMHAL_PRCM_CLK_EVE1_GFCLK_535000000_muxSel</a> []</td></tr>
<tr class="memdesc:a2e2545f67b83260afb3a3a59e1a64b1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_EVE1_GFCLK run at 535000000 Hz. <br /></td></tr>
<tr class="separator:a2e2545f67b83260afb3a3a59e1a64b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55610db175d5534644f1bafd7c186ac9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55610db175d5534644f1bafd7c186ac9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a55610db175d5534644f1bafd7c186ac9">PMHAL_PRCM_CLK_EVE1_GFCLK_650000000_muxSel</a> []</td></tr>
<tr class="memdesc:a55610db175d5534644f1bafd7c186ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_EVE1_GFCLK run at 650000000 Hz. <br /></td></tr>
<tr class="separator:a55610db175d5534644f1bafd7c186ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab956c4e145e235b0549d7d85baffe858"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab956c4e145e235b0549d7d85baffe858"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab956c4e145e235b0549d7d85baffe858">PMHAL_PRCM_CLK_EVE2_GFCLK_535000000_muxSel</a> []</td></tr>
<tr class="memdesc:ab956c4e145e235b0549d7d85baffe858"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_EVE2_GFCLK run at 535000000 Hz. <br /></td></tr>
<tr class="separator:ab956c4e145e235b0549d7d85baffe858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0490873b5877324c4a8f076b9caa22c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0490873b5877324c4a8f076b9caa22c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac0490873b5877324c4a8f076b9caa22c">PMHAL_PRCM_CLK_EVE2_GFCLK_650000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac0490873b5877324c4a8f076b9caa22c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_EVE2_GFCLK run at 650000000 Hz. <br /></td></tr>
<tr class="separator:ac0490873b5877324c4a8f076b9caa22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21773bebd74a94ec7a7e846299d56334"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21773bebd74a94ec7a7e846299d56334"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a21773bebd74a94ec7a7e846299d56334">PMHAL_PRCM_CLK_EVE3_GFCLK_535000000_muxSel</a> []</td></tr>
<tr class="memdesc:a21773bebd74a94ec7a7e846299d56334"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_EVE3_GFCLK run at 535000000 Hz. <br /></td></tr>
<tr class="separator:a21773bebd74a94ec7a7e846299d56334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65bc4bde828ec526c8a93b09fcf8ec13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65bc4bde828ec526c8a93b09fcf8ec13"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a65bc4bde828ec526c8a93b09fcf8ec13">PMHAL_PRCM_CLK_EVE3_GFCLK_650000000_muxSel</a> []</td></tr>
<tr class="memdesc:a65bc4bde828ec526c8a93b09fcf8ec13"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_EVE3_GFCLK run at 650000000 Hz. <br /></td></tr>
<tr class="separator:a65bc4bde828ec526c8a93b09fcf8ec13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360eb24021a070e3edaae6b023ec3372"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a360eb24021a070e3edaae6b023ec3372"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a360eb24021a070e3edaae6b023ec3372">PMHAL_PRCM_CLK_EVE4_GFCLK_535000000_muxSel</a> []</td></tr>
<tr class="memdesc:a360eb24021a070e3edaae6b023ec3372"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_EVE4_GFCLK run at 535000000 Hz. <br /></td></tr>
<tr class="separator:a360eb24021a070e3edaae6b023ec3372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c6366543ac35ac3e6b323e95a60f33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12c6366543ac35ac3e6b323e95a60f33"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a12c6366543ac35ac3e6b323e95a60f33">PMHAL_PRCM_CLK_EVE4_GFCLK_650000000_muxSel</a> []</td></tr>
<tr class="memdesc:a12c6366543ac35ac3e6b323e95a60f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_EVE4_GFCLK run at 650000000 Hz. <br /></td></tr>
<tr class="separator:a12c6366543ac35ac3e6b323e95a60f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229ed4d9c6a8c19eb9afb94fb3ec7f65"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a229ed4d9c6a8c19eb9afb94fb3ec7f65"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a229ed4d9c6a8c19eb9afb94fb3ec7f65">PMHAL_PRCM_CLK_GMAC_RFT_CLK_266000000_muxSel</a> []</td></tr>
<tr class="memdesc:a229ed4d9c6a8c19eb9afb94fb3ec7f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GMAC_RFT_CLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a229ed4d9c6a8c19eb9afb94fb3ec7f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5a113891e691654e2ac84b074abc77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff5a113891e691654e2ac84b074abc77"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aff5a113891e691654e2ac84b074abc77">PMHAL_PRCM_CLK_GMAC_RFT_CLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:aff5a113891e691654e2ac84b074abc77"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_GMAC_RFT_CLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:aff5a113891e691654e2ac84b074abc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59e471cc2888b3a71e8ad251777935d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab59e471cc2888b3a71e8ad251777935d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab59e471cc2888b3a71e8ad251777935d">PMHAL_PRCM_CLK_GMAC_RFT_CLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:ab59e471cc2888b3a71e8ad251777935d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GMAC_RFT_CLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ab59e471cc2888b3a71e8ad251777935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16314b39aead72958c7a7e0d46540da9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16314b39aead72958c7a7e0d46540da9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a16314b39aead72958c7a7e0d46540da9">PMHAL_PRCM_CLK_RMII_50MHZ_CLK_50000000_muxSel</a> []</td></tr>
<tr class="memdesc:a16314b39aead72958c7a7e0d46540da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RMII_50MHZ_CLK run at 50000000 Hz. <br /></td></tr>
<tr class="separator:a16314b39aead72958c7a7e0d46540da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e411ca382cc9cdc6d982b942f24d14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55e411ca382cc9cdc6d982b942f24d14"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a55e411ca382cc9cdc6d982b942f24d14">PMHAL_PRCM_CLK_RGMII_5MHZ_CLK_5000000_muxSel</a> []</td></tr>
<tr class="memdesc:a55e411ca382cc9cdc6d982b942f24d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RGMII_5MHZ_CLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:a55e411ca382cc9cdc6d982b942f24d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeea18d90ef8ab6ef77ccc41381c2e4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afeea18d90ef8ab6ef77ccc41381c2e4b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afeea18d90ef8ab6ef77ccc41381c2e4b">PMHAL_PRCM_CLK_GPU_CORE_GCLK_425600000_muxSel</a> []</td></tr>
<tr class="memdesc:afeea18d90ef8ab6ef77ccc41381c2e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GPU_CORE_GCLK run at 425600000 Hz. <br /></td></tr>
<tr class="separator:afeea18d90ef8ab6ef77ccc41381c2e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337422fd092c826926b62a3fa4f4535f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a337422fd092c826926b62a3fa4f4535f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a337422fd092c826926b62a3fa4f4535f">PMHAL_PRCM_CLK_GPU_CORE_GCLK_500000000_muxSel</a> []</td></tr>
<tr class="memdesc:a337422fd092c826926b62a3fa4f4535f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GPU_CORE_GCLK run at 500000000 Hz. <br /></td></tr>
<tr class="separator:a337422fd092c826926b62a3fa4f4535f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba00f7e0895d518ba36ce974a870ef9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ba00f7e0895d518ba36ce974a870ef9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6ba00f7e0895d518ba36ce974a870ef9">PMHAL_PRCM_CLK_GPU_CORE_GCLK_532000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6ba00f7e0895d518ba36ce974a870ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GPU_CORE_GCLK run at 532000000 Hz. <br /></td></tr>
<tr class="separator:a6ba00f7e0895d518ba36ce974a870ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c15ef000a3434f79961b43dc44fdf7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6c15ef000a3434f79961b43dc44fdf7"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac6c15ef000a3434f79961b43dc44fdf7">PMHAL_PRCM_CLK_GPU_HYD_GCLK_425600000_muxSel</a> []</td></tr>
<tr class="memdesc:ac6c15ef000a3434f79961b43dc44fdf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GPU_HYD_GCLK run at 425600000 Hz. <br /></td></tr>
<tr class="separator:ac6c15ef000a3434f79961b43dc44fdf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4f2bf746bb2f4d9f5302f64b65c4ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a4f2bf746bb2f4d9f5302f64b65c4ec"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5a4f2bf746bb2f4d9f5302f64b65c4ec">PMHAL_PRCM_CLK_GPU_HYD_GCLK_500000000_muxSel</a> []</td></tr>
<tr class="memdesc:a5a4f2bf746bb2f4d9f5302f64b65c4ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GPU_HYD_GCLK run at 500000000 Hz. <br /></td></tr>
<tr class="separator:a5a4f2bf746bb2f4d9f5302f64b65c4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a749a5638dc29b646744b997c771bbc7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a749a5638dc29b646744b997c771bbc7f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a749a5638dc29b646744b997c771bbc7f">PMHAL_PRCM_CLK_GPU_HYD_GCLK_532000000_muxSel</a> []</td></tr>
<tr class="memdesc:a749a5638dc29b646744b997c771bbc7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GPU_HYD_GCLK run at 532000000 Hz. <br /></td></tr>
<tr class="separator:a749a5638dc29b646744b997c771bbc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0606ecc2f5288d3d71d5fdc02760aa1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0606ecc2f5288d3d71d5fdc02760aa1e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0606ecc2f5288d3d71d5fdc02760aa1e">PMHAL_PRCM_CLK_IPU_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a0606ecc2f5288d3d71d5fdc02760aa1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_IPU_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a0606ecc2f5288d3d71d5fdc02760aa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacab0295fed08fc25cfb41f790d092f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacab0295fed08fc25cfb41f790d092f2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aacab0295fed08fc25cfb41f790d092f2">PMHAL_PRCM_CLK_MCASP1_AHCLKR_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:aacab0295fed08fc25cfb41f790d092f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 56448000 Hz. <br /></td></tr>
<tr class="separator:aacab0295fed08fc25cfb41f790d092f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1692c6225970735e41beae6cbabc60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c1692c6225970735e41beae6cbabc60"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4c1692c6225970735e41beae6cbabc60">PMHAL_PRCM_CLK_MCASP1_AHCLKR_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a4c1692c6225970735e41beae6cbabc60"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a4c1692c6225970735e41beae6cbabc60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9fc1325a7d26aec400536ae24f2c06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c9fc1325a7d26aec400536ae24f2c06"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1c9fc1325a7d26aec400536ae24f2c06">PMHAL_PRCM_CLK_MCASP1_AHCLKR_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a1c9fc1325a7d26aec400536ae24f2c06"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a1c9fc1325a7d26aec400536ae24f2c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b8f953726fb0dc261c5c829bc7eeef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93b8f953726fb0dc261c5c829bc7eeef"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a93b8f953726fb0dc261c5c829bc7eeef">PMHAL_PRCM_CLK_MCASP1_AHCLKR_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a93b8f953726fb0dc261c5c829bc7eeef"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a93b8f953726fb0dc261c5c829bc7eeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc3f633cbe85136e85800ab953b766d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fc3f633cbe85136e85800ab953b766d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4fc3f633cbe85136e85800ab953b766d">PMHAL_PRCM_CLK_MCASP1_AHCLKR_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a4fc3f633cbe85136e85800ab953b766d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a4fc3f633cbe85136e85800ab953b766d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda63dc99654b503d0b9425e282eac71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adda63dc99654b503d0b9425e282eac71"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#adda63dc99654b503d0b9425e282eac71">PMHAL_PRCM_CLK_MCASP1_AHCLKR_10000000_divSel</a> []</td></tr>
<tr class="memdesc:adda63dc99654b503d0b9425e282eac71"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 10000000 Hz. <br /></td></tr>
<tr class="separator:adda63dc99654b503d0b9425e282eac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95faf58111418136d6e4850fe2df300f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95faf58111418136d6e4850fe2df300f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a95faf58111418136d6e4850fe2df300f">PMHAL_PRCM_CLK_MCASP1_AHCLKR_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a95faf58111418136d6e4850fe2df300f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a95faf58111418136d6e4850fe2df300f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd6079b1b89086b28f8e14e62d140bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dd6079b1b89086b28f8e14e62d140bd"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4dd6079b1b89086b28f8e14e62d140bd">PMHAL_PRCM_CLK_MCASP1_AHCLKR_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a4dd6079b1b89086b28f8e14e62d140bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a4dd6079b1b89086b28f8e14e62d140bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73697d7f2bf60f237cd1763d7f2105c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73697d7f2bf60f237cd1763d7f2105c1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a73697d7f2bf60f237cd1763d7f2105c1">PMHAL_PRCM_CLK_MCASP1_AHCLKX_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a73697d7f2bf60f237cd1763d7f2105c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a73697d7f2bf60f237cd1763d7f2105c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98ff7d31ab9803ba2f820eabab6525c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae98ff7d31ab9803ba2f820eabab6525c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae98ff7d31ab9803ba2f820eabab6525c">PMHAL_PRCM_CLK_MCASP1_AHCLKX_56448000_divSel</a> []</td></tr>
<tr class="memdesc:ae98ff7d31ab9803ba2f820eabab6525c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:ae98ff7d31ab9803ba2f820eabab6525c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84057df29f71c02f1c39c87cd352168"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af84057df29f71c02f1c39c87cd352168"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af84057df29f71c02f1c39c87cd352168">PMHAL_PRCM_CLK_MCASP1_AHCLKX_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:af84057df29f71c02f1c39c87cd352168"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:af84057df29f71c02f1c39c87cd352168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a48c4bee7b776f54c16323cc634613c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a48c4bee7b776f54c16323cc634613c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7a48c4bee7b776f54c16323cc634613c">PMHAL_PRCM_CLK_MCASP1_AHCLKX_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a7a48c4bee7b776f54c16323cc634613c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a7a48c4bee7b776f54c16323cc634613c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa0e5b3a35555d5e1c66ba64dc43472"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0aa0e5b3a35555d5e1c66ba64dc43472"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0aa0e5b3a35555d5e1c66ba64dc43472">PMHAL_PRCM_CLK_MCASP1_AHCLKX_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a0aa0e5b3a35555d5e1c66ba64dc43472"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a0aa0e5b3a35555d5e1c66ba64dc43472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad56259c377ad5b0c8b975ba2b0e1d4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad56259c377ad5b0c8b975ba2b0e1d4f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aad56259c377ad5b0c8b975ba2b0e1d4f">PMHAL_PRCM_CLK_MCASP1_AHCLKX_10000000_divSel</a> []</td></tr>
<tr class="memdesc:aad56259c377ad5b0c8b975ba2b0e1d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:aad56259c377ad5b0c8b975ba2b0e1d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb8f98f0ffe5d650d56317e553b1393"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacb8f98f0ffe5d650d56317e553b1393"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aacb8f98f0ffe5d650d56317e553b1393">PMHAL_PRCM_CLK_MCASP1_AHCLKX_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:aacb8f98f0ffe5d650d56317e553b1393"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 24000000 Hz. <br /></td></tr>
<tr class="separator:aacb8f98f0ffe5d650d56317e553b1393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87387ef192bebd222b0492d9c2f8dd0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87387ef192bebd222b0492d9c2f8dd0b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a87387ef192bebd222b0492d9c2f8dd0b">PMHAL_PRCM_CLK_MCASP1_AHCLKX_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a87387ef192bebd222b0492d9c2f8dd0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a87387ef192bebd222b0492d9c2f8dd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a44b801671276a0792f1731b8a535a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5a44b801671276a0792f1731b8a535a"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad5a44b801671276a0792f1731b8a535a">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:ad5a44b801671276a0792f1731b8a535a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ad5a44b801671276a0792f1731b8a535a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998c3c0b415b2bc0bf133eef0e1a59f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a998c3c0b415b2bc0bf133eef0e1a59f3"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a998c3c0b415b2bc0bf133eef0e1a59f3">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a998c3c0b415b2bc0bf133eef0e1a59f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a998c3c0b415b2bc0bf133eef0e1a59f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0189d42ccff589b894c485f6c494d52d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0189d42ccff589b894c485f6c494d52d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0189d42ccff589b894c485f6c494d52d">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_225792000_muxSel</a> []</td></tr>
<tr class="memdesc:a0189d42ccff589b894c485f6c494d52d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a0189d42ccff589b894c485f6c494d52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89633becff972131f5229d6b3fb88e03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89633becff972131f5229d6b3fb88e03"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a89633becff972131f5229d6b3fb88e03">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_225792000_divSel</a> []</td></tr>
<tr class="memdesc:a89633becff972131f5229d6b3fb88e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a89633becff972131f5229d6b3fb88e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b562572363b3647b2d1bce24f02b923"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b562572363b3647b2d1bce24f02b923"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9b562572363b3647b2d1bce24f02b923">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_112896000_muxSel</a> []</td></tr>
<tr class="memdesc:a9b562572363b3647b2d1bce24f02b923"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a9b562572363b3647b2d1bce24f02b923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4211d55d5a6646976491c5266311aa10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4211d55d5a6646976491c5266311aa10"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4211d55d5a6646976491c5266311aa10">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_112896000_divSel</a> []</td></tr>
<tr class="memdesc:a4211d55d5a6646976491c5266311aa10"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a4211d55d5a6646976491c5266311aa10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba1aa3ce9ea30f92e51cb742073e849"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afba1aa3ce9ea30f92e51cb742073e849"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afba1aa3ce9ea30f92e51cb742073e849">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:afba1aa3ce9ea30f92e51cb742073e849"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:afba1aa3ce9ea30f92e51cb742073e849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb8abd4513b8d944411645391c082f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaeb8abd4513b8d944411645391c082f3"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aaeb8abd4513b8d944411645391c082f3">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:aaeb8abd4513b8d944411645391c082f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:aaeb8abd4513b8d944411645391c082f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36e38df55cdca08b748bcd0f44c6a48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af36e38df55cdca08b748bcd0f44c6a48"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af36e38df55cdca08b748bcd0f44c6a48">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:af36e38df55cdca08b748bcd0f44c6a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:af36e38df55cdca08b748bcd0f44c6a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ca02ca9109ea19e0e864b9476d661f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8ca02ca9109ea19e0e864b9476d661f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad8ca02ca9109ea19e0e864b9476d661f">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:ad8ca02ca9109ea19e0e864b9476d661f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:ad8ca02ca9109ea19e0e864b9476d661f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489512089d50afc354a83af809530569"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a489512089d50afc354a83af809530569"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a489512089d50afc354a83af809530569">PMHAL_PRCM_CLK_TIMER5_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a489512089d50afc354a83af809530569"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a489512089d50afc354a83af809530569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b607ca7435462ce5bbe02e7aed7f757"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b607ca7435462ce5bbe02e7aed7f757"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3b607ca7435462ce5bbe02e7aed7f757">PMHAL_PRCM_CLK_TIMER5_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a3b607ca7435462ce5bbe02e7aed7f757"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a3b607ca7435462ce5bbe02e7aed7f757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade14bdba21b5c31e4b1ad21087e1fcf7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade14bdba21b5c31e4b1ad21087e1fcf7"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ade14bdba21b5c31e4b1ad21087e1fcf7">PMHAL_PRCM_CLK_TIMER5_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:ade14bdba21b5c31e4b1ad21087e1fcf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:ade14bdba21b5c31e4b1ad21087e1fcf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e0f1294db70abd34b5de519427903f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40e0f1294db70abd34b5de519427903f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a40e0f1294db70abd34b5de519427903f">PMHAL_PRCM_CLK_TIMER5_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a40e0f1294db70abd34b5de519427903f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a40e0f1294db70abd34b5de519427903f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29fbe6fe35c202147951e5a6770e0c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae29fbe6fe35c202147951e5a6770e0c3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae29fbe6fe35c202147951e5a6770e0c3">PMHAL_PRCM_CLK_TIMER5_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ae29fbe6fe35c202147951e5a6770e0c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ae29fbe6fe35c202147951e5a6770e0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab414223fa041a947ff6c5ab685cc7bae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab414223fa041a947ff6c5ab685cc7bae"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab414223fa041a947ff6c5ab685cc7bae">PMHAL_PRCM_CLK_TIMER5_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:ab414223fa041a947ff6c5ab685cc7bae"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:ab414223fa041a947ff6c5ab685cc7bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64038b417353e3623be8e757bb3b2c39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64038b417353e3623be8e757bb3b2c39"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a64038b417353e3623be8e757bb3b2c39">PMHAL_PRCM_CLK_TIMER5_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:a64038b417353e3623be8e757bb3b2c39"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a64038b417353e3623be8e757bb3b2c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c67897a51c5f78240dbc0a43593120a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c67897a51c5f78240dbc0a43593120a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0c67897a51c5f78240dbc0a43593120a">PMHAL_PRCM_CLK_TIMER5_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a0c67897a51c5f78240dbc0a43593120a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a0c67897a51c5f78240dbc0a43593120a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025858fc9d45dc08d4eb9a926559892f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a025858fc9d45dc08d4eb9a926559892f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a025858fc9d45dc08d4eb9a926559892f">PMHAL_PRCM_CLK_TIMER6_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a025858fc9d45dc08d4eb9a926559892f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a025858fc9d45dc08d4eb9a926559892f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bba916475630dbabd6f8f404ba903e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bba916475630dbabd6f8f404ba903e0"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3bba916475630dbabd6f8f404ba903e0">PMHAL_PRCM_CLK_TIMER6_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a3bba916475630dbabd6f8f404ba903e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a3bba916475630dbabd6f8f404ba903e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f43f76a7aa13bf3f18cbc7d616de3f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f43f76a7aa13bf3f18cbc7d616de3f1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8f43f76a7aa13bf3f18cbc7d616de3f1">PMHAL_PRCM_CLK_TIMER6_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a8f43f76a7aa13bf3f18cbc7d616de3f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a8f43f76a7aa13bf3f18cbc7d616de3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2508dc934cfcccc50fe5ca65aea0f7a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2508dc934cfcccc50fe5ca65aea0f7a3"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2508dc934cfcccc50fe5ca65aea0f7a3">PMHAL_PRCM_CLK_TIMER6_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a2508dc934cfcccc50fe5ca65aea0f7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a2508dc934cfcccc50fe5ca65aea0f7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6cb2ad1e9193721ede520510bbf4779"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6cb2ad1e9193721ede520510bbf4779"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad6cb2ad1e9193721ede520510bbf4779">PMHAL_PRCM_CLK_TIMER6_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ad6cb2ad1e9193721ede520510bbf4779"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ad6cb2ad1e9193721ede520510bbf4779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6635edcd924247b161d6d43b00d2d431"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6635edcd924247b161d6d43b00d2d431"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6635edcd924247b161d6d43b00d2d431">PMHAL_PRCM_CLK_TIMER6_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a6635edcd924247b161d6d43b00d2d431"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a6635edcd924247b161d6d43b00d2d431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddec78eef808decd4aa7b9da6829c25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adddec78eef808decd4aa7b9da6829c25"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#adddec78eef808decd4aa7b9da6829c25">PMHAL_PRCM_CLK_TIMER6_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:adddec78eef808decd4aa7b9da6829c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:adddec78eef808decd4aa7b9da6829c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094066d051baaf9a5c303553c5b2171f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a094066d051baaf9a5c303553c5b2171f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a094066d051baaf9a5c303553c5b2171f">PMHAL_PRCM_CLK_TIMER6_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a094066d051baaf9a5c303553c5b2171f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a094066d051baaf9a5c303553c5b2171f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52847e15ff6267328f44cfcfe10b49ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52847e15ff6267328f44cfcfe10b49ce"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a52847e15ff6267328f44cfcfe10b49ce">PMHAL_PRCM_CLK_TIMER7_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a52847e15ff6267328f44cfcfe10b49ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a52847e15ff6267328f44cfcfe10b49ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c4c8da456fdf109943cd5eb76cc929"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01c4c8da456fdf109943cd5eb76cc929"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a01c4c8da456fdf109943cd5eb76cc929">PMHAL_PRCM_CLK_TIMER7_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a01c4c8da456fdf109943cd5eb76cc929"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a01c4c8da456fdf109943cd5eb76cc929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e61333976c6f5f6be16483c5cdba5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05e61333976c6f5f6be16483c5cdba5a"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a05e61333976c6f5f6be16483c5cdba5a">PMHAL_PRCM_CLK_TIMER7_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a05e61333976c6f5f6be16483c5cdba5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a05e61333976c6f5f6be16483c5cdba5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5ccac36451c4aca1c8758a3bc83f70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a5ccac36451c4aca1c8758a3bc83f70"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3a5ccac36451c4aca1c8758a3bc83f70">PMHAL_PRCM_CLK_TIMER7_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a3a5ccac36451c4aca1c8758a3bc83f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a3a5ccac36451c4aca1c8758a3bc83f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab372a0e96746f5ae3924494e5ba423b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab372a0e96746f5ae3924494e5ba423b3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab372a0e96746f5ae3924494e5ba423b3">PMHAL_PRCM_CLK_TIMER7_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ab372a0e96746f5ae3924494e5ba423b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ab372a0e96746f5ae3924494e5ba423b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5e9af075126e8a5983d9fe6605d1a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a5e9af075126e8a5983d9fe6605d1a8"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9a5e9af075126e8a5983d9fe6605d1a8">PMHAL_PRCM_CLK_TIMER7_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a9a5e9af075126e8a5983d9fe6605d1a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a9a5e9af075126e8a5983d9fe6605d1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb56a895bb278a8e670472e45beb5e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acdb56a895bb278a8e670472e45beb5e1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acdb56a895bb278a8e670472e45beb5e1">PMHAL_PRCM_CLK_TIMER7_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:acdb56a895bb278a8e670472e45beb5e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:acdb56a895bb278a8e670472e45beb5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3c608159770ca4b3bf5c014295f634"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe3c608159770ca4b3bf5c014295f634"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abe3c608159770ca4b3bf5c014295f634">PMHAL_PRCM_CLK_TIMER7_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:abe3c608159770ca4b3bf5c014295f634"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:abe3c608159770ca4b3bf5c014295f634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e84cce9b121ed844965a80211fe2e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3e84cce9b121ed844965a80211fe2e5"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac3e84cce9b121ed844965a80211fe2e5">PMHAL_PRCM_CLK_TIMER8_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac3e84cce9b121ed844965a80211fe2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:ac3e84cce9b121ed844965a80211fe2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07232f8f4802070d67f0ab49cd6f5925"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07232f8f4802070d67f0ab49cd6f5925"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a07232f8f4802070d67f0ab49cd6f5925">PMHAL_PRCM_CLK_TIMER8_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a07232f8f4802070d67f0ab49cd6f5925"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a07232f8f4802070d67f0ab49cd6f5925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b12def119e77c02fbb50f40fc7162f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60b12def119e77c02fbb50f40fc7162f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a60b12def119e77c02fbb50f40fc7162f">PMHAL_PRCM_CLK_TIMER8_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a60b12def119e77c02fbb50f40fc7162f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a60b12def119e77c02fbb50f40fc7162f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceea1afa2abc848ca9d875fa96a5b13c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aceea1afa2abc848ca9d875fa96a5b13c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aceea1afa2abc848ca9d875fa96a5b13c">PMHAL_PRCM_CLK_TIMER8_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:aceea1afa2abc848ca9d875fa96a5b13c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:aceea1afa2abc848ca9d875fa96a5b13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac040bced181a49d7f5e3250f0353c013"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac040bced181a49d7f5e3250f0353c013"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac040bced181a49d7f5e3250f0353c013">PMHAL_PRCM_CLK_TIMER8_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ac040bced181a49d7f5e3250f0353c013"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ac040bced181a49d7f5e3250f0353c013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133107fde61ae9964aeec43e1937a8eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a133107fde61ae9964aeec43e1937a8eb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a133107fde61ae9964aeec43e1937a8eb">PMHAL_PRCM_CLK_TIMER8_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a133107fde61ae9964aeec43e1937a8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a133107fde61ae9964aeec43e1937a8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d5247cc5ec2412760ad1eef0a1ce05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28d5247cc5ec2412760ad1eef0a1ce05"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a28d5247cc5ec2412760ad1eef0a1ce05">PMHAL_PRCM_CLK_TIMER8_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:a28d5247cc5ec2412760ad1eef0a1ce05"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a28d5247cc5ec2412760ad1eef0a1ce05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a720601a3b64e06eff0ff5043b268ab94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a720601a3b64e06eff0ff5043b268ab94"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a720601a3b64e06eff0ff5043b268ab94">PMHAL_PRCM_CLK_TIMER8_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a720601a3b64e06eff0ff5043b268ab94"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a720601a3b64e06eff0ff5043b268ab94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8f977975dd0598da3f043c482ef388"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f8f977975dd0598da3f043c482ef388"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8f8f977975dd0598da3f043c482ef388">PMHAL_PRCM_CLK_UART6_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a8f8f977975dd0598da3f043c482ef388"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART6_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a8f8f977975dd0598da3f043c482ef388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a4fb9ab9a8a91ea328d04db2c78c38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40a4fb9ab9a8a91ea328d04db2c78c38"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a40a4fb9ab9a8a91ea328d04db2c78c38">PMHAL_PRCM_CLK_UART6_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a40a4fb9ab9a8a91ea328d04db2c78c38"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART6_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a40a4fb9ab9a8a91ea328d04db2c78c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d20865c47b8887d61beab1a0fa1bce2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d20865c47b8887d61beab1a0fa1bce2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4d20865c47b8887d61beab1a0fa1bce2">PMHAL_PRCM_CLK_IPU1_GFCLK_212800000_muxSel</a> []</td></tr>
<tr class="memdesc:a4d20865c47b8887d61beab1a0fa1bce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_IPU1_GFCLK run at 212800000 Hz. <br /></td></tr>
<tr class="separator:a4d20865c47b8887d61beab1a0fa1bce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96a6e96f5112049d7243dd01a58df7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af96a6e96f5112049d7243dd01a58df7e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af96a6e96f5112049d7243dd01a58df7e">PMHAL_PRCM_CLK_L3INIT_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:af96a6e96f5112049d7243dd01a58df7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INIT_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:af96a6e96f5112049d7243dd01a58df7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8466efbd6a593d628bfbe3a795c8823e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8466efbd6a593d628bfbe3a795c8823e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8466efbd6a593d628bfbe3a795c8823e">PMHAL_PRCM_CLK_L3INIT_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:a8466efbd6a593d628bfbe3a795c8823e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INIT_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a8466efbd6a593d628bfbe3a795c8823e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ec384f1e05d7bbf49a88ad5e53223b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9ec384f1e05d7bbf49a88ad5e53223b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac9ec384f1e05d7bbf49a88ad5e53223b">PMHAL_PRCM_CLK_MMC1_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac9ec384f1e05d7bbf49a88ad5e53223b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:ac9ec384f1e05d7bbf49a88ad5e53223b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab324131637c866f1fc478897ed8d0c43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab324131637c866f1fc478897ed8d0c43"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab324131637c866f1fc478897ed8d0c43">PMHAL_PRCM_CLK_MMC1_GFCLK_192000000_divSel</a> []</td></tr>
<tr class="memdesc:ab324131637c866f1fc478897ed8d0c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:ab324131637c866f1fc478897ed8d0c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac808bb158bfd1135f0f3a330d816e555"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac808bb158bfd1135f0f3a330d816e555"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac808bb158bfd1135f0f3a330d816e555">PMHAL_PRCM_CLK_MMC1_GFCLK_96000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac808bb158bfd1135f0f3a330d816e555"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:ac808bb158bfd1135f0f3a330d816e555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcae0f0ccbe2827350f315660549d3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdcae0f0ccbe2827350f315660549d3f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abdcae0f0ccbe2827350f315660549d3f">PMHAL_PRCM_CLK_MMC1_GFCLK_96000000_divSel</a> []</td></tr>
<tr class="memdesc:abdcae0f0ccbe2827350f315660549d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:abdcae0f0ccbe2827350f315660549d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a00765d784380b5ac11b7a90d453f1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a00765d784380b5ac11b7a90d453f1d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6a00765d784380b5ac11b7a90d453f1d">PMHAL_PRCM_CLK_MMC1_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6a00765d784380b5ac11b7a90d453f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a6a00765d784380b5ac11b7a90d453f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eacc4550b7a426a3b37ac73d696a503"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7eacc4550b7a426a3b37ac73d696a503"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7eacc4550b7a426a3b37ac73d696a503">PMHAL_PRCM_CLK_MMC1_GFCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:a7eacc4550b7a426a3b37ac73d696a503"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a7eacc4550b7a426a3b37ac73d696a503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf4bed9cd5ff9cd85cff5cd948b9754"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acdf4bed9cd5ff9cd85cff5cd948b9754"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acdf4bed9cd5ff9cd85cff5cd948b9754">PMHAL_PRCM_CLK_MMC1_GFCLK_128000000_muxSel</a> []</td></tr>
<tr class="memdesc:acdf4bed9cd5ff9cd85cff5cd948b9754"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 128000000 Hz. <br /></td></tr>
<tr class="separator:acdf4bed9cd5ff9cd85cff5cd948b9754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a55a9c7a6c9640a9c0bb4cbf26b46f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a55a9c7a6c9640a9c0bb4cbf26b46f9"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9a55a9c7a6c9640a9c0bb4cbf26b46f9">PMHAL_PRCM_CLK_MMC1_GFCLK_128000000_divSel</a> []</td></tr>
<tr class="memdesc:a9a55a9c7a6c9640a9c0bb4cbf26b46f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 128000000 Hz. <br /></td></tr>
<tr class="separator:a9a55a9c7a6c9640a9c0bb4cbf26b46f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43b343e0060f956488a1ba7d6ea834c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab43b343e0060f956488a1ba7d6ea834c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab43b343e0060f956488a1ba7d6ea834c">PMHAL_PRCM_CLK_MMC1_GFCLK_64000000_muxSel</a> []</td></tr>
<tr class="memdesc:ab43b343e0060f956488a1ba7d6ea834c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 64000000 Hz. <br /></td></tr>
<tr class="separator:ab43b343e0060f956488a1ba7d6ea834c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7343faf2060d0618a3827ecf00fa828"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7343faf2060d0618a3827ecf00fa828"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af7343faf2060d0618a3827ecf00fa828">PMHAL_PRCM_CLK_MMC1_GFCLK_64000000_divSel</a> []</td></tr>
<tr class="memdesc:af7343faf2060d0618a3827ecf00fa828"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 64000000 Hz. <br /></td></tr>
<tr class="separator:af7343faf2060d0618a3827ecf00fa828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8d944cbfd89c2c8dae2fe77cbbedbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe8d944cbfd89c2c8dae2fe77cbbedbe"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abe8d944cbfd89c2c8dae2fe77cbbedbe">PMHAL_PRCM_CLK_MMC1_GFCLK_32000000_muxSel</a> []</td></tr>
<tr class="memdesc:abe8d944cbfd89c2c8dae2fe77cbbedbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 32000000 Hz. <br /></td></tr>
<tr class="separator:abe8d944cbfd89c2c8dae2fe77cbbedbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5395cce6bdd18210459f901c4a7bc2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5395cce6bdd18210459f901c4a7bc2f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae5395cce6bdd18210459f901c4a7bc2f">PMHAL_PRCM_CLK_MMC1_GFCLK_32000000_divSel</a> []</td></tr>
<tr class="memdesc:ae5395cce6bdd18210459f901c4a7bc2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC1_GFCLK run at 32000000 Hz. <br /></td></tr>
<tr class="separator:ae5395cce6bdd18210459f901c4a7bc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4673b0cfdcd9c91360c7bfe472f07b95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4673b0cfdcd9c91360c7bfe472f07b95"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4673b0cfdcd9c91360c7bfe472f07b95">PMHAL_PRCM_CLK_L3INIT_32K_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a4673b0cfdcd9c91360c7bfe472f07b95"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INIT_32K_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a4673b0cfdcd9c91360c7bfe472f07b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf529eca09f66dd851a81ada6247c47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afaf529eca09f66dd851a81ada6247c47"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afaf529eca09f66dd851a81ada6247c47">PMHAL_PRCM_CLK_MMC2_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:afaf529eca09f66dd851a81ada6247c47"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:afaf529eca09f66dd851a81ada6247c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad9dfb5bd44e15c87c33a2088e438e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ad9dfb5bd44e15c87c33a2088e438e5"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9ad9dfb5bd44e15c87c33a2088e438e5">PMHAL_PRCM_CLK_MMC2_GFCLK_192000000_divSel</a> []</td></tr>
<tr class="memdesc:a9ad9dfb5bd44e15c87c33a2088e438e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a9ad9dfb5bd44e15c87c33a2088e438e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da33a629d8ce433a132a77253936357"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7da33a629d8ce433a132a77253936357"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7da33a629d8ce433a132a77253936357">PMHAL_PRCM_CLK_MMC2_GFCLK_96000000_muxSel</a> []</td></tr>
<tr class="memdesc:a7da33a629d8ce433a132a77253936357"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:a7da33a629d8ce433a132a77253936357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0f4b635041ae759886694e33347899"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf0f4b635041ae759886694e33347899"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acf0f4b635041ae759886694e33347899">PMHAL_PRCM_CLK_MMC2_GFCLK_96000000_divSel</a> []</td></tr>
<tr class="memdesc:acf0f4b635041ae759886694e33347899"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:acf0f4b635041ae759886694e33347899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f46fcedfa9340ee071a41b4f760de56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f46fcedfa9340ee071a41b4f760de56"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7f46fcedfa9340ee071a41b4f760de56">PMHAL_PRCM_CLK_MMC2_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a7f46fcedfa9340ee071a41b4f760de56"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a7f46fcedfa9340ee071a41b4f760de56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af270bfe42352e342e4484b71585b449e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af270bfe42352e342e4484b71585b449e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af270bfe42352e342e4484b71585b449e">PMHAL_PRCM_CLK_MMC2_GFCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:af270bfe42352e342e4484b71585b449e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:af270bfe42352e342e4484b71585b449e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3620dfb1449a6e4acc05a747c5bf82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed3620dfb1449a6e4acc05a747c5bf82"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aed3620dfb1449a6e4acc05a747c5bf82">PMHAL_PRCM_CLK_MMC2_GFCLK_128000000_muxSel</a> []</td></tr>
<tr class="memdesc:aed3620dfb1449a6e4acc05a747c5bf82"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 128000000 Hz. <br /></td></tr>
<tr class="separator:aed3620dfb1449a6e4acc05a747c5bf82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e8d2c75adce0072508b6edb4c3946d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4e8d2c75adce0072508b6edb4c3946d"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af4e8d2c75adce0072508b6edb4c3946d">PMHAL_PRCM_CLK_MMC2_GFCLK_128000000_divSel</a> []</td></tr>
<tr class="memdesc:af4e8d2c75adce0072508b6edb4c3946d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 128000000 Hz. <br /></td></tr>
<tr class="separator:af4e8d2c75adce0072508b6edb4c3946d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d747356b0657059face23ebe6b675cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d747356b0657059face23ebe6b675cc"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5d747356b0657059face23ebe6b675cc">PMHAL_PRCM_CLK_MMC2_GFCLK_64000000_muxSel</a> []</td></tr>
<tr class="memdesc:a5d747356b0657059face23ebe6b675cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 64000000 Hz. <br /></td></tr>
<tr class="separator:a5d747356b0657059face23ebe6b675cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4393ec0e9338437592c932e45eb91ed0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4393ec0e9338437592c932e45eb91ed0"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4393ec0e9338437592c932e45eb91ed0">PMHAL_PRCM_CLK_MMC2_GFCLK_64000000_divSel</a> []</td></tr>
<tr class="memdesc:a4393ec0e9338437592c932e45eb91ed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 64000000 Hz. <br /></td></tr>
<tr class="separator:a4393ec0e9338437592c932e45eb91ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ced90bccc70bff05c2da74d1686ffe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94ced90bccc70bff05c2da74d1686ffe"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a94ced90bccc70bff05c2da74d1686ffe">PMHAL_PRCM_CLK_MMC2_GFCLK_32000000_muxSel</a> []</td></tr>
<tr class="memdesc:a94ced90bccc70bff05c2da74d1686ffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 32000000 Hz. <br /></td></tr>
<tr class="separator:a94ced90bccc70bff05c2da74d1686ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae37fc63aee1b82c9d0465f6f16d87f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae37fc63aee1b82c9d0465f6f16d87f4"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aae37fc63aee1b82c9d0465f6f16d87f4">PMHAL_PRCM_CLK_MMC2_GFCLK_32000000_divSel</a> []</td></tr>
<tr class="memdesc:aae37fc63aee1b82c9d0465f6f16d87f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC2_GFCLK run at 32000000 Hz. <br /></td></tr>
<tr class="separator:aae37fc63aee1b82c9d0465f6f16d87f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca7d157674549db749bbf66ba3706e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeca7d157674549db749bbf66ba3706e5"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aeca7d157674549db749bbf66ba3706e5">PMHAL_PRCM_CLK_MLB_SYS_L3_GFCLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:aeca7d157674549db749bbf66ba3706e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MLB_SYS_L3_GFCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:aeca7d157674549db749bbf66ba3706e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01cdb6bfe30dcd910180c96e5d4aa8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab01cdb6bfe30dcd910180c96e5d4aa8f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab01cdb6bfe30dcd910180c96e5d4aa8f">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_2500000_muxSel</a> []</td></tr>
<tr class="memdesc:ab01cdb6bfe30dcd910180c96e5d4aa8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:ab01cdb6bfe30dcd910180c96e5d4aa8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97381408d77b6c3a2f53bcf7376a048"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad97381408d77b6c3a2f53bcf7376a048"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad97381408d77b6c3a2f53bcf7376a048">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_2500000_divSel</a> []</td></tr>
<tr class="memdesc:ad97381408d77b6c3a2f53bcf7376a048"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:ad97381408d77b6c3a2f53bcf7376a048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef48c57ecf66928b27f6f02bdca6a26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adef48c57ecf66928b27f6f02bdca6a26"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#adef48c57ecf66928b27f6f02bdca6a26">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_1250000_muxSel</a> []</td></tr>
<tr class="memdesc:adef48c57ecf66928b27f6f02bdca6a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 1250000 Hz. <br /></td></tr>
<tr class="separator:adef48c57ecf66928b27f6f02bdca6a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386728ee16e18a7df3663ddbd343465b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a386728ee16e18a7df3663ddbd343465b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a386728ee16e18a7df3663ddbd343465b">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_1250000_divSel</a> []</td></tr>
<tr class="memdesc:a386728ee16e18a7df3663ddbd343465b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 1250000 Hz. <br /></td></tr>
<tr class="separator:a386728ee16e18a7df3663ddbd343465b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0f71102505f4f0b799c89327ba4b69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b0f71102505f4f0b799c89327ba4b69"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9b0f71102505f4f0b799c89327ba4b69">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_625000_muxSel</a> []</td></tr>
<tr class="memdesc:a9b0f71102505f4f0b799c89327ba4b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 625000 Hz. <br /></td></tr>
<tr class="separator:a9b0f71102505f4f0b799c89327ba4b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a344bc81afa5189770498ae14cb993ea7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a344bc81afa5189770498ae14cb993ea7"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a344bc81afa5189770498ae14cb993ea7">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_625000_divSel</a> []</td></tr>
<tr class="memdesc:a344bc81afa5189770498ae14cb993ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 625000 Hz. <br /></td></tr>
<tr class="separator:a344bc81afa5189770498ae14cb993ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80d5fcc26ecdd79f3eaae6de4ca8a63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad80d5fcc26ecdd79f3eaae6de4ca8a63"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad80d5fcc26ecdd79f3eaae6de4ca8a63">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_7056000_muxSel</a> []</td></tr>
<tr class="memdesc:ad80d5fcc26ecdd79f3eaae6de4ca8a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 7056000 Hz. <br /></td></tr>
<tr class="separator:ad80d5fcc26ecdd79f3eaae6de4ca8a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88be2d160ef46fb550273ee183a3e66b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88be2d160ef46fb550273ee183a3e66b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a88be2d160ef46fb550273ee183a3e66b">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_7056000_divSel</a> []</td></tr>
<tr class="memdesc:a88be2d160ef46fb550273ee183a3e66b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 7056000 Hz. <br /></td></tr>
<tr class="separator:a88be2d160ef46fb550273ee183a3e66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d1d1344251c5d30c041a988578a345"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70d1d1344251c5d30c041a988578a345"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a70d1d1344251c5d30c041a988578a345">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_3528000_muxSel</a> []</td></tr>
<tr class="memdesc:a70d1d1344251c5d30c041a988578a345"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 3528000 Hz. <br /></td></tr>
<tr class="separator:a70d1d1344251c5d30c041a988578a345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4404011e1c5552834225da573e12ae2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4404011e1c5552834225da573e12ae2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad4404011e1c5552834225da573e12ae2">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_3528000_divSel</a> []</td></tr>
<tr class="memdesc:ad4404011e1c5552834225da573e12ae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 3528000 Hz. <br /></td></tr>
<tr class="separator:ad4404011e1c5552834225da573e12ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824e001477dbb2f00b68ed9cf55d48ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a824e001477dbb2f00b68ed9cf55d48ec"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a824e001477dbb2f00b68ed9cf55d48ec">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_1764000_muxSel</a> []</td></tr>
<tr class="memdesc:a824e001477dbb2f00b68ed9cf55d48ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 1764000 Hz. <br /></td></tr>
<tr class="separator:a824e001477dbb2f00b68ed9cf55d48ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d81c8d16b81da66d823e49af8235f8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d81c8d16b81da66d823e49af8235f8b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4d81c8d16b81da66d823e49af8235f8b">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_1764000_divSel</a> []</td></tr>
<tr class="memdesc:a4d81c8d16b81da66d823e49af8235f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 1764000 Hz. <br /></td></tr>
<tr class="separator:a4d81c8d16b81da66d823e49af8235f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8029296adffecc358369e78f6d166f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8029296adffecc358369e78f6d166f3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa8029296adffecc358369e78f6d166f3">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_2500000_muxSel</a> []</td></tr>
<tr class="memdesc:aa8029296adffecc358369e78f6d166f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:aa8029296adffecc358369e78f6d166f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0645b0a808c9435265e5f24153c72afa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0645b0a808c9435265e5f24153c72afa"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0645b0a808c9435265e5f24153c72afa">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_2500000_divSel</a> []</td></tr>
<tr class="memdesc:a0645b0a808c9435265e5f24153c72afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:a0645b0a808c9435265e5f24153c72afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7daab89a1f5b08e7a9317ad7765c605"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7daab89a1f5b08e7a9317ad7765c605"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af7daab89a1f5b08e7a9317ad7765c605">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_1250000_muxSel</a> []</td></tr>
<tr class="memdesc:af7daab89a1f5b08e7a9317ad7765c605"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 1250000 Hz. <br /></td></tr>
<tr class="separator:af7daab89a1f5b08e7a9317ad7765c605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa334ee5d218d6986ddd04ae072a243b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa334ee5d218d6986ddd04ae072a243b2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa334ee5d218d6986ddd04ae072a243b2">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_1250000_divSel</a> []</td></tr>
<tr class="memdesc:aa334ee5d218d6986ddd04ae072a243b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 1250000 Hz. <br /></td></tr>
<tr class="separator:aa334ee5d218d6986ddd04ae072a243b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad18a28ced5eb6316328dc9b2890f7c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad18a28ced5eb6316328dc9b2890f7c4"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aad18a28ced5eb6316328dc9b2890f7c4">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_625000_muxSel</a> []</td></tr>
<tr class="memdesc:aad18a28ced5eb6316328dc9b2890f7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 625000 Hz. <br /></td></tr>
<tr class="separator:aad18a28ced5eb6316328dc9b2890f7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38ceae41c77e30fc85e2fda07cca5ec1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38ceae41c77e30fc85e2fda07cca5ec1"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a38ceae41c77e30fc85e2fda07cca5ec1">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_625000_divSel</a> []</td></tr>
<tr class="memdesc:a38ceae41c77e30fc85e2fda07cca5ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 625000 Hz. <br /></td></tr>
<tr class="separator:a38ceae41c77e30fc85e2fda07cca5ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760e4011bd459473b6946ecd6659b382"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a760e4011bd459473b6946ecd6659b382"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a760e4011bd459473b6946ecd6659b382">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_7056000_muxSel</a> []</td></tr>
<tr class="memdesc:a760e4011bd459473b6946ecd6659b382"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 7056000 Hz. <br /></td></tr>
<tr class="separator:a760e4011bd459473b6946ecd6659b382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383fa55982c17d8276d5dc75f93d5a4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a383fa55982c17d8276d5dc75f93d5a4b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a383fa55982c17d8276d5dc75f93d5a4b">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_7056000_divSel</a> []</td></tr>
<tr class="memdesc:a383fa55982c17d8276d5dc75f93d5a4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 7056000 Hz. <br /></td></tr>
<tr class="separator:a383fa55982c17d8276d5dc75f93d5a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823ec602ad3ad35575f3220d5877adee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a823ec602ad3ad35575f3220d5877adee"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a823ec602ad3ad35575f3220d5877adee">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_3528000_muxSel</a> []</td></tr>
<tr class="memdesc:a823ec602ad3ad35575f3220d5877adee"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 3528000 Hz. <br /></td></tr>
<tr class="separator:a823ec602ad3ad35575f3220d5877adee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4a9271ca7f45ca6ad56a5867f37d56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d4a9271ca7f45ca6ad56a5867f37d56"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1d4a9271ca7f45ca6ad56a5867f37d56">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_3528000_divSel</a> []</td></tr>
<tr class="memdesc:a1d4a9271ca7f45ca6ad56a5867f37d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 3528000 Hz. <br /></td></tr>
<tr class="separator:a1d4a9271ca7f45ca6ad56a5867f37d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422385981a3f801a00aa70c57dbcfa9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a422385981a3f801a00aa70c57dbcfa9c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a422385981a3f801a00aa70c57dbcfa9c">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_1764000_muxSel</a> []</td></tr>
<tr class="memdesc:a422385981a3f801a00aa70c57dbcfa9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 1764000 Hz. <br /></td></tr>
<tr class="separator:a422385981a3f801a00aa70c57dbcfa9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b3f3eb75b53f043863f785202dcfea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31b3f3eb75b53f043863f785202dcfea"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a31b3f3eb75b53f043863f785202dcfea">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_1764000_divSel</a> []</td></tr>
<tr class="memdesc:a31b3f3eb75b53f043863f785202dcfea"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 1764000 Hz. <br /></td></tr>
<tr class="separator:a31b3f3eb75b53f043863f785202dcfea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040bb6040fd1f2af405b3af354a05bc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a040bb6040fd1f2af405b3af354a05bc2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a040bb6040fd1f2af405b3af354a05bc2">PMHAL_PRCM_CLK_L3INSTR_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a040bb6040fd1f2af405b3af354a05bc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a040bb6040fd1f2af405b3af354a05bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0ae2f9fff882da3b0d717e1c961799"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d0ae2f9fff882da3b0d717e1c961799"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1d0ae2f9fff882da3b0d717e1c961799">PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a1d0ae2f9fff882da3b0d717e1c961799"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a1d0ae2f9fff882da3b0d717e1c961799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60823899821ff77b7220b54dc137c74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa60823899821ff77b7220b54dc137c74"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa60823899821ff77b7220b54dc137c74">PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:aa60823899821ff77b7220b54dc137c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:aa60823899821ff77b7220b54dc137c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ec3b817294d32067dc93220e75525d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34ec3b817294d32067dc93220e75525d"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a34ec3b817294d32067dc93220e75525d">PMHAL_PRCM_CLK_L4CFG_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a34ec3b817294d32067dc93220e75525d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4CFG_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a34ec3b817294d32067dc93220e75525d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3452d6fff31b3dde1caec27938eaf1d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3452d6fff31b3dde1caec27938eaf1d5"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3452d6fff31b3dde1caec27938eaf1d5">PMHAL_PRCM_CLK_L4CFG_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:a3452d6fff31b3dde1caec27938eaf1d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4CFG_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a3452d6fff31b3dde1caec27938eaf1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253893c6e01d2b62187ab0b0b2bc58b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a253893c6e01d2b62187ab0b0b2bc58b4"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a253893c6e01d2b62187ab0b0b2bc58b4">PMHAL_PRCM_CLK_L4PER_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a253893c6e01d2b62187ab0b0b2bc58b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4PER_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a253893c6e01d2b62187ab0b0b2bc58b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e4016b1feb90d8c7347adc6a3b29b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4e4016b1feb90d8c7347adc6a3b29b1"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa4e4016b1feb90d8c7347adc6a3b29b1">PMHAL_PRCM_CLK_L4PER_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:aa4e4016b1feb90d8c7347adc6a3b29b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4PER_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:aa4e4016b1feb90d8c7347adc6a3b29b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bed4283e5ec9d5cec25b82bb674e09f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bed4283e5ec9d5cec25b82bb674e09f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5bed4283e5ec9d5cec25b82bb674e09f">PMHAL_PRCM_CLK_TIMER10_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a5bed4283e5ec9d5cec25b82bb674e09f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER10_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a5bed4283e5ec9d5cec25b82bb674e09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139ae5fd238a60c70d37bc9bb6a738c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a139ae5fd238a60c70d37bc9bb6a738c0"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a139ae5fd238a60c70d37bc9bb6a738c0">PMHAL_PRCM_CLK_TIMER10_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a139ae5fd238a60c70d37bc9bb6a738c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER10_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a139ae5fd238a60c70d37bc9bb6a738c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af998bbdae7a0b632fcb44e770c4997bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af998bbdae7a0b632fcb44e770c4997bb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af998bbdae7a0b632fcb44e770c4997bb">PMHAL_PRCM_CLK_TIMER10_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:af998bbdae7a0b632fcb44e770c4997bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER10_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:af998bbdae7a0b632fcb44e770c4997bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0de6d8dab53f7069c738a103e0ac5fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0de6d8dab53f7069c738a103e0ac5fa"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac0de6d8dab53f7069c738a103e0ac5fa">PMHAL_PRCM_CLK_TIMER10_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:ac0de6d8dab53f7069c738a103e0ac5fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER10_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:ac0de6d8dab53f7069c738a103e0ac5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69cfc849461205c2c136959b08a4b7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae69cfc849461205c2c136959b08a4b7d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae69cfc849461205c2c136959b08a4b7d">PMHAL_PRCM_CLK_TIMER10_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ae69cfc849461205c2c136959b08a4b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER10_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ae69cfc849461205c2c136959b08a4b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad39dfd6062c23e4db8237c8d57a8e9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad39dfd6062c23e4db8237c8d57a8e9c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aad39dfd6062c23e4db8237c8d57a8e9c">PMHAL_PRCM_CLK_TIMER10_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:aad39dfd6062c23e4db8237c8d57a8e9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER10_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:aad39dfd6062c23e4db8237c8d57a8e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fc9b7cff425655b735bd2bce0df5c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4fc9b7cff425655b735bd2bce0df5c4"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad4fc9b7cff425655b735bd2bce0df5c4">PMHAL_PRCM_CLK_TIMER10_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:ad4fc9b7cff425655b735bd2bce0df5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER10_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ad4fc9b7cff425655b735bd2bce0df5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f2e221e0f6401a2702e2a9d0ce8a61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8f2e221e0f6401a2702e2a9d0ce8a61"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac8f2e221e0f6401a2702e2a9d0ce8a61">PMHAL_PRCM_CLK_TIMER10_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:ac8f2e221e0f6401a2702e2a9d0ce8a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER10_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ac8f2e221e0f6401a2702e2a9d0ce8a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eacaecf7afde4cd28e40c1be05be2a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3eacaecf7afde4cd28e40c1be05be2a2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3eacaecf7afde4cd28e40c1be05be2a2">PMHAL_PRCM_CLK_TIMER11_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a3eacaecf7afde4cd28e40c1be05be2a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER11_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a3eacaecf7afde4cd28e40c1be05be2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dab460641df4732c5a6ccc895766920"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dab460641df4732c5a6ccc895766920"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7dab460641df4732c5a6ccc895766920">PMHAL_PRCM_CLK_TIMER11_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a7dab460641df4732c5a6ccc895766920"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER11_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a7dab460641df4732c5a6ccc895766920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c8ba1990cea07d14fe403d5e0a790c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85c8ba1990cea07d14fe403d5e0a790c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a85c8ba1990cea07d14fe403d5e0a790c">PMHAL_PRCM_CLK_TIMER11_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a85c8ba1990cea07d14fe403d5e0a790c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER11_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a85c8ba1990cea07d14fe403d5e0a790c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b6e28e8fa9e649989f8e496a9e977a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45b6e28e8fa9e649989f8e496a9e977a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a45b6e28e8fa9e649989f8e496a9e977a">PMHAL_PRCM_CLK_TIMER11_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a45b6e28e8fa9e649989f8e496a9e977a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER11_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a45b6e28e8fa9e649989f8e496a9e977a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac2392feacbd132579bdb944c59160fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac2392feacbd132579bdb944c59160fe"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aac2392feacbd132579bdb944c59160fe">PMHAL_PRCM_CLK_TIMER11_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:aac2392feacbd132579bdb944c59160fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER11_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:aac2392feacbd132579bdb944c59160fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba59b186f76fc75a3836644480a8dbcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba59b186f76fc75a3836644480a8dbcc"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aba59b186f76fc75a3836644480a8dbcc">PMHAL_PRCM_CLK_TIMER11_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:aba59b186f76fc75a3836644480a8dbcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER11_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:aba59b186f76fc75a3836644480a8dbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a215050eaebfe4a949fcae0e41199637c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a215050eaebfe4a949fcae0e41199637c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a215050eaebfe4a949fcae0e41199637c">PMHAL_PRCM_CLK_TIMER11_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:a215050eaebfe4a949fcae0e41199637c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER11_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a215050eaebfe4a949fcae0e41199637c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186e479f5cef22c6ce63809c9d1c406c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a186e479f5cef22c6ce63809c9d1c406c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a186e479f5cef22c6ce63809c9d1c406c">PMHAL_PRCM_CLK_TIMER11_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a186e479f5cef22c6ce63809c9d1c406c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER11_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a186e479f5cef22c6ce63809c9d1c406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe1a2c62637685aa0b2318a673f1deb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fe1a2c62637685aa0b2318a673f1deb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2fe1a2c62637685aa0b2318a673f1deb">PMHAL_PRCM_CLK_TIMER2_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a2fe1a2c62637685aa0b2318a673f1deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a2fe1a2c62637685aa0b2318a673f1deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321155426a7bd537fc041b8045763933"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a321155426a7bd537fc041b8045763933"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a321155426a7bd537fc041b8045763933">PMHAL_PRCM_CLK_TIMER2_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a321155426a7bd537fc041b8045763933"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a321155426a7bd537fc041b8045763933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc33c239599ef977a71a4c51629d29ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc33c239599ef977a71a4c51629d29ad"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abc33c239599ef977a71a4c51629d29ad">PMHAL_PRCM_CLK_TIMER2_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:abc33c239599ef977a71a4c51629d29ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:abc33c239599ef977a71a4c51629d29ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf4116ea4a33ad216c8647360c83412"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbf4116ea4a33ad216c8647360c83412"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afbf4116ea4a33ad216c8647360c83412">PMHAL_PRCM_CLK_TIMER2_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:afbf4116ea4a33ad216c8647360c83412"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:afbf4116ea4a33ad216c8647360c83412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f93694c60124db3fc6f95017e09022"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1f93694c60124db3fc6f95017e09022"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af1f93694c60124db3fc6f95017e09022">PMHAL_PRCM_CLK_TIMER2_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:af1f93694c60124db3fc6f95017e09022"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:af1f93694c60124db3fc6f95017e09022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c752e91b0d3d12b50b012103ff153eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c752e91b0d3d12b50b012103ff153eb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1c752e91b0d3d12b50b012103ff153eb">PMHAL_PRCM_CLK_TIMER2_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a1c752e91b0d3d12b50b012103ff153eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a1c752e91b0d3d12b50b012103ff153eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cac1de44c59ae4f22d0d4e49c160e66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cac1de44c59ae4f22d0d4e49c160e66"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7cac1de44c59ae4f22d0d4e49c160e66">PMHAL_PRCM_CLK_TIMER2_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:a7cac1de44c59ae4f22d0d4e49c160e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a7cac1de44c59ae4f22d0d4e49c160e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3428ab297646aae1f80f379a5fc14112"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3428ab297646aae1f80f379a5fc14112"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3428ab297646aae1f80f379a5fc14112">PMHAL_PRCM_CLK_TIMER2_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a3428ab297646aae1f80f379a5fc14112"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a3428ab297646aae1f80f379a5fc14112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579318e12474dbeb97025d3e2932d0c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a579318e12474dbeb97025d3e2932d0c9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a579318e12474dbeb97025d3e2932d0c9">PMHAL_PRCM_CLK_TIMER3_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a579318e12474dbeb97025d3e2932d0c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a579318e12474dbeb97025d3e2932d0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62618a35046b7f207f0ca94a8e3fe147"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62618a35046b7f207f0ca94a8e3fe147"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a62618a35046b7f207f0ca94a8e3fe147">PMHAL_PRCM_CLK_TIMER3_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a62618a35046b7f207f0ca94a8e3fe147"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a62618a35046b7f207f0ca94a8e3fe147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404cbfb883e6ccff068327aa19940da0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a404cbfb883e6ccff068327aa19940da0"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a404cbfb883e6ccff068327aa19940da0">PMHAL_PRCM_CLK_TIMER3_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a404cbfb883e6ccff068327aa19940da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a404cbfb883e6ccff068327aa19940da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159eb8b041cc70be478ac78fb9b1eb90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a159eb8b041cc70be478ac78fb9b1eb90"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a159eb8b041cc70be478ac78fb9b1eb90">PMHAL_PRCM_CLK_TIMER3_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a159eb8b041cc70be478ac78fb9b1eb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a159eb8b041cc70be478ac78fb9b1eb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4bb0c125217837f7c0cb405edebc25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b4bb0c125217837f7c0cb405edebc25"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5b4bb0c125217837f7c0cb405edebc25">PMHAL_PRCM_CLK_TIMER3_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a5b4bb0c125217837f7c0cb405edebc25"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a5b4bb0c125217837f7c0cb405edebc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4eb608dc55fccb5b18ff4683a8a52d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a4eb608dc55fccb5b18ff4683a8a52d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4a4eb608dc55fccb5b18ff4683a8a52d">PMHAL_PRCM_CLK_TIMER3_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a4a4eb608dc55fccb5b18ff4683a8a52d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a4a4eb608dc55fccb5b18ff4683a8a52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab993a4fe5af5d74052f7257d414f1872"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab993a4fe5af5d74052f7257d414f1872"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab993a4fe5af5d74052f7257d414f1872">PMHAL_PRCM_CLK_TIMER3_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:ab993a4fe5af5d74052f7257d414f1872"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ab993a4fe5af5d74052f7257d414f1872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc53fe366e616e87a8e903536383c7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfc53fe366e616e87a8e903536383c7d"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abfc53fe366e616e87a8e903536383c7d">PMHAL_PRCM_CLK_TIMER3_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:abfc53fe366e616e87a8e903536383c7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:abfc53fe366e616e87a8e903536383c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b37c695969a6754de920811b177e86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53b37c695969a6754de920811b177e86"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a53b37c695969a6754de920811b177e86">PMHAL_PRCM_CLK_TIMER4_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a53b37c695969a6754de920811b177e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a53b37c695969a6754de920811b177e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987c5466bb297acd9a63b31faa353119"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a987c5466bb297acd9a63b31faa353119"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a987c5466bb297acd9a63b31faa353119">PMHAL_PRCM_CLK_TIMER4_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a987c5466bb297acd9a63b31faa353119"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a987c5466bb297acd9a63b31faa353119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab835a4aa59058b7da80fd6af859ebadd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab835a4aa59058b7da80fd6af859ebadd"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab835a4aa59058b7da80fd6af859ebadd">PMHAL_PRCM_CLK_TIMER4_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:ab835a4aa59058b7da80fd6af859ebadd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:ab835a4aa59058b7da80fd6af859ebadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234e06983062d1f0422cf2a003b8ba59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a234e06983062d1f0422cf2a003b8ba59"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a234e06983062d1f0422cf2a003b8ba59">PMHAL_PRCM_CLK_TIMER4_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a234e06983062d1f0422cf2a003b8ba59"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a234e06983062d1f0422cf2a003b8ba59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af80877d5583a04aeadce5ebafc3253"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2af80877d5583a04aeadce5ebafc3253"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2af80877d5583a04aeadce5ebafc3253">PMHAL_PRCM_CLK_TIMER4_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a2af80877d5583a04aeadce5ebafc3253"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a2af80877d5583a04aeadce5ebafc3253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ca5d43bf4c5f7edccf702fd2901651"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7ca5d43bf4c5f7edccf702fd2901651"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab7ca5d43bf4c5f7edccf702fd2901651">PMHAL_PRCM_CLK_TIMER4_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:ab7ca5d43bf4c5f7edccf702fd2901651"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:ab7ca5d43bf4c5f7edccf702fd2901651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf2b091904a2051fa7a02e68866169c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cf2b091904a2051fa7a02e68866169c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2cf2b091904a2051fa7a02e68866169c">PMHAL_PRCM_CLK_TIMER4_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:a2cf2b091904a2051fa7a02e68866169c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a2cf2b091904a2051fa7a02e68866169c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf99a4e25fb0ad628247ebefbf60701f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf99a4e25fb0ad628247ebefbf60701f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acf99a4e25fb0ad628247ebefbf60701f">PMHAL_PRCM_CLK_TIMER4_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:acf99a4e25fb0ad628247ebefbf60701f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:acf99a4e25fb0ad628247ebefbf60701f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259884e5631e1f79eac551813b48c8f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a259884e5631e1f79eac551813b48c8f1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a259884e5631e1f79eac551813b48c8f1">PMHAL_PRCM_CLK_TIMER9_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a259884e5631e1f79eac551813b48c8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER9_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a259884e5631e1f79eac551813b48c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d86eda099532776a8815190cdff16a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37d86eda099532776a8815190cdff16a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a37d86eda099532776a8815190cdff16a">PMHAL_PRCM_CLK_TIMER9_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a37d86eda099532776a8815190cdff16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER9_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a37d86eda099532776a8815190cdff16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf4af01578059be06508687721135a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bf4af01578059be06508687721135a9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9bf4af01578059be06508687721135a9">PMHAL_PRCM_CLK_TIMER9_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a9bf4af01578059be06508687721135a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER9_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a9bf4af01578059be06508687721135a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0edef53cb44c10d09a654f7790b828a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0edef53cb44c10d09a654f7790b828a8"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0edef53cb44c10d09a654f7790b828a8">PMHAL_PRCM_CLK_TIMER9_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a0edef53cb44c10d09a654f7790b828a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER9_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a0edef53cb44c10d09a654f7790b828a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf9dcaa5f6603afd0ae816dbf4dbb054"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf9dcaa5f6603afd0ae816dbf4dbb054"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aaf9dcaa5f6603afd0ae816dbf4dbb054">PMHAL_PRCM_CLK_TIMER9_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:aaf9dcaa5f6603afd0ae816dbf4dbb054"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER9_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:aaf9dcaa5f6603afd0ae816dbf4dbb054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50581b6e6c5150d5b72b97b94f2b0337"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50581b6e6c5150d5b72b97b94f2b0337"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a50581b6e6c5150d5b72b97b94f2b0337">PMHAL_PRCM_CLK_TIMER9_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a50581b6e6c5150d5b72b97b94f2b0337"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER9_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a50581b6e6c5150d5b72b97b94f2b0337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65013048a9f5589236f638e4580e734"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab65013048a9f5589236f638e4580e734"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab65013048a9f5589236f638e4580e734">PMHAL_PRCM_CLK_TIMER9_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:ab65013048a9f5589236f638e4580e734"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER9_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ab65013048a9f5589236f638e4580e734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4d719fc73a66d8076b77ff5a41c12d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f4d719fc73a66d8076b77ff5a41c12d"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2f4d719fc73a66d8076b77ff5a41c12d">PMHAL_PRCM_CLK_TIMER9_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a2f4d719fc73a66d8076b77ff5a41c12d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER9_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a2f4d719fc73a66d8076b77ff5a41c12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa37310c87be711fef95b45d79e93c751"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa37310c87be711fef95b45d79e93c751"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa37310c87be711fef95b45d79e93c751">PMHAL_PRCM_CLK_UART1_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:aa37310c87be711fef95b45d79e93c751"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART1_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:aa37310c87be711fef95b45d79e93c751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afabd83de6791b3954a245b27575b12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1afabd83de6791b3954a245b27575b12"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1afabd83de6791b3954a245b27575b12">PMHAL_PRCM_CLK_UART1_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a1afabd83de6791b3954a245b27575b12"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART1_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a1afabd83de6791b3954a245b27575b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9de474c29c17cf91c479dba583151f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b9de474c29c17cf91c479dba583151f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7b9de474c29c17cf91c479dba583151f">PMHAL_PRCM_CLK_UART2_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a7b9de474c29c17cf91c479dba583151f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART2_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a7b9de474c29c17cf91c479dba583151f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363a67eb8942c06ac4610982fdc0fbc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a363a67eb8942c06ac4610982fdc0fbc3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a363a67eb8942c06ac4610982fdc0fbc3">PMHAL_PRCM_CLK_UART2_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a363a67eb8942c06ac4610982fdc0fbc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART2_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a363a67eb8942c06ac4610982fdc0fbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a34f29be58afb7ef7bbc87838479f64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a34f29be58afb7ef7bbc87838479f64"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5a34f29be58afb7ef7bbc87838479f64">PMHAL_PRCM_CLK_UART3_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a5a34f29be58afb7ef7bbc87838479f64"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART3_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a5a34f29be58afb7ef7bbc87838479f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae44d1bc829a6319431640fb05a2761d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae44d1bc829a6319431640fb05a2761d5"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae44d1bc829a6319431640fb05a2761d5">PMHAL_PRCM_CLK_UART3_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae44d1bc829a6319431640fb05a2761d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART3_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:ae44d1bc829a6319431640fb05a2761d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d301db4114c8864c9d61d07825e90b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9d301db4114c8864c9d61d07825e90b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab9d301db4114c8864c9d61d07825e90b">PMHAL_PRCM_CLK_UART4_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:ab9d301db4114c8864c9d61d07825e90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART4_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:ab9d301db4114c8864c9d61d07825e90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b283ad1e6ba9d1e46b8fe15ffc5f4cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b283ad1e6ba9d1e46b8fe15ffc5f4cb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9b283ad1e6ba9d1e46b8fe15ffc5f4cb">PMHAL_PRCM_CLK_UART4_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a9b283ad1e6ba9d1e46b8fe15ffc5f4cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART4_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a9b283ad1e6ba9d1e46b8fe15ffc5f4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae208faa2604b8f63da5e790d05d40b90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae208faa2604b8f63da5e790d05d40b90"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae208faa2604b8f63da5e790d05d40b90">PMHAL_PRCM_CLK_UART5_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae208faa2604b8f63da5e790d05d40b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART5_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:ae208faa2604b8f63da5e790d05d40b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68143823ab94cc16e5d7aeba0a69206"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad68143823ab94cc16e5d7aeba0a69206"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad68143823ab94cc16e5d7aeba0a69206">PMHAL_PRCM_CLK_UART5_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad68143823ab94cc16e5d7aeba0a69206"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART5_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:ad68143823ab94cc16e5d7aeba0a69206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535744d5414b91ab4786e2a4c3570b1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a535744d5414b91ab4786e2a4c3570b1a"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a535744d5414b91ab4786e2a4c3570b1a">PMHAL_PRCM_CLK_GPIO_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a535744d5414b91ab4786e2a4c3570b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GPIO_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a535744d5414b91ab4786e2a4c3570b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf3816155d62187a74bcfeb5da3ec75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cf3816155d62187a74bcfeb5da3ec75"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5cf3816155d62187a74bcfeb5da3ec75">PMHAL_PRCM_CLK_L4PER_32K_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a5cf3816155d62187a74bcfeb5da3ec75"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L4PER_32K_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a5cf3816155d62187a74bcfeb5da3ec75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf6bfac34a7ecea435f92f5915da163"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cf6bfac34a7ecea435f92f5915da163"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5cf6bfac34a7ecea435f92f5915da163">PMHAL_PRCM_CLK_MMC3_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a5cf6bfac34a7ecea435f92f5915da163"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC3_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a5cf6bfac34a7ecea435f92f5915da163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a971f27e2df24c88733fc94185bc03d4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a971f27e2df24c88733fc94185bc03d4b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a971f27e2df24c88733fc94185bc03d4b">PMHAL_PRCM_CLK_MMC3_GFCLK_192000000_divSel</a> []</td></tr>
<tr class="memdesc:a971f27e2df24c88733fc94185bc03d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC3_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a971f27e2df24c88733fc94185bc03d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae355418b1377a7fb98af200557e0cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acae355418b1377a7fb98af200557e0cb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acae355418b1377a7fb98af200557e0cb">PMHAL_PRCM_CLK_MMC3_GFCLK_96000000_muxSel</a> []</td></tr>
<tr class="memdesc:acae355418b1377a7fb98af200557e0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC3_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:acae355418b1377a7fb98af200557e0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6881a13024518c1c0767645485b1d15b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6881a13024518c1c0767645485b1d15b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6881a13024518c1c0767645485b1d15b">PMHAL_PRCM_CLK_MMC3_GFCLK_96000000_divSel</a> []</td></tr>
<tr class="memdesc:a6881a13024518c1c0767645485b1d15b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC3_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:a6881a13024518c1c0767645485b1d15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61a535046aaead1d1d0b7034b5d8a54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab61a535046aaead1d1d0b7034b5d8a54"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab61a535046aaead1d1d0b7034b5d8a54">PMHAL_PRCM_CLK_MMC3_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:ab61a535046aaead1d1d0b7034b5d8a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC3_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:ab61a535046aaead1d1d0b7034b5d8a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b31bf49b388ae15129f8894232c20c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b31bf49b388ae15129f8894232c20c9"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0b31bf49b388ae15129f8894232c20c9">PMHAL_PRCM_CLK_MMC3_GFCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:a0b31bf49b388ae15129f8894232c20c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC3_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a0b31bf49b388ae15129f8894232c20c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7ce66d2c95cf9b2a94e870ffa8f345"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e7ce66d2c95cf9b2a94e870ffa8f345"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9e7ce66d2c95cf9b2a94e870ffa8f345">PMHAL_PRCM_CLK_MMC3_GFCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a9e7ce66d2c95cf9b2a94e870ffa8f345"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC3_GFCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a9e7ce66d2c95cf9b2a94e870ffa8f345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac760631a8ac3d5bc500e6e1a0da1023c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac760631a8ac3d5bc500e6e1a0da1023c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac760631a8ac3d5bc500e6e1a0da1023c">PMHAL_PRCM_CLK_MMC3_GFCLK_24000000_divSel</a> []</td></tr>
<tr class="memdesc:ac760631a8ac3d5bc500e6e1a0da1023c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC3_GFCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:ac760631a8ac3d5bc500e6e1a0da1023c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff5c4c2eb626890e572a43fd19278cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaff5c4c2eb626890e572a43fd19278cd"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aaff5c4c2eb626890e572a43fd19278cd">PMHAL_PRCM_CLK_MMC3_GFCLK_12000000_muxSel</a> []</td></tr>
<tr class="memdesc:aaff5c4c2eb626890e572a43fd19278cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC3_GFCLK run at 12000000 Hz. <br /></td></tr>
<tr class="separator:aaff5c4c2eb626890e572a43fd19278cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca6524e5e7382aebfe11e7b28f7c440"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abca6524e5e7382aebfe11e7b28f7c440"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abca6524e5e7382aebfe11e7b28f7c440">PMHAL_PRCM_CLK_MMC3_GFCLK_12000000_divSel</a> []</td></tr>
<tr class="memdesc:abca6524e5e7382aebfe11e7b28f7c440"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC3_GFCLK run at 12000000 Hz. <br /></td></tr>
<tr class="separator:abca6524e5e7382aebfe11e7b28f7c440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351cf6c693701ed32613fdb729abf671"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a351cf6c693701ed32613fdb729abf671"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a351cf6c693701ed32613fdb729abf671">PMHAL_PRCM_CLK_MMC4_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a351cf6c693701ed32613fdb729abf671"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a351cf6c693701ed32613fdb729abf671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6247e4d39c11da9ebdd0f7c7600aaf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d6247e4d39c11da9ebdd0f7c7600aaf"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2d6247e4d39c11da9ebdd0f7c7600aaf">PMHAL_PRCM_CLK_MMC4_GFCLK_192000000_divSel</a> []</td></tr>
<tr class="memdesc:a2d6247e4d39c11da9ebdd0f7c7600aaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a2d6247e4d39c11da9ebdd0f7c7600aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0df3afae3bfb4423479a87b6c51ca3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade0df3afae3bfb4423479a87b6c51ca3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ade0df3afae3bfb4423479a87b6c51ca3">PMHAL_PRCM_CLK_MMC4_GFCLK_96000000_muxSel</a> []</td></tr>
<tr class="memdesc:ade0df3afae3bfb4423479a87b6c51ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:ade0df3afae3bfb4423479a87b6c51ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaf764845eff17e3826f55adc121166"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1aaf764845eff17e3826f55adc121166"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1aaf764845eff17e3826f55adc121166">PMHAL_PRCM_CLK_MMC4_GFCLK_96000000_divSel</a> []</td></tr>
<tr class="memdesc:a1aaf764845eff17e3826f55adc121166"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:a1aaf764845eff17e3826f55adc121166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ce9a709aaa6ef65f8c76953f2df472"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6ce9a709aaa6ef65f8c76953f2df472"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae6ce9a709aaa6ef65f8c76953f2df472">PMHAL_PRCM_CLK_MMC4_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae6ce9a709aaa6ef65f8c76953f2df472"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:ae6ce9a709aaa6ef65f8c76953f2df472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3175626a363000c1380fc08f99b96a16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3175626a363000c1380fc08f99b96a16"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3175626a363000c1380fc08f99b96a16">PMHAL_PRCM_CLK_MMC4_GFCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:a3175626a363000c1380fc08f99b96a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a3175626a363000c1380fc08f99b96a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a18ffafba0480c6397c9a18d815bd49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a18ffafba0480c6397c9a18d815bd49"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6a18ffafba0480c6397c9a18d815bd49">PMHAL_PRCM_CLK_MMC4_GFCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6a18ffafba0480c6397c9a18d815bd49"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a6a18ffafba0480c6397c9a18d815bd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e701a720cee83d78d17d225760df94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81e701a720cee83d78d17d225760df94"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a81e701a720cee83d78d17d225760df94">PMHAL_PRCM_CLK_MMC4_GFCLK_24000000_divSel</a> []</td></tr>
<tr class="memdesc:a81e701a720cee83d78d17d225760df94"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a81e701a720cee83d78d17d225760df94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26e561d4dada3496e45e78b38a90a5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab26e561d4dada3496e45e78b38a90a5e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab26e561d4dada3496e45e78b38a90a5e">PMHAL_PRCM_CLK_MMC4_GFCLK_12000000_muxSel</a> []</td></tr>
<tr class="memdesc:ab26e561d4dada3496e45e78b38a90a5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 12000000 Hz. <br /></td></tr>
<tr class="separator:ab26e561d4dada3496e45e78b38a90a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6676c62b91ee858ca897b3fab6f8ebc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6676c62b91ee858ca897b3fab6f8ebc"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af6676c62b91ee858ca897b3fab6f8ebc">PMHAL_PRCM_CLK_MMC4_GFCLK_12000000_divSel</a> []</td></tr>
<tr class="memdesc:af6676c62b91ee858ca897b3fab6f8ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 12000000 Hz. <br /></td></tr>
<tr class="separator:af6676c62b91ee858ca897b3fab6f8ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4643a82271f056233edd68d4bdff21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c4643a82271f056233edd68d4bdff21"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1c4643a82271f056233edd68d4bdff21">PMHAL_PRCM_CLK_L4PER2_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a1c4643a82271f056233edd68d4bdff21"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4PER2_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a1c4643a82271f056233edd68d4bdff21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984789bd44d6da273a95cba59cc349ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a984789bd44d6da273a95cba59cc349ea"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a984789bd44d6da273a95cba59cc349ea">PMHAL_PRCM_CLK_UART7_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a984789bd44d6da273a95cba59cc349ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART7_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a984789bd44d6da273a95cba59cc349ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2026a10ee9d0651d940fa101732ed16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2026a10ee9d0651d940fa101732ed16"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae2026a10ee9d0651d940fa101732ed16">PMHAL_PRCM_CLK_UART7_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae2026a10ee9d0651d940fa101732ed16"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART7_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:ae2026a10ee9d0651d940fa101732ed16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71d92841404583c64a5811e1fe4110c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac71d92841404583c64a5811e1fe4110c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac71d92841404583c64a5811e1fe4110c">PMHAL_PRCM_CLK_UART8_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac71d92841404583c64a5811e1fe4110c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART8_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:ac71d92841404583c64a5811e1fe4110c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfaa5426e355698b78bdd5c1362c4613"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfaa5426e355698b78bdd5c1362c4613"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#adfaa5426e355698b78bdd5c1362c4613">PMHAL_PRCM_CLK_UART8_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:adfaa5426e355698b78bdd5c1362c4613"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART8_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:adfaa5426e355698b78bdd5c1362c4613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96632b58007db4057f8452ad599d8f30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96632b58007db4057f8452ad599d8f30"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a96632b58007db4057f8452ad599d8f30">PMHAL_PRCM_CLK_UART9_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a96632b58007db4057f8452ad599d8f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART9_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a96632b58007db4057f8452ad599d8f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca28d2b5c4737ab7ee3444e9d4e319a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca28d2b5c4737ab7ee3444e9d4e319a3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aca28d2b5c4737ab7ee3444e9d4e319a3">PMHAL_PRCM_CLK_UART9_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:aca28d2b5c4737ab7ee3444e9d4e319a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART9_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:aca28d2b5c4737ab7ee3444e9d4e319a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad36b2fb6e9b0fe14822f433e2d23ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ad36b2fb6e9b0fe14822f433e2d23ab"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8ad36b2fb6e9b0fe14822f433e2d23ab">PMHAL_PRCM_CLK_MCASP2_AHCLKX_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a8ad36b2fb6e9b0fe14822f433e2d23ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a8ad36b2fb6e9b0fe14822f433e2d23ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d488c4f0d8d7be5189767672510254"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08d488c4f0d8d7be5189767672510254"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a08d488c4f0d8d7be5189767672510254">PMHAL_PRCM_CLK_MCASP2_AHCLKX_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a08d488c4f0d8d7be5189767672510254"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a08d488c4f0d8d7be5189767672510254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c53a917176bb7c9145da7d13d6ea3ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c53a917176bb7c9145da7d13d6ea3ac"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9c53a917176bb7c9145da7d13d6ea3ac">PMHAL_PRCM_CLK_MCASP2_AHCLKX_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a9c53a917176bb7c9145da7d13d6ea3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a9c53a917176bb7c9145da7d13d6ea3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a79758c2445dac6a8e943b5438db4da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a79758c2445dac6a8e943b5438db4da"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3a79758c2445dac6a8e943b5438db4da">PMHAL_PRCM_CLK_MCASP2_AHCLKX_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a3a79758c2445dac6a8e943b5438db4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a3a79758c2445dac6a8e943b5438db4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ede63b40bdb7473579730d5090969d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04ede63b40bdb7473579730d5090969d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a04ede63b40bdb7473579730d5090969d">PMHAL_PRCM_CLK_MCASP2_AHCLKX_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a04ede63b40bdb7473579730d5090969d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a04ede63b40bdb7473579730d5090969d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c6a72db7e3820ed7be78a6570ac2ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74c6a72db7e3820ed7be78a6570ac2ce"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a74c6a72db7e3820ed7be78a6570ac2ce">PMHAL_PRCM_CLK_MCASP2_AHCLKX_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a74c6a72db7e3820ed7be78a6570ac2ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a74c6a72db7e3820ed7be78a6570ac2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1394e7b1fbdbe2db6ab039734fd4d3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1394e7b1fbdbe2db6ab039734fd4d3d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae1394e7b1fbdbe2db6ab039734fd4d3d">PMHAL_PRCM_CLK_MCASP2_AHCLKX_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae1394e7b1fbdbe2db6ab039734fd4d3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 24000000 Hz. <br /></td></tr>
<tr class="separator:ae1394e7b1fbdbe2db6ab039734fd4d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3136de698d196cb821ca75be20ae8f8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3136de698d196cb821ca75be20ae8f8f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3136de698d196cb821ca75be20ae8f8f">PMHAL_PRCM_CLK_MCASP2_AHCLKX_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a3136de698d196cb821ca75be20ae8f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a3136de698d196cb821ca75be20ae8f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d4661a8d8cd2d9763dcf66393ba5a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3d4661a8d8cd2d9763dcf66393ba5a9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac3d4661a8d8cd2d9763dcf66393ba5a9">PMHAL_PRCM_CLK_MCASP2_AHCLKR_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:ac3d4661a8d8cd2d9763dcf66393ba5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 56448000 Hz. <br /></td></tr>
<tr class="separator:ac3d4661a8d8cd2d9763dcf66393ba5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e455a555b96e3981e1ec77d4d7a0de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11e455a555b96e3981e1ec77d4d7a0de"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a11e455a555b96e3981e1ec77d4d7a0de">PMHAL_PRCM_CLK_MCASP2_AHCLKR_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a11e455a555b96e3981e1ec77d4d7a0de"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a11e455a555b96e3981e1ec77d4d7a0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761a52ca83a01fc2b521b058f0315880"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a761a52ca83a01fc2b521b058f0315880"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a761a52ca83a01fc2b521b058f0315880">PMHAL_PRCM_CLK_MCASP2_AHCLKR_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a761a52ca83a01fc2b521b058f0315880"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a761a52ca83a01fc2b521b058f0315880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb6e359430508781b0bdfdf4086a6a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cb6e359430508781b0bdfdf4086a6a8"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3cb6e359430508781b0bdfdf4086a6a8">PMHAL_PRCM_CLK_MCASP2_AHCLKR_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a3cb6e359430508781b0bdfdf4086a6a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a3cb6e359430508781b0bdfdf4086a6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5779e4e35a2ce51130643a9371a8eda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5779e4e35a2ce51130643a9371a8eda"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af5779e4e35a2ce51130643a9371a8eda">PMHAL_PRCM_CLK_MCASP2_AHCLKR_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:af5779e4e35a2ce51130643a9371a8eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 10000000 Hz. <br /></td></tr>
<tr class="separator:af5779e4e35a2ce51130643a9371a8eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fdd8aa86e1322e446bc95f68c1478a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fdd8aa86e1322e446bc95f68c1478a4"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9fdd8aa86e1322e446bc95f68c1478a4">PMHAL_PRCM_CLK_MCASP2_AHCLKR_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a9fdd8aa86e1322e446bc95f68c1478a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a9fdd8aa86e1322e446bc95f68c1478a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af487fc49902501e7a98b27b12799f802"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af487fc49902501e7a98b27b12799f802"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af487fc49902501e7a98b27b12799f802">PMHAL_PRCM_CLK_MCASP2_AHCLKR_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:af487fc49902501e7a98b27b12799f802"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 24000000 Hz. <br /></td></tr>
<tr class="separator:af487fc49902501e7a98b27b12799f802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c34f4201fb7638104a8cebd1c3ad9da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c34f4201fb7638104a8cebd1c3ad9da"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4c34f4201fb7638104a8cebd1c3ad9da">PMHAL_PRCM_CLK_MCASP2_AHCLKR_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a4c34f4201fb7638104a8cebd1c3ad9da"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a4c34f4201fb7638104a8cebd1c3ad9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf259fb12205e66c1de81f5b08b40d7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf259fb12205e66c1de81f5b08b40d7e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acf259fb12205e66c1de81f5b08b40d7e">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:acf259fb12205e66c1de81f5b08b40d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:acf259fb12205e66c1de81f5b08b40d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02cbf4325e8131aed594ff5ad90b95b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02cbf4325e8131aed594ff5ad90b95b2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a02cbf4325e8131aed594ff5ad90b95b2">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a02cbf4325e8131aed594ff5ad90b95b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a02cbf4325e8131aed594ff5ad90b95b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719cdb656a05d7984afd16c0edbdac85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a719cdb656a05d7984afd16c0edbdac85"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a719cdb656a05d7984afd16c0edbdac85">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_225792000_muxSel</a> []</td></tr>
<tr class="memdesc:a719cdb656a05d7984afd16c0edbdac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a719cdb656a05d7984afd16c0edbdac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7777c6265863c70cb24da020de7ec4da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7777c6265863c70cb24da020de7ec4da"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7777c6265863c70cb24da020de7ec4da">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_225792000_divSel</a> []</td></tr>
<tr class="memdesc:a7777c6265863c70cb24da020de7ec4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a7777c6265863c70cb24da020de7ec4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e9206fb781cffa8edd0a3d5d93c474"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1e9206fb781cffa8edd0a3d5d93c474"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab1e9206fb781cffa8edd0a3d5d93c474">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_112896000_muxSel</a> []</td></tr>
<tr class="memdesc:ab1e9206fb781cffa8edd0a3d5d93c474"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:ab1e9206fb781cffa8edd0a3d5d93c474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69db0e12ff31a6ace5c7c3ff226a512"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af69db0e12ff31a6ace5c7c3ff226a512"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af69db0e12ff31a6ace5c7c3ff226a512">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_112896000_divSel</a> []</td></tr>
<tr class="memdesc:af69db0e12ff31a6ace5c7c3ff226a512"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:af69db0e12ff31a6ace5c7c3ff226a512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b0978f501d077bdd86e479407e37c9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b0978f501d077bdd86e479407e37c9a"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3b0978f501d077bdd86e479407e37c9a">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a3b0978f501d077bdd86e479407e37c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a3b0978f501d077bdd86e479407e37c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c52c0131035d39dc5f878f8ff7689b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c52c0131035d39dc5f878f8ff7689b9"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6c52c0131035d39dc5f878f8ff7689b9">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a6c52c0131035d39dc5f878f8ff7689b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a6c52c0131035d39dc5f878f8ff7689b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfba51018665a1f4c1b800035765f5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2bfba51018665a1f4c1b800035765f5b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2bfba51018665a1f4c1b800035765f5b">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:a2bfba51018665a1f4c1b800035765f5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a2bfba51018665a1f4c1b800035765f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5a0af9b8255fcc6c212a6f6d76a073"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b5a0af9b8255fcc6c212a6f6d76a073"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0b5a0af9b8255fcc6c212a6f6d76a073">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:a0b5a0af9b8255fcc6c212a6f6d76a073"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a0b5a0af9b8255fcc6c212a6f6d76a073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbe7f50a0329545b9bbb820563b8716"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdbe7f50a0329545b9bbb820563b8716"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afdbe7f50a0329545b9bbb820563b8716">PMHAL_PRCM_CLK_MCASP3_AHCLKX_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:afdbe7f50a0329545b9bbb820563b8716"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:afdbe7f50a0329545b9bbb820563b8716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48d9b3e50cd85ebf446524fffd2438c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad48d9b3e50cd85ebf446524fffd2438c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad48d9b3e50cd85ebf446524fffd2438c">PMHAL_PRCM_CLK_MCASP3_AHCLKX_56448000_divSel</a> []</td></tr>
<tr class="memdesc:ad48d9b3e50cd85ebf446524fffd2438c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:ad48d9b3e50cd85ebf446524fffd2438c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8cb102e5ceeab42c02ac3d032fa1fb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8cb102e5ceeab42c02ac3d032fa1fb4"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa8cb102e5ceeab42c02ac3d032fa1fb4">PMHAL_PRCM_CLK_MCASP3_AHCLKX_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:aa8cb102e5ceeab42c02ac3d032fa1fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:aa8cb102e5ceeab42c02ac3d032fa1fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046e1cd4510248990b6cc7f3bcca981a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a046e1cd4510248990b6cc7f3bcca981a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a046e1cd4510248990b6cc7f3bcca981a">PMHAL_PRCM_CLK_MCASP3_AHCLKX_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a046e1cd4510248990b6cc7f3bcca981a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a046e1cd4510248990b6cc7f3bcca981a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4219477a8197b8b7371960662cde6fd0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4219477a8197b8b7371960662cde6fd0"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4219477a8197b8b7371960662cde6fd0">PMHAL_PRCM_CLK_MCASP3_AHCLKX_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a4219477a8197b8b7371960662cde6fd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a4219477a8197b8b7371960662cde6fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76bda07b58eb0d8851ffe5db328d5eab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76bda07b58eb0d8851ffe5db328d5eab"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a76bda07b58eb0d8851ffe5db328d5eab">PMHAL_PRCM_CLK_MCASP3_AHCLKX_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a76bda07b58eb0d8851ffe5db328d5eab"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a76bda07b58eb0d8851ffe5db328d5eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8b9c7e93a709c3f28d5daa532c4167"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d8b9c7e93a709c3f28d5daa532c4167"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3d8b9c7e93a709c3f28d5daa532c4167">PMHAL_PRCM_CLK_MCASP3_AHCLKX_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a3d8b9c7e93a709c3f28d5daa532c4167"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a3d8b9c7e93a709c3f28d5daa532c4167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424103c26f67a3f365a0adfea67848ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a424103c26f67a3f365a0adfea67848ea"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a424103c26f67a3f365a0adfea67848ea">PMHAL_PRCM_CLK_MCASP3_AHCLKX_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a424103c26f67a3f365a0adfea67848ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a424103c26f67a3f365a0adfea67848ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c321253a952bd7ce0413c6cd0b98190"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c321253a952bd7ce0413c6cd0b98190"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3c321253a952bd7ce0413c6cd0b98190">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:a3c321253a952bd7ce0413c6cd0b98190"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a3c321253a952bd7ce0413c6cd0b98190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69153400ebc0a74ab99143265d078b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad69153400ebc0a74ab99143265d078b2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad69153400ebc0a74ab99143265d078b2">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:ad69153400ebc0a74ab99143265d078b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ad69153400ebc0a74ab99143265d078b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bc1e409fe7dba16b51a2887abed9c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02bc1e409fe7dba16b51a2887abed9c3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a02bc1e409fe7dba16b51a2887abed9c3">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_225792000_muxSel</a> []</td></tr>
<tr class="memdesc:a02bc1e409fe7dba16b51a2887abed9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a02bc1e409fe7dba16b51a2887abed9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ae3296c22cda565da5dd2be966c28a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2ae3296c22cda565da5dd2be966c28a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae2ae3296c22cda565da5dd2be966c28a">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_225792000_divSel</a> []</td></tr>
<tr class="memdesc:ae2ae3296c22cda565da5dd2be966c28a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:ae2ae3296c22cda565da5dd2be966c28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71417fa59440251fb32f8bcf9758c75e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71417fa59440251fb32f8bcf9758c75e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a71417fa59440251fb32f8bcf9758c75e">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_112896000_muxSel</a> []</td></tr>
<tr class="memdesc:a71417fa59440251fb32f8bcf9758c75e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a71417fa59440251fb32f8bcf9758c75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716c5bd7f52a5a87dc62622d014ead7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a716c5bd7f52a5a87dc62622d014ead7b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a716c5bd7f52a5a87dc62622d014ead7b">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_112896000_divSel</a> []</td></tr>
<tr class="memdesc:a716c5bd7f52a5a87dc62622d014ead7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a716c5bd7f52a5a87dc62622d014ead7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9d864e46b9ea06bed56113379b0430"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a9d864e46b9ea06bed56113379b0430"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9a9d864e46b9ea06bed56113379b0430">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a9a9d864e46b9ea06bed56113379b0430"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a9a9d864e46b9ea06bed56113379b0430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40178543aff79e1ad4dc1b2a52f1c68d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40178543aff79e1ad4dc1b2a52f1c68d"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a40178543aff79e1ad4dc1b2a52f1c68d">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a40178543aff79e1ad4dc1b2a52f1c68d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a40178543aff79e1ad4dc1b2a52f1c68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411ff310cdda05aa475eff19b5905c07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a411ff310cdda05aa475eff19b5905c07"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a411ff310cdda05aa475eff19b5905c07">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:a411ff310cdda05aa475eff19b5905c07"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a411ff310cdda05aa475eff19b5905c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab229d0894773e267f3712330df3547a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab229d0894773e267f3712330df3547a0"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab229d0894773e267f3712330df3547a0">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:ab229d0894773e267f3712330df3547a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:ab229d0894773e267f3712330df3547a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0abe24a1da2613ec6c9858fb6f2153"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a0abe24a1da2613ec6c9858fb6f2153"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4a0abe24a1da2613ec6c9858fb6f2153">PMHAL_PRCM_CLK_MCASP4_AHCLKX_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a4a0abe24a1da2613ec6c9858fb6f2153"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP4_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a4a0abe24a1da2613ec6c9858fb6f2153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886de2b10ca654411e5129fe6d22c8d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a886de2b10ca654411e5129fe6d22c8d4"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a886de2b10ca654411e5129fe6d22c8d4">PMHAL_PRCM_CLK_MCASP4_AHCLKX_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a886de2b10ca654411e5129fe6d22c8d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP4_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a886de2b10ca654411e5129fe6d22c8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e12a55ad218b5bbe5caa0018b61828"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56e12a55ad218b5bbe5caa0018b61828"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a56e12a55ad218b5bbe5caa0018b61828">PMHAL_PRCM_CLK_MCASP4_AHCLKX_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a56e12a55ad218b5bbe5caa0018b61828"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP4_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a56e12a55ad218b5bbe5caa0018b61828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd71f01828f27d35fe0391824e00e02c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd71f01828f27d35fe0391824e00e02c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afd71f01828f27d35fe0391824e00e02c">PMHAL_PRCM_CLK_MCASP4_AHCLKX_20000000_divSel</a> []</td></tr>
<tr class="memdesc:afd71f01828f27d35fe0391824e00e02c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP4_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:afd71f01828f27d35fe0391824e00e02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4765be4e2b08b3bf2e80ef4d812b63b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4765be4e2b08b3bf2e80ef4d812b63b4"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4765be4e2b08b3bf2e80ef4d812b63b4">PMHAL_PRCM_CLK_MCASP4_AHCLKX_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a4765be4e2b08b3bf2e80ef4d812b63b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP4_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a4765be4e2b08b3bf2e80ef4d812b63b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b10953a8233ffcfda3243f11f157e2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b10953a8233ffcfda3243f11f157e2f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9b10953a8233ffcfda3243f11f157e2f">PMHAL_PRCM_CLK_MCASP4_AHCLKX_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a9b10953a8233ffcfda3243f11f157e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP4_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a9b10953a8233ffcfda3243f11f157e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96fc271b15927c80670ce9092c48f30a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96fc271b15927c80670ce9092c48f30a"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a96fc271b15927c80670ce9092c48f30a">PMHAL_PRCM_CLK_MCASP4_AHCLKX_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a96fc271b15927c80670ce9092c48f30a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP4_AHCLKX run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a96fc271b15927c80670ce9092c48f30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8317132900e99de6b6b22b06dd58e3cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8317132900e99de6b6b22b06dd58e3cb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8317132900e99de6b6b22b06dd58e3cb">PMHAL_PRCM_CLK_MCASP4_AHCLKX_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a8317132900e99de6b6b22b06dd58e3cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP4_AHCLKX run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a8317132900e99de6b6b22b06dd58e3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e04b0d61843ca876f0b0f0066f70ee2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e04b0d61843ca876f0b0f0066f70ee2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6e04b0d61843ca876f0b0f0066f70ee2">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:a6e04b0d61843ca876f0b0f0066f70ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a6e04b0d61843ca876f0b0f0066f70ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5464f1d14aa9e516d576b191224eaa7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5464f1d14aa9e516d576b191224eaa7"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac5464f1d14aa9e516d576b191224eaa7">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:ac5464f1d14aa9e516d576b191224eaa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ac5464f1d14aa9e516d576b191224eaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44adcd7095e4ed950f127e88ee39e519"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44adcd7095e4ed950f127e88ee39e519"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a44adcd7095e4ed950f127e88ee39e519">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_225792000_muxSel</a> []</td></tr>
<tr class="memdesc:a44adcd7095e4ed950f127e88ee39e519"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a44adcd7095e4ed950f127e88ee39e519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b7a0beba181dfb48d3fef2d3d0f9b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99b7a0beba181dfb48d3fef2d3d0f9b1"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a99b7a0beba181dfb48d3fef2d3d0f9b1">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_225792000_divSel</a> []</td></tr>
<tr class="memdesc:a99b7a0beba181dfb48d3fef2d3d0f9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a99b7a0beba181dfb48d3fef2d3d0f9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e0bd54a4d8766c7547bf72e630983c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1e0bd54a4d8766c7547bf72e630983c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab1e0bd54a4d8766c7547bf72e630983c">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_112896000_muxSel</a> []</td></tr>
<tr class="memdesc:ab1e0bd54a4d8766c7547bf72e630983c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:ab1e0bd54a4d8766c7547bf72e630983c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606b2d9f98e1f73cf58301aac52e48cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a606b2d9f98e1f73cf58301aac52e48cc"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a606b2d9f98e1f73cf58301aac52e48cc">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_112896000_divSel</a> []</td></tr>
<tr class="memdesc:a606b2d9f98e1f73cf58301aac52e48cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a606b2d9f98e1f73cf58301aac52e48cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04284ffb45b28557ba674f07ee6ae6e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04284ffb45b28557ba674f07ee6ae6e3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a04284ffb45b28557ba674f07ee6ae6e3">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a04284ffb45b28557ba674f07ee6ae6e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a04284ffb45b28557ba674f07ee6ae6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a0f5f087bc4ea591c6c1069d6c8cfed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a0f5f087bc4ea591c6c1069d6c8cfed"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0a0f5f087bc4ea591c6c1069d6c8cfed">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a0a0f5f087bc4ea591c6c1069d6c8cfed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a0a0f5f087bc4ea591c6c1069d6c8cfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6cf5a7908bbe8158194251c67648f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef6cf5a7908bbe8158194251c67648f4"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aef6cf5a7908bbe8158194251c67648f4">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:aef6cf5a7908bbe8158194251c67648f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:aef6cf5a7908bbe8158194251c67648f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac738e9b5c9e62481aac3e36026a7a697"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac738e9b5c9e62481aac3e36026a7a697"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac738e9b5c9e62481aac3e36026a7a697">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:ac738e9b5c9e62481aac3e36026a7a697"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:ac738e9b5c9e62481aac3e36026a7a697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10af01645cb82385679acb711a7937f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10af01645cb82385679acb711a7937f8"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a10af01645cb82385679acb711a7937f8">PMHAL_PRCM_CLK_MCASP5_AHCLKX_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a10af01645cb82385679acb711a7937f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP5_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a10af01645cb82385679acb711a7937f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b39b0f65474cc9c14d55e2f3334537f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b39b0f65474cc9c14d55e2f3334537f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8b39b0f65474cc9c14d55e2f3334537f">PMHAL_PRCM_CLK_MCASP5_AHCLKX_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a8b39b0f65474cc9c14d55e2f3334537f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP5_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a8b39b0f65474cc9c14d55e2f3334537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5019cc76c63250ff8b05660d9cefcb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e5019cc76c63250ff8b05660d9cefcb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9e5019cc76c63250ff8b05660d9cefcb">PMHAL_PRCM_CLK_MCASP5_AHCLKX_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a9e5019cc76c63250ff8b05660d9cefcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP5_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a9e5019cc76c63250ff8b05660d9cefcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3237e5eea41183fb379f18ba6d3c97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c3237e5eea41183fb379f18ba6d3c97"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6c3237e5eea41183fb379f18ba6d3c97">PMHAL_PRCM_CLK_MCASP5_AHCLKX_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a6c3237e5eea41183fb379f18ba6d3c97"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP5_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a6c3237e5eea41183fb379f18ba6d3c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a643a71b680ec2e43059cce7690aea6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a643a71b680ec2e43059cce7690aea6"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6a643a71b680ec2e43059cce7690aea6">PMHAL_PRCM_CLK_MCASP5_AHCLKX_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6a643a71b680ec2e43059cce7690aea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP5_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a6a643a71b680ec2e43059cce7690aea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96342c8959d40ff98ef23c4152d1d475"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96342c8959d40ff98ef23c4152d1d475"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a96342c8959d40ff98ef23c4152d1d475">PMHAL_PRCM_CLK_MCASP5_AHCLKX_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a96342c8959d40ff98ef23c4152d1d475"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP5_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a96342c8959d40ff98ef23c4152d1d475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42cb4ec48314a77a73ffc02a49a364a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42cb4ec48314a77a73ffc02a49a364a2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a42cb4ec48314a77a73ffc02a49a364a2">PMHAL_PRCM_CLK_MCASP5_AHCLKX_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a42cb4ec48314a77a73ffc02a49a364a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP5_AHCLKX run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a42cb4ec48314a77a73ffc02a49a364a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addbbc1d901182c35e3d3c37936221d8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addbbc1d901182c35e3d3c37936221d8f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#addbbc1d901182c35e3d3c37936221d8f">PMHAL_PRCM_CLK_MCASP5_AHCLKX_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:addbbc1d901182c35e3d3c37936221d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP5_AHCLKX run at 22579200 Hz. <br /></td></tr>
<tr class="separator:addbbc1d901182c35e3d3c37936221d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a44a470d1f71a26bc202c51eeb5b62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3a44a470d1f71a26bc202c51eeb5b62"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab3a44a470d1f71a26bc202c51eeb5b62">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:ab3a44a470d1f71a26bc202c51eeb5b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ab3a44a470d1f71a26bc202c51eeb5b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad645089689036687a067bc2636606fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad645089689036687a067bc2636606fa"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aad645089689036687a067bc2636606fa">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:aad645089689036687a067bc2636606fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:aad645089689036687a067bc2636606fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bce4cf769283c96f8ed0b9e34f2830d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bce4cf769283c96f8ed0b9e34f2830d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7bce4cf769283c96f8ed0b9e34f2830d">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_225792000_muxSel</a> []</td></tr>
<tr class="memdesc:a7bce4cf769283c96f8ed0b9e34f2830d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a7bce4cf769283c96f8ed0b9e34f2830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343f7d53069c4c895addd8fc15ab48b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a343f7d53069c4c895addd8fc15ab48b5"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a343f7d53069c4c895addd8fc15ab48b5">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_225792000_divSel</a> []</td></tr>
<tr class="memdesc:a343f7d53069c4c895addd8fc15ab48b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a343f7d53069c4c895addd8fc15ab48b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7fcd718f1089cb276047ba27162e7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a7fcd718f1089cb276047ba27162e7b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7a7fcd718f1089cb276047ba27162e7b">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_112896000_muxSel</a> []</td></tr>
<tr class="memdesc:a7a7fcd718f1089cb276047ba27162e7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a7a7fcd718f1089cb276047ba27162e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd193e0b3fc57e876b9fb2c490203b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dd193e0b3fc57e876b9fb2c490203b6"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8dd193e0b3fc57e876b9fb2c490203b6">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_112896000_divSel</a> []</td></tr>
<tr class="memdesc:a8dd193e0b3fc57e876b9fb2c490203b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a8dd193e0b3fc57e876b9fb2c490203b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d90439d9d6493ac17c990f0b8ff9a70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d90439d9d6493ac17c990f0b8ff9a70"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4d90439d9d6493ac17c990f0b8ff9a70">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a4d90439d9d6493ac17c990f0b8ff9a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a4d90439d9d6493ac17c990f0b8ff9a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa79b0ab232024448418069bdb3b520"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fa79b0ab232024448418069bdb3b520"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5fa79b0ab232024448418069bdb3b520">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a5fa79b0ab232024448418069bdb3b520"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a5fa79b0ab232024448418069bdb3b520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92074774a710d906334b1d442ab303f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92074774a710d906334b1d442ab303f2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a92074774a710d906334b1d442ab303f2">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:a92074774a710d906334b1d442ab303f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a92074774a710d906334b1d442ab303f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6966d3b7282095d80da1c5105f3a259"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6966d3b7282095d80da1c5105f3a259"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af6966d3b7282095d80da1c5105f3a259">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:af6966d3b7282095d80da1c5105f3a259"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:af6966d3b7282095d80da1c5105f3a259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0041c3e099596d50af709661cd2c9b84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0041c3e099596d50af709661cd2c9b84"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0041c3e099596d50af709661cd2c9b84">PMHAL_PRCM_CLK_MCASP6_AHCLKX_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a0041c3e099596d50af709661cd2c9b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP6_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a0041c3e099596d50af709661cd2c9b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e30364228b00cd0b9cdd7a53b6a06c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68e30364228b00cd0b9cdd7a53b6a06c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a68e30364228b00cd0b9cdd7a53b6a06c">PMHAL_PRCM_CLK_MCASP6_AHCLKX_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a68e30364228b00cd0b9cdd7a53b6a06c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP6_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a68e30364228b00cd0b9cdd7a53b6a06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad090dc3f87fe7285114810b9fe6f1a03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad090dc3f87fe7285114810b9fe6f1a03"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad090dc3f87fe7285114810b9fe6f1a03">PMHAL_PRCM_CLK_MCASP6_AHCLKX_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad090dc3f87fe7285114810b9fe6f1a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP6_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:ad090dc3f87fe7285114810b9fe6f1a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5658eedfc7f091b94f7d8f77f4b8b575"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5658eedfc7f091b94f7d8f77f4b8b575"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5658eedfc7f091b94f7d8f77f4b8b575">PMHAL_PRCM_CLK_MCASP6_AHCLKX_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a5658eedfc7f091b94f7d8f77f4b8b575"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP6_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a5658eedfc7f091b94f7d8f77f4b8b575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521e427f3fe9ac883677ba32fc6c9dea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a521e427f3fe9ac883677ba32fc6c9dea"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a521e427f3fe9ac883677ba32fc6c9dea">PMHAL_PRCM_CLK_MCASP6_AHCLKX_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a521e427f3fe9ac883677ba32fc6c9dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP6_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a521e427f3fe9ac883677ba32fc6c9dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00bbafc8193ed8cead33f8548668c84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad00bbafc8193ed8cead33f8548668c84"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad00bbafc8193ed8cead33f8548668c84">PMHAL_PRCM_CLK_MCASP6_AHCLKX_10000000_divSel</a> []</td></tr>
<tr class="memdesc:ad00bbafc8193ed8cead33f8548668c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP6_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:ad00bbafc8193ed8cead33f8548668c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1351a979780bef66de28c43c5cbfced"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1351a979780bef66de28c43c5cbfced"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab1351a979780bef66de28c43c5cbfced">PMHAL_PRCM_CLK_MCASP6_AHCLKX_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:ab1351a979780bef66de28c43c5cbfced"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP6_AHCLKX run at 24000000 Hz. <br /></td></tr>
<tr class="separator:ab1351a979780bef66de28c43c5cbfced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c17551fe25c92204dda121a656e990"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5c17551fe25c92204dda121a656e990"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad5c17551fe25c92204dda121a656e990">PMHAL_PRCM_CLK_MCASP6_AHCLKX_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:ad5c17551fe25c92204dda121a656e990"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP6_AHCLKX run at 22579200 Hz. <br /></td></tr>
<tr class="separator:ad5c17551fe25c92204dda121a656e990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b0c4089265f9f709470878fdd8898c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b0c4089265f9f709470878fdd8898c1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3b0c4089265f9f709470878fdd8898c1">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:a3b0c4089265f9f709470878fdd8898c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a3b0c4089265f9f709470878fdd8898c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bce2f22b403358a6cc126e2297f032c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bce2f22b403358a6cc126e2297f032c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9bce2f22b403358a6cc126e2297f032c">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a9bce2f22b403358a6cc126e2297f032c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a9bce2f22b403358a6cc126e2297f032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a613d52067f8325961bbea7a93e1bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57a613d52067f8325961bbea7a93e1bc"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a57a613d52067f8325961bbea7a93e1bc">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_225792000_muxSel</a> []</td></tr>
<tr class="memdesc:a57a613d52067f8325961bbea7a93e1bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a57a613d52067f8325961bbea7a93e1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56666e7e8b25feda26a873d6c5579660"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56666e7e8b25feda26a873d6c5579660"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a56666e7e8b25feda26a873d6c5579660">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_225792000_divSel</a> []</td></tr>
<tr class="memdesc:a56666e7e8b25feda26a873d6c5579660"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a56666e7e8b25feda26a873d6c5579660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dcbbc94d2c65ebda413140f7c9a2c0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dcbbc94d2c65ebda413140f7c9a2c0c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0dcbbc94d2c65ebda413140f7c9a2c0c">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_112896000_muxSel</a> []</td></tr>
<tr class="memdesc:a0dcbbc94d2c65ebda413140f7c9a2c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a0dcbbc94d2c65ebda413140f7c9a2c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d9136b793df029c679509a80978d00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1d9136b793df029c679509a80978d00"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad1d9136b793df029c679509a80978d00">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_112896000_divSel</a> []</td></tr>
<tr class="memdesc:ad1d9136b793df029c679509a80978d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:ad1d9136b793df029c679509a80978d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbecfef8488fe79bf262b206d8cf6fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacbecfef8488fe79bf262b206d8cf6fc"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aacbecfef8488fe79bf262b206d8cf6fc">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:aacbecfef8488fe79bf262b206d8cf6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:aacbecfef8488fe79bf262b206d8cf6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd09fa4bbf821df6139fdc950000461"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cd09fa4bbf821df6139fdc950000461"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8cd09fa4bbf821df6139fdc950000461">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a8cd09fa4bbf821df6139fdc950000461"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a8cd09fa4bbf821df6139fdc950000461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7557e91d4f676e836e2341fadf5e6cac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7557e91d4f676e836e2341fadf5e6cac"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7557e91d4f676e836e2341fadf5e6cac">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:a7557e91d4f676e836e2341fadf5e6cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a7557e91d4f676e836e2341fadf5e6cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd57fc3b423f36dad73c6f8aae1a8d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1dd57fc3b423f36dad73c6f8aae1a8d7"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1dd57fc3b423f36dad73c6f8aae1a8d7">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:a1dd57fc3b423f36dad73c6f8aae1a8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a1dd57fc3b423f36dad73c6f8aae1a8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21749cf3e87f3dbaa7ab2d77cfc02d35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21749cf3e87f3dbaa7ab2d77cfc02d35"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a21749cf3e87f3dbaa7ab2d77cfc02d35">PMHAL_PRCM_CLK_MCASP7_AHCLKX_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a21749cf3e87f3dbaa7ab2d77cfc02d35"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP7_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a21749cf3e87f3dbaa7ab2d77cfc02d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1a3083e649c24a7c11c3c05c91ff97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe1a3083e649c24a7c11c3c05c91ff97"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abe1a3083e649c24a7c11c3c05c91ff97">PMHAL_PRCM_CLK_MCASP7_AHCLKX_56448000_divSel</a> []</td></tr>
<tr class="memdesc:abe1a3083e649c24a7c11c3c05c91ff97"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP7_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:abe1a3083e649c24a7c11c3c05c91ff97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3725d86f39ec6d593e8a970109dede5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3725d86f39ec6d593e8a970109dede5"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad3725d86f39ec6d593e8a970109dede5">PMHAL_PRCM_CLK_MCASP7_AHCLKX_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad3725d86f39ec6d593e8a970109dede5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP7_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:ad3725d86f39ec6d593e8a970109dede5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186fbfa009069175e7d356bf23a53102"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a186fbfa009069175e7d356bf23a53102"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a186fbfa009069175e7d356bf23a53102">PMHAL_PRCM_CLK_MCASP7_AHCLKX_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a186fbfa009069175e7d356bf23a53102"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP7_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a186fbfa009069175e7d356bf23a53102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45772c910697df403714f0817f74cbe0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45772c910697df403714f0817f74cbe0"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a45772c910697df403714f0817f74cbe0">PMHAL_PRCM_CLK_MCASP7_AHCLKX_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a45772c910697df403714f0817f74cbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP7_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a45772c910697df403714f0817f74cbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8179969ad44949570eedf3cb06ebc61e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8179969ad44949570eedf3cb06ebc61e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8179969ad44949570eedf3cb06ebc61e">PMHAL_PRCM_CLK_MCASP7_AHCLKX_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a8179969ad44949570eedf3cb06ebc61e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP7_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a8179969ad44949570eedf3cb06ebc61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45521e836134a25906935b87d7f6d5dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45521e836134a25906935b87d7f6d5dd"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a45521e836134a25906935b87d7f6d5dd">PMHAL_PRCM_CLK_MCASP7_AHCLKX_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a45521e836134a25906935b87d7f6d5dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP7_AHCLKX run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a45521e836134a25906935b87d7f6d5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80d90d7bdc6dd0e0e155597dcc049d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa80d90d7bdc6dd0e0e155597dcc049d5"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa80d90d7bdc6dd0e0e155597dcc049d5">PMHAL_PRCM_CLK_MCASP7_AHCLKX_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:aa80d90d7bdc6dd0e0e155597dcc049d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP7_AHCLKX run at 22579200 Hz. <br /></td></tr>
<tr class="separator:aa80d90d7bdc6dd0e0e155597dcc049d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d61af9484c0698e651631937f1b692"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13d61af9484c0698e651631937f1b692"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a13d61af9484c0698e651631937f1b692">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:a13d61af9484c0698e651631937f1b692"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a13d61af9484c0698e651631937f1b692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc54bc689bd7886ccece55bfc4ff8fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1dc54bc689bd7886ccece55bfc4ff8fe"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1dc54bc689bd7886ccece55bfc4ff8fe">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a1dc54bc689bd7886ccece55bfc4ff8fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a1dc54bc689bd7886ccece55bfc4ff8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46430d54064971563c78a6cf3d8e022"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af46430d54064971563c78a6cf3d8e022"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af46430d54064971563c78a6cf3d8e022">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_225792000_muxSel</a> []</td></tr>
<tr class="memdesc:af46430d54064971563c78a6cf3d8e022"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:af46430d54064971563c78a6cf3d8e022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c416ef700676196425abb0ac2ef9169"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c416ef700676196425abb0ac2ef9169"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1c416ef700676196425abb0ac2ef9169">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_225792000_divSel</a> []</td></tr>
<tr class="memdesc:a1c416ef700676196425abb0ac2ef9169"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a1c416ef700676196425abb0ac2ef9169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a62779745dfb7c2ff61c00f8f950c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87a62779745dfb7c2ff61c00f8f950c3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a87a62779745dfb7c2ff61c00f8f950c3">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_112896000_muxSel</a> []</td></tr>
<tr class="memdesc:a87a62779745dfb7c2ff61c00f8f950c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a87a62779745dfb7c2ff61c00f8f950c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899fc1e6061623ff0c01a993d4a77871"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a899fc1e6061623ff0c01a993d4a77871"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a899fc1e6061623ff0c01a993d4a77871">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_112896000_divSel</a> []</td></tr>
<tr class="memdesc:a899fc1e6061623ff0c01a993d4a77871"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a899fc1e6061623ff0c01a993d4a77871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39458707494b23dda01eff9a7861b5ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39458707494b23dda01eff9a7861b5ea"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a39458707494b23dda01eff9a7861b5ea">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:a39458707494b23dda01eff9a7861b5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a39458707494b23dda01eff9a7861b5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6527971b1812ce9d17d7a69ed9cc3835"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6527971b1812ce9d17d7a69ed9cc3835"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6527971b1812ce9d17d7a69ed9cc3835">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a6527971b1812ce9d17d7a69ed9cc3835"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a6527971b1812ce9d17d7a69ed9cc3835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d527c4508afcaa8a4c1e3e0792b2a07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d527c4508afcaa8a4c1e3e0792b2a07"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4d527c4508afcaa8a4c1e3e0792b2a07">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:a4d527c4508afcaa8a4c1e3e0792b2a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a4d527c4508afcaa8a4c1e3e0792b2a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a47a6218fe98d314539e51876630ade"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a47a6218fe98d314539e51876630ade"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6a47a6218fe98d314539e51876630ade">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:a6a47a6218fe98d314539e51876630ade"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a6a47a6218fe98d314539e51876630ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84cc93136b28895ea7b1a492e11da5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac84cc93136b28895ea7b1a492e11da5b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac84cc93136b28895ea7b1a492e11da5b">PMHAL_PRCM_CLK_MCASP8_AHCLKX_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:ac84cc93136b28895ea7b1a492e11da5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP8_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:ac84cc93136b28895ea7b1a492e11da5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c27678a0ea98a336712a1be08f9e5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17c27678a0ea98a336712a1be08f9e5f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a17c27678a0ea98a336712a1be08f9e5f">PMHAL_PRCM_CLK_MCASP8_AHCLKX_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a17c27678a0ea98a336712a1be08f9e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP8_AHCLKX run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a17c27678a0ea98a336712a1be08f9e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5764ecbed2f624b1a8fdf000578347"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd5764ecbed2f624b1a8fdf000578347"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abd5764ecbed2f624b1a8fdf000578347">PMHAL_PRCM_CLK_MCASP8_AHCLKX_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:abd5764ecbed2f624b1a8fdf000578347"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP8_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:abd5764ecbed2f624b1a8fdf000578347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f53f101750e3c2cee08357e823466b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f53f101750e3c2cee08357e823466b1"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4f53f101750e3c2cee08357e823466b1">PMHAL_PRCM_CLK_MCASP8_AHCLKX_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a4f53f101750e3c2cee08357e823466b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP8_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a4f53f101750e3c2cee08357e823466b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f94f628a37f735020e54456d5307a97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f94f628a37f735020e54456d5307a97"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4f94f628a37f735020e54456d5307a97">PMHAL_PRCM_CLK_MCASP8_AHCLKX_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a4f94f628a37f735020e54456d5307a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP8_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a4f94f628a37f735020e54456d5307a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8164c9a0055bba2c20a52d970e859178"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8164c9a0055bba2c20a52d970e859178"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8164c9a0055bba2c20a52d970e859178">PMHAL_PRCM_CLK_MCASP8_AHCLKX_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a8164c9a0055bba2c20a52d970e859178"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP8_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a8164c9a0055bba2c20a52d970e859178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20199d44883e5c253a815937ff81f2d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20199d44883e5c253a815937ff81f2d9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a20199d44883e5c253a815937ff81f2d9">PMHAL_PRCM_CLK_MCASP8_AHCLKX_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a20199d44883e5c253a815937ff81f2d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP8_AHCLKX run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a20199d44883e5c253a815937ff81f2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9f290f1faba3ecb3ebe99dafed187b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d9f290f1faba3ecb3ebe99dafed187b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5d9f290f1faba3ecb3ebe99dafed187b">PMHAL_PRCM_CLK_MCASP8_AHCLKX_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a5d9f290f1faba3ecb3ebe99dafed187b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP8_AHCLKX run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a5d9f290f1faba3ecb3ebe99dafed187b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af510c4b0be165198a8947c78a05de083"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af510c4b0be165198a8947c78a05de083"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af510c4b0be165198a8947c78a05de083">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:af510c4b0be165198a8947c78a05de083"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:af510c4b0be165198a8947c78a05de083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52c9a85065e6416a69a28cbaeeb52cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad52c9a85065e6416a69a28cbaeeb52cc"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad52c9a85065e6416a69a28cbaeeb52cc">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:ad52c9a85065e6416a69a28cbaeeb52cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ad52c9a85065e6416a69a28cbaeeb52cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339f3af83044e1b533c6fd437a337fda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a339f3af83044e1b533c6fd437a337fda"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a339f3af83044e1b533c6fd437a337fda">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_225792000_muxSel</a> []</td></tr>
<tr class="memdesc:a339f3af83044e1b533c6fd437a337fda"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:a339f3af83044e1b533c6fd437a337fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf2399261d3c41a8c28beecc965f4c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebf2399261d3c41a8c28beecc965f4c2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aebf2399261d3c41a8c28beecc965f4c2">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_225792000_divSel</a> []</td></tr>
<tr class="memdesc:aebf2399261d3c41a8c28beecc965f4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK run at 225792000 Hz. <br /></td></tr>
<tr class="separator:aebf2399261d3c41a8c28beecc965f4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400a4960055f1d5135a3f009735fca71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a400a4960055f1d5135a3f009735fca71"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a400a4960055f1d5135a3f009735fca71">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_112896000_muxSel</a> []</td></tr>
<tr class="memdesc:a400a4960055f1d5135a3f009735fca71"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a400a4960055f1d5135a3f009735fca71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a423688c555b45deff53b144a8c6aef4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a423688c555b45deff53b144a8c6aef4f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a423688c555b45deff53b144a8c6aef4f">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_112896000_divSel</a> []</td></tr>
<tr class="memdesc:a423688c555b45deff53b144a8c6aef4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK run at 112896000 Hz. <br /></td></tr>
<tr class="separator:a423688c555b45deff53b144a8c6aef4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac691200e75fc0bb7444a95d1eb147d6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac691200e75fc0bb7444a95d1eb147d6f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac691200e75fc0bb7444a95d1eb147d6f">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:ac691200e75fc0bb7444a95d1eb147d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:ac691200e75fc0bb7444a95d1eb147d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a3e057257a607c7af5e234680c6047d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a3e057257a607c7af5e234680c6047d"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9a3e057257a607c7af5e234680c6047d">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:a9a3e057257a607c7af5e234680c6047d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:a9a3e057257a607c7af5e234680c6047d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae22d154d1660e60d662d5e37c93f43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeae22d154d1660e60d662d5e37c93f43"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aeae22d154d1660e60d662d5e37c93f43">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:aeae22d154d1660e60d662d5e37c93f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:aeae22d154d1660e60d662d5e37c93f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8f8465f0c0ebb57c19c5b68b9fc313"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d8f8465f0c0ebb57c19c5b68b9fc313"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6d8f8465f0c0ebb57c19c5b68b9fc313">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:a6d8f8465f0c0ebb57c19c5b68b9fc313"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a6d8f8465f0c0ebb57c19c5b68b9fc313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f93521253bae3e5a96afa141011d5fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f93521253bae3e5a96afa141011d5fa"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3f93521253bae3e5a96afa141011d5fa">PMHAL_PRCM_CLK_QSPI_GFCLK_128000000_muxSel</a> []</td></tr>
<tr class="memdesc:a3f93521253bae3e5a96afa141011d5fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 128000000 Hz. <br /></td></tr>
<tr class="separator:a3f93521253bae3e5a96afa141011d5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b86271e911882407e8f95043a83c024"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b86271e911882407e8f95043a83c024"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7b86271e911882407e8f95043a83c024">PMHAL_PRCM_CLK_QSPI_GFCLK_128000000_divSel</a> []</td></tr>
<tr class="memdesc:a7b86271e911882407e8f95043a83c024"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 128000000 Hz. <br /></td></tr>
<tr class="separator:a7b86271e911882407e8f95043a83c024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e0c14bd6cdb73477f8120c3986c19b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1e0c14bd6cdb73477f8120c3986c19b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac1e0c14bd6cdb73477f8120c3986c19b">PMHAL_PRCM_CLK_QSPI_GFCLK_64000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac1e0c14bd6cdb73477f8120c3986c19b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 64000000 Hz. <br /></td></tr>
<tr class="separator:ac1e0c14bd6cdb73477f8120c3986c19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485c4b9a5538b17485f0ba979911467b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a485c4b9a5538b17485f0ba979911467b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a485c4b9a5538b17485f0ba979911467b">PMHAL_PRCM_CLK_QSPI_GFCLK_64000000_divSel</a> []</td></tr>
<tr class="memdesc:a485c4b9a5538b17485f0ba979911467b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 64000000 Hz. <br /></td></tr>
<tr class="separator:a485c4b9a5538b17485f0ba979911467b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6849cfeb865099562d8660a2377b6dbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6849cfeb865099562d8660a2377b6dbb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6849cfeb865099562d8660a2377b6dbb">PMHAL_PRCM_CLK_QSPI_GFCLK_32000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6849cfeb865099562d8660a2377b6dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 32000000 Hz. <br /></td></tr>
<tr class="separator:a6849cfeb865099562d8660a2377b6dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10218c4a951a80ae5bf4a7e58734ef5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af10218c4a951a80ae5bf4a7e58734ef5"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af10218c4a951a80ae5bf4a7e58734ef5">PMHAL_PRCM_CLK_QSPI_GFCLK_32000000_divSel</a> []</td></tr>
<tr class="memdesc:af10218c4a951a80ae5bf4a7e58734ef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 32000000 Hz. <br /></td></tr>
<tr class="separator:af10218c4a951a80ae5bf4a7e58734ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf9483b2740acfcc7a63da66343026e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf9483b2740acfcc7a63da66343026e2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abf9483b2740acfcc7a63da66343026e2">PMHAL_PRCM_CLK_QSPI_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:abf9483b2740acfcc7a63da66343026e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:abf9483b2740acfcc7a63da66343026e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e7fc79c17b9ab878bb7d43fe8f15b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06e7fc79c17b9ab878bb7d43fe8f15b2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a06e7fc79c17b9ab878bb7d43fe8f15b2">PMHAL_PRCM_CLK_QSPI_GFCLK_192000000_divSel</a> []</td></tr>
<tr class="memdesc:a06e7fc79c17b9ab878bb7d43fe8f15b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a06e7fc79c17b9ab878bb7d43fe8f15b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1b1aee4af02ca729192e9099470f74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c1b1aee4af02ca729192e9099470f74"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9c1b1aee4af02ca729192e9099470f74">PMHAL_PRCM_CLK_QSPI_GFCLK_96000000_muxSel</a> []</td></tr>
<tr class="memdesc:a9c1b1aee4af02ca729192e9099470f74"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:a9c1b1aee4af02ca729192e9099470f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ea11eab6707b801a563f2daaba9986"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97ea11eab6707b801a563f2daaba9986"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a97ea11eab6707b801a563f2daaba9986">PMHAL_PRCM_CLK_QSPI_GFCLK_96000000_divSel</a> []</td></tr>
<tr class="memdesc:a97ea11eab6707b801a563f2daaba9986"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:a97ea11eab6707b801a563f2daaba9986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64290f8aa1d162bbbc10a2d867c833b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64290f8aa1d162bbbc10a2d867c833b7"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a64290f8aa1d162bbbc10a2d867c833b7">PMHAL_PRCM_CLK_QSPI_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a64290f8aa1d162bbbc10a2d867c833b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a64290f8aa1d162bbbc10a2d867c833b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6555353f614c6bb7783ac88b5f9f595a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6555353f614c6bb7783ac88b5f9f595a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6555353f614c6bb7783ac88b5f9f595a">PMHAL_PRCM_CLK_QSPI_GFCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:a6555353f614c6bb7783ac88b5f9f595a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a6555353f614c6bb7783ac88b5f9f595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1610c6d2caf209b0b81e32115f56b73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1610c6d2caf209b0b81e32115f56b73"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af1610c6d2caf209b0b81e32115f56b73">PMHAL_PRCM_CLK_L4PER3_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:af1610c6d2caf209b0b81e32115f56b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4PER3_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:af1610c6d2caf209b0b81e32115f56b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a6650a545acb7b6913a810309ee9e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5a6650a545acb7b6913a810309ee9e1"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae5a6650a545acb7b6913a810309ee9e1">PMHAL_PRCM_CLK_L4PER3_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:ae5a6650a545acb7b6913a810309ee9e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4PER3_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:ae5a6650a545acb7b6913a810309ee9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73cc6f6926fd26a9866378cfdf7d86b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73cc6f6926fd26a9866378cfdf7d86b4"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a73cc6f6926fd26a9866378cfdf7d86b4">PMHAL_PRCM_CLK_TIMER13_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a73cc6f6926fd26a9866378cfdf7d86b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER13_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a73cc6f6926fd26a9866378cfdf7d86b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56dbd2c661659961ece396bac27e6395"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56dbd2c661659961ece396bac27e6395"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a56dbd2c661659961ece396bac27e6395">PMHAL_PRCM_CLK_TIMER13_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a56dbd2c661659961ece396bac27e6395"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER13_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a56dbd2c661659961ece396bac27e6395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd55e4f0285fbbebfd2ed2041530410"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfd55e4f0285fbbebfd2ed2041530410"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acfd55e4f0285fbbebfd2ed2041530410">PMHAL_PRCM_CLK_TIMER13_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:acfd55e4f0285fbbebfd2ed2041530410"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER13_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:acfd55e4f0285fbbebfd2ed2041530410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab1455292a5d9c2786e91f060ddcc8b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab1455292a5d9c2786e91f060ddcc8b5"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aab1455292a5d9c2786e91f060ddcc8b5">PMHAL_PRCM_CLK_TIMER13_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:aab1455292a5d9c2786e91f060ddcc8b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER13_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:aab1455292a5d9c2786e91f060ddcc8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb48176e0d0b7916871c79a4291c4165"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb48176e0d0b7916871c79a4291c4165"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acb48176e0d0b7916871c79a4291c4165">PMHAL_PRCM_CLK_TIMER13_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:acb48176e0d0b7916871c79a4291c4165"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER13_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:acb48176e0d0b7916871c79a4291c4165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536102e839f0237f38c0451c15a3af28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a536102e839f0237f38c0451c15a3af28"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a536102e839f0237f38c0451c15a3af28">PMHAL_PRCM_CLK_TIMER13_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a536102e839f0237f38c0451c15a3af28"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER13_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a536102e839f0237f38c0451c15a3af28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2891d543804ce963efa22e7ac2cc67b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2891d543804ce963efa22e7ac2cc67b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae2891d543804ce963efa22e7ac2cc67b">PMHAL_PRCM_CLK_TIMER13_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:ae2891d543804ce963efa22e7ac2cc67b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER13_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ae2891d543804ce963efa22e7ac2cc67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3032fd05bf8085ea90662f18cabae30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3032fd05bf8085ea90662f18cabae30"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa3032fd05bf8085ea90662f18cabae30">PMHAL_PRCM_CLK_TIMER13_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:aa3032fd05bf8085ea90662f18cabae30"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER13_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:aa3032fd05bf8085ea90662f18cabae30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ea626ed6ed72908e3329971029f60a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28ea626ed6ed72908e3329971029f60a"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a28ea626ed6ed72908e3329971029f60a">PMHAL_PRCM_CLK_TIMER14_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a28ea626ed6ed72908e3329971029f60a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER14_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a28ea626ed6ed72908e3329971029f60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58146cde54e772f61f75d82f1b1b5bd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58146cde54e772f61f75d82f1b1b5bd6"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a58146cde54e772f61f75d82f1b1b5bd6">PMHAL_PRCM_CLK_TIMER14_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a58146cde54e772f61f75d82f1b1b5bd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER14_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a58146cde54e772f61f75d82f1b1b5bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1ac50a2667c8e6f2cc8f07f589d26f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae1ac50a2667c8e6f2cc8f07f589d26f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aae1ac50a2667c8e6f2cc8f07f589d26f">PMHAL_PRCM_CLK_TIMER14_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:aae1ac50a2667c8e6f2cc8f07f589d26f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER14_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:aae1ac50a2667c8e6f2cc8f07f589d26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf08dd87e39710d9501ddffd282d5ecd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf08dd87e39710d9501ddffd282d5ecd"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abf08dd87e39710d9501ddffd282d5ecd">PMHAL_PRCM_CLK_TIMER14_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:abf08dd87e39710d9501ddffd282d5ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER14_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:abf08dd87e39710d9501ddffd282d5ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8652665e2048583e88a5d2bb6d42dfb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8652665e2048583e88a5d2bb6d42dfb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae8652665e2048583e88a5d2bb6d42dfb">PMHAL_PRCM_CLK_TIMER14_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ae8652665e2048583e88a5d2bb6d42dfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER14_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ae8652665e2048583e88a5d2bb6d42dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04d976cf17f650b9cd382bb643b374f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac04d976cf17f650b9cd382bb643b374f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac04d976cf17f650b9cd382bb643b374f">PMHAL_PRCM_CLK_TIMER14_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:ac04d976cf17f650b9cd382bb643b374f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER14_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:ac04d976cf17f650b9cd382bb643b374f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54166efd343ddaa95add041c0bd6778f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54166efd343ddaa95add041c0bd6778f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a54166efd343ddaa95add041c0bd6778f">PMHAL_PRCM_CLK_TIMER14_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:a54166efd343ddaa95add041c0bd6778f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER14_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a54166efd343ddaa95add041c0bd6778f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90917b723766b2dd2a4c3054bddede12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90917b723766b2dd2a4c3054bddede12"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a90917b723766b2dd2a4c3054bddede12">PMHAL_PRCM_CLK_TIMER14_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a90917b723766b2dd2a4c3054bddede12"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER14_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a90917b723766b2dd2a4c3054bddede12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ca13455b773c2b5f5bb1da2929361c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98ca13455b773c2b5f5bb1da2929361c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a98ca13455b773c2b5f5bb1da2929361c">PMHAL_PRCM_CLK_TIMER15_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a98ca13455b773c2b5f5bb1da2929361c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER15_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a98ca13455b773c2b5f5bb1da2929361c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79804ab0df5ab65c5c973862b49b17f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af79804ab0df5ab65c5c973862b49b17f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af79804ab0df5ab65c5c973862b49b17f">PMHAL_PRCM_CLK_TIMER15_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:af79804ab0df5ab65c5c973862b49b17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER15_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:af79804ab0df5ab65c5c973862b49b17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43bea04a2862024d785c333372de954d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43bea04a2862024d785c333372de954d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a43bea04a2862024d785c333372de954d">PMHAL_PRCM_CLK_TIMER15_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a43bea04a2862024d785c333372de954d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER15_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a43bea04a2862024d785c333372de954d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3334a28ef69eec167c3e47c93557190"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3334a28ef69eec167c3e47c93557190"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae3334a28ef69eec167c3e47c93557190">PMHAL_PRCM_CLK_TIMER15_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:ae3334a28ef69eec167c3e47c93557190"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER15_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:ae3334a28ef69eec167c3e47c93557190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a7459fc477dd6aa29fd2b67d23cda3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29a7459fc477dd6aa29fd2b67d23cda3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a29a7459fc477dd6aa29fd2b67d23cda3">PMHAL_PRCM_CLK_TIMER15_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a29a7459fc477dd6aa29fd2b67d23cda3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER15_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a29a7459fc477dd6aa29fd2b67d23cda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6eda30a9374b880c00939a23c581b10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6eda30a9374b880c00939a23c581b10"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab6eda30a9374b880c00939a23c581b10">PMHAL_PRCM_CLK_TIMER15_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:ab6eda30a9374b880c00939a23c581b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER15_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:ab6eda30a9374b880c00939a23c581b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf527875a388046ca4a551d74ba9f25b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf527875a388046ca4a551d74ba9f25b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aaf527875a388046ca4a551d74ba9f25b">PMHAL_PRCM_CLK_TIMER15_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:aaf527875a388046ca4a551d74ba9f25b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER15_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:aaf527875a388046ca4a551d74ba9f25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91064bd5353b6b49623bb40084af60e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91064bd5353b6b49623bb40084af60e5"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a91064bd5353b6b49623bb40084af60e5">PMHAL_PRCM_CLK_TIMER15_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:a91064bd5353b6b49623bb40084af60e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER15_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:a91064bd5353b6b49623bb40084af60e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedcbb9f9cd64fea3e076cbe3b22d7cbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aedcbb9f9cd64fea3e076cbe3b22d7cbb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aedcbb9f9cd64fea3e076cbe3b22d7cbb">PMHAL_PRCM_CLK_TIMER16_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:aedcbb9f9cd64fea3e076cbe3b22d7cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER16_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:aedcbb9f9cd64fea3e076cbe3b22d7cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b6ed7cf4c0cc88aad1e50011623821"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25b6ed7cf4c0cc88aad1e50011623821"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a25b6ed7cf4c0cc88aad1e50011623821">PMHAL_PRCM_CLK_TIMER16_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a25b6ed7cf4c0cc88aad1e50011623821"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER16_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a25b6ed7cf4c0cc88aad1e50011623821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead69a52d56783ec4b675fd0b264d3b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aead69a52d56783ec4b675fd0b264d3b1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aead69a52d56783ec4b675fd0b264d3b1">PMHAL_PRCM_CLK_TIMER16_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:aead69a52d56783ec4b675fd0b264d3b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER16_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:aead69a52d56783ec4b675fd0b264d3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8a8945933905d8116c0f5f8dbd44da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f8a8945933905d8116c0f5f8dbd44da"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2f8a8945933905d8116c0f5f8dbd44da">PMHAL_PRCM_CLK_TIMER16_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a2f8a8945933905d8116c0f5f8dbd44da"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER16_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a2f8a8945933905d8116c0f5f8dbd44da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bae6ecdf558286e4661494924deb45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12bae6ecdf558286e4661494924deb45"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a12bae6ecdf558286e4661494924deb45">PMHAL_PRCM_CLK_TIMER16_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a12bae6ecdf558286e4661494924deb45"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER16_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a12bae6ecdf558286e4661494924deb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b98b9d8aa7c03bc8061ceaa06d8fb57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b98b9d8aa7c03bc8061ceaa06d8fb57"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6b98b9d8aa7c03bc8061ceaa06d8fb57">PMHAL_PRCM_CLK_TIMER16_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a6b98b9d8aa7c03bc8061ceaa06d8fb57"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER16_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a6b98b9d8aa7c03bc8061ceaa06d8fb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e149fedf077fe4bea3af8a6394a95c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7e149fedf077fe4bea3af8a6394a95c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac7e149fedf077fe4bea3af8a6394a95c">PMHAL_PRCM_CLK_TIMER16_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:ac7e149fedf077fe4bea3af8a6394a95c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER16_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ac7e149fedf077fe4bea3af8a6394a95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6db7032d417c64d79983dc997ceecca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6db7032d417c64d79983dc997ceecca"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab6db7032d417c64d79983dc997ceecca">PMHAL_PRCM_CLK_TIMER16_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:ab6db7032d417c64d79983dc997ceecca"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER16_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ab6db7032d417c64d79983dc997ceecca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c8373a0b6ebccb313f33a6d58c06fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15c8373a0b6ebccb313f33a6d58c06fd"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a15c8373a0b6ebccb313f33a6d58c06fd">PMHAL_PRCM_CLK_L4SEC_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a15c8373a0b6ebccb313f33a6d58c06fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4SEC_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a15c8373a0b6ebccb313f33a6d58c06fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97890171b4fd617c7fb151ec288682b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97890171b4fd617c7fb151ec288682b0"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a97890171b4fd617c7fb151ec288682b0">PMHAL_PRCM_CLK_L4SEC_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:a97890171b4fd617c7fb151ec288682b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4SEC_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a97890171b4fd617c7fb151ec288682b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f137612ab0908785f0b50724f84251"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41f137612ab0908785f0b50724f84251"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a41f137612ab0908785f0b50724f84251">PMHAL_PRCM_CLK_PCIE_32K_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a41f137612ab0908785f0b50724f84251"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_PCIE_32K_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a41f137612ab0908785f0b50724f84251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea40629e47766deb9e09aa525387615"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ea40629e47766deb9e09aa525387615"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8ea40629e47766deb9e09aa525387615">PMHAL_PRCM_CLK_PCIE_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a8ea40629e47766deb9e09aa525387615"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_PCIE_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a8ea40629e47766deb9e09aa525387615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8c06d93bdd1b1ecec9c88cb456284a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab8c06d93bdd1b1ecec9c88cb456284a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aab8c06d93bdd1b1ecec9c88cb456284a">PMHAL_PRCM_CLK_RTC_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:aab8c06d93bdd1b1ecec9c88cb456284a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_RTC_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:aab8c06d93bdd1b1ecec9c88cb456284a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a065a7e3febf2ff8e8e91df21a41020b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a065a7e3febf2ff8e8e91df21a41020b8"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a065a7e3febf2ff8e8e91df21a41020b8">PMHAL_PRCM_CLK_RTC_AUX_CLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a065a7e3febf2ff8e8e91df21a41020b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTC_AUX_CLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a065a7e3febf2ff8e8e91df21a41020b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021cc96eca70ca1b161387c1514d0227"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a021cc96eca70ca1b161387c1514d0227"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a021cc96eca70ca1b161387c1514d0227">PMHAL_PRCM_CLK_VIP1_GCLK_266000000_muxSel</a> []</td></tr>
<tr class="memdesc:a021cc96eca70ca1b161387c1514d0227"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_VIP1_GCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a021cc96eca70ca1b161387c1514d0227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66cb1a6ee8b998eb2d8bf08fabeba924"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66cb1a6ee8b998eb2d8bf08fabeba924"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a66cb1a6ee8b998eb2d8bf08fabeba924">PMHAL_PRCM_CLK_VIP1_GCLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a66cb1a6ee8b998eb2d8bf08fabeba924"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_VIP1_GCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a66cb1a6ee8b998eb2d8bf08fabeba924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398181b4a6b4e328cf8133c964601fbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a398181b4a6b4e328cf8133c964601fbe"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a398181b4a6b4e328cf8133c964601fbe">PMHAL_PRCM_CLK_VIP2_GCLK_266000000_muxSel</a> []</td></tr>
<tr class="memdesc:a398181b4a6b4e328cf8133c964601fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_VIP2_GCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a398181b4a6b4e328cf8133c964601fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43c14914a8418891587e1993df98a34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab43c14914a8418891587e1993df98a34"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab43c14914a8418891587e1993df98a34">PMHAL_PRCM_CLK_VIP2_GCLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:ab43c14914a8418891587e1993df98a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_VIP2_GCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:ab43c14914a8418891587e1993df98a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf69334fb550b3fb3f9d1efd82a0f81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cf69334fb550b3fb3f9d1efd82a0f81"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2cf69334fb550b3fb3f9d1efd82a0f81">PMHAL_PRCM_CLK_VIP3_GCLK_266000000_muxSel</a> []</td></tr>
<tr class="memdesc:a2cf69334fb550b3fb3f9d1efd82a0f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_VIP3_GCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a2cf69334fb550b3fb3f9d1efd82a0f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8397bbd662cf91d05f703da6bd128a9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8397bbd662cf91d05f703da6bd128a9c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8397bbd662cf91d05f703da6bd128a9c">PMHAL_PRCM_CLK_VIP3_GCLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a8397bbd662cf91d05f703da6bd128a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_VIP3_GCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a8397bbd662cf91d05f703da6bd128a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a474561d60e1d8834b180cd64d55dad1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a474561d60e1d8834b180cd64d55dad1c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a474561d60e1d8834b180cd64d55dad1c">PMHAL_PRCM_CLK_VPE_GCLK_266000000_muxSel</a> []</td></tr>
<tr class="memdesc:a474561d60e1d8834b180cd64d55dad1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_VPE_GCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a474561d60e1d8834b180cd64d55dad1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e23f99355506aba4673471edfa314bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e23f99355506aba4673471edfa314bd"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6e23f99355506aba4673471edfa314bd">PMHAL_PRCM_CLK_ADC_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6e23f99355506aba4673471edfa314bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_ADC_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a6e23f99355506aba4673471edfa314bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad896f5cb0ed9d17544c86492b63b564a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad896f5cb0ed9d17544c86492b63b564a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad896f5cb0ed9d17544c86492b63b564a">PMHAL_PRCM_CLK_ADC_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:ad896f5cb0ed9d17544c86492b63b564a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_ADC_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:ad896f5cb0ed9d17544c86492b63b564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a915a2096b2dd70f9cd914698508cd677"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a915a2096b2dd70f9cd914698508cd677"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a915a2096b2dd70f9cd914698508cd677">PMHAL_PRCM_CLK_FUNC_32K_CLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a915a2096b2dd70f9cd914698508cd677"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_FUNC_32K_CLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a915a2096b2dd70f9cd914698508cd677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982d7d9b31e6b5f6e16532ec966ebcba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a982d7d9b31e6b5f6e16532ec966ebcba"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a982d7d9b31e6b5f6e16532ec966ebcba">PMHAL_PRCM_CLK_WKUPAON_GICLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a982d7d9b31e6b5f6e16532ec966ebcba"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_WKUPAON_GICLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a982d7d9b31e6b5f6e16532ec966ebcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0bdb86e4b3b4af7cad1b34ae5be7cd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0bdb86e4b3b4af7cad1b34ae5be7cd4"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af0bdb86e4b3b4af7cad1b34ae5be7cd4">PMHAL_PRCM_CLK_WKUPAON_GICLK_56448000_muxSel</a> []</td></tr>
<tr class="memdesc:af0bdb86e4b3b4af7cad1b34ae5be7cd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_WKUPAON_GICLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:af0bdb86e4b3b4af7cad1b34ae5be7cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd38ad48ecb0a7d5774ee7375943cd86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd38ad48ecb0a7d5774ee7375943cd86"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abd38ad48ecb0a7d5774ee7375943cd86">PMHAL_PRCM_CLK_WKUPAON_GICLK_56448000_divSel</a> []</td></tr>
<tr class="memdesc:abd38ad48ecb0a7d5774ee7375943cd86"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_WKUPAON_GICLK run at 56448000 Hz. <br /></td></tr>
<tr class="separator:abd38ad48ecb0a7d5774ee7375943cd86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8624e0120ed1782aa317742e215da22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8624e0120ed1782aa317742e215da22"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab8624e0120ed1782aa317742e215da22">PMHAL_PRCM_CLK_WKUPAON_GICLK_28224000_muxSel</a> []</td></tr>
<tr class="memdesc:ab8624e0120ed1782aa317742e215da22"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_WKUPAON_GICLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:ab8624e0120ed1782aa317742e215da22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b5e9923b65865cfb6ab63b7cd1315ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b5e9923b65865cfb6ab63b7cd1315ff"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9b5e9923b65865cfb6ab63b7cd1315ff">PMHAL_PRCM_CLK_WKUPAON_GICLK_28224000_divSel</a> []</td></tr>
<tr class="memdesc:a9b5e9923b65865cfb6ab63b7cd1315ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_WKUPAON_GICLK run at 28224000 Hz. <br /></td></tr>
<tr class="separator:a9b5e9923b65865cfb6ab63b7cd1315ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6550adefe59d59585777bcca9abf42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f6550adefe59d59585777bcca9abf42"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1f6550adefe59d59585777bcca9abf42">PMHAL_PRCM_CLK_DCAN1_SYS_CLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a1f6550adefe59d59585777bcca9abf42"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_DCAN1_SYS_CLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a1f6550adefe59d59585777bcca9abf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64cce861a8f191d55833c799aeec6967"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64cce861a8f191d55833c799aeec6967"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a64cce861a8f191d55833c799aeec6967">PMHAL_PRCM_CLK_DCAN1_SYS_CLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a64cce861a8f191d55833c799aeec6967"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_DCAN1_SYS_CLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a64cce861a8f191d55833c799aeec6967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0287e09685c8dbe91ddd7eaf5917720f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0287e09685c8dbe91ddd7eaf5917720f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0287e09685c8dbe91ddd7eaf5917720f">PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a0287e09685c8dbe91ddd7eaf5917720f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a0287e09685c8dbe91ddd7eaf5917720f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fea095ed07a02dbc2a07e1285491f11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fea095ed07a02dbc2a07e1285491f11"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2fea095ed07a02dbc2a07e1285491f11">PMHAL_PRCM_CLK_TIMER1_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a2fea095ed07a02dbc2a07e1285491f11"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a2fea095ed07a02dbc2a07e1285491f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be827982605a48724c400dee68e9d49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0be827982605a48724c400dee68e9d49"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0be827982605a48724c400dee68e9d49">PMHAL_PRCM_CLK_TIMER1_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a0be827982605a48724c400dee68e9d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a0be827982605a48724c400dee68e9d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa49161ad081d7e3f21617626bd5d88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefa49161ad081d7e3f21617626bd5d88"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aefa49161ad081d7e3f21617626bd5d88">PMHAL_PRCM_CLK_TIMER1_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:aefa49161ad081d7e3f21617626bd5d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:aefa49161ad081d7e3f21617626bd5d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2828150bb371c1db547d9403981ec3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2828150bb371c1db547d9403981ec3e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad2828150bb371c1db547d9403981ec3e">PMHAL_PRCM_CLK_TIMER1_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:ad2828150bb371c1db547d9403981ec3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:ad2828150bb371c1db547d9403981ec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98b466947eea14b9243663f7e379b40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af98b466947eea14b9243663f7e379b40"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af98b466947eea14b9243663f7e379b40">PMHAL_PRCM_CLK_TIMER1_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:af98b466947eea14b9243663f7e379b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:af98b466947eea14b9243663f7e379b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac12e5a073b5b73bbcd13d8252d402bc1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac12e5a073b5b73bbcd13d8252d402bc1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac12e5a073b5b73bbcd13d8252d402bc1">PMHAL_PRCM_CLK_TIMER1_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:ac12e5a073b5b73bbcd13d8252d402bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:ac12e5a073b5b73bbcd13d8252d402bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d8b52df0de9512210d6e3d8ee441a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4d8b52df0de9512210d6e3d8ee441a6"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab4d8b52df0de9512210d6e3d8ee441a6">PMHAL_PRCM_CLK_TIMER1_GFCLK_451584000_muxSel</a> []</td></tr>
<tr class="memdesc:ab4d8b52df0de9512210d6e3d8ee441a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:ab4d8b52df0de9512210d6e3d8ee441a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec8532b332b554004d1efc5a8f80badc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec8532b332b554004d1efc5a8f80badc"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aec8532b332b554004d1efc5a8f80badc">PMHAL_PRCM_CLK_TIMER1_GFCLK_451584000_divSel</a> []</td></tr>
<tr class="memdesc:aec8532b332b554004d1efc5a8f80badc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 451584000 Hz. <br /></td></tr>
<tr class="separator:aec8532b332b554004d1efc5a8f80badc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e75e46711f5c11a28b1de0ad47b237"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70e75e46711f5c11a28b1de0ad47b237"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a70e75e46711f5c11a28b1de0ad47b237">PMHAL_PRCM_CLK_UART10_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a70e75e46711f5c11a28b1de0ad47b237"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART10_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a70e75e46711f5c11a28b1de0ad47b237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c16814b94d791b9d8a8dd3060895cd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c16814b94d791b9d8a8dd3060895cd7"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5c16814b94d791b9d8a8dd3060895cd7">PMHAL_PRCM_CLK_UART10_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a5c16814b94d791b9d8a8dd3060895cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART10_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a5c16814b94d791b9d8a8dd3060895cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2f33881ff6686356eac0423d5ea504"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada2f33881ff6686356eac0423d5ea504"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ada2f33881ff6686356eac0423d5ea504">PMHAL_PRCM_CLK_ATL_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:ada2f33881ff6686356eac0423d5ea504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ATL_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:ada2f33881ff6686356eac0423d5ea504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ab06139d0b01f767024b6f6f807797"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07ab06139d0b01f767024b6f6f807797"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a07ab06139d0b01f767024b6f6f807797">PMHAL_PRCM_CLK_ATL_GFCLK_266000000</a></td></tr>
<tr class="memdesc:a07ab06139d0b01f767024b6f6f807797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ATL_GFCLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a07ab06139d0b01f767024b6f6f807797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63962fd3b723ad04b788eff94b5ccc1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63962fd3b723ad04b788eff94b5ccc1f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a63962fd3b723ad04b788eff94b5ccc1f">PMHAL_PRCM_CLK_ATL_GFCLK_32786</a></td></tr>
<tr class="memdesc:a63962fd3b723ad04b788eff94b5ccc1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ATL_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a63962fd3b723ad04b788eff94b5ccc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a7626eb356ae3eb6adc3e96ab80b321"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a7626eb356ae3eb6adc3e96ab80b321"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8a7626eb356ae3eb6adc3e96ab80b321">PMHAL_PRCM_CLK_ATL_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a8a7626eb356ae3eb6adc3e96ab80b321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ATL_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a8a7626eb356ae3eb6adc3e96ab80b321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86787c5068ff6276456650daf493f1e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86787c5068ff6276456650daf493f1e7"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a86787c5068ff6276456650daf493f1e7">PMHAL_PRCM_CLK_ABE_GICLK_451584000</a></td></tr>
<tr class="memdesc:a86787c5068ff6276456650daf493f1e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ABE_GICLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a86787c5068ff6276456650daf493f1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114638841d81cc64f5b5d1be071e8917"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a114638841d81cc64f5b5d1be071e8917"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a114638841d81cc64f5b5d1be071e8917">PMHAL_PRCM_CLK_CLKOUTMUX1_CLK_20000000</a></td></tr>
<tr class="memdesc:a114638841d81cc64f5b5d1be071e8917"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CLKOUTMUX1_CLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a114638841d81cc64f5b5d1be071e8917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7b0ca5084cf3b46df744851a900b0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa7b0ca5084cf3b46df744851a900b0b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afa7b0ca5084cf3b46df744851a900b0b">PMHAL_PRCM_CLK_CLKOUTMUX2_CLK_20000000</a></td></tr>
<tr class="memdesc:afa7b0ca5084cf3b46df744851a900b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CLKOUTMUX2_CLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:afa7b0ca5084cf3b46df744851a900b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ceb1b798c36fd1e4b3bf51e2c55da5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ceb1b798c36fd1e4b3bf51e2c55da5e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0ceb1b798c36fd1e4b3bf51e2c55da5e">PMHAL_PRCM_CLK_L3INIT_60M_FCLK_60000000</a></td></tr>
<tr class="memdesc:a0ceb1b798c36fd1e4b3bf51e2c55da5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INIT_60M_FCLK for the frequency 60000000. <br /></td></tr>
<tr class="separator:a0ceb1b798c36fd1e4b3bf51e2c55da5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aec040dcb3342458d3d2ecffde1f0f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0aec040dcb3342458d3d2ecffde1f0f7"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0aec040dcb3342458d3d2ecffde1f0f7">PMHAL_PRCM_CLK_COREAON_IO_SRCOMP_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a0aec040dcb3342458d3d2ecffde1f0f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_COREAON_IO_SRCOMP_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a0aec040dcb3342458d3d2ecffde1f0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a03825fec21be9890ae80915240a45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23a03825fec21be9890ae80915240a45"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a23a03825fec21be9890ae80915240a45">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a23a03825fec21be9890ae80915240a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a23a03825fec21be9890ae80915240a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98df5d76f809a061d8172486519bb312"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98df5d76f809a061d8172486519bb312"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a98df5d76f809a061d8172486519bb312">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_56448000</a></td></tr>
<tr class="memdesc:a98df5d76f809a061d8172486519bb312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:a98df5d76f809a061d8172486519bb312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a135c827f83a635ae135d3577c46a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7a135c827f83a635ae135d3577c46a1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac7a135c827f83a635ae135d3577c46a1">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_28224000</a></td></tr>
<tr class="memdesc:ac7a135c827f83a635ae135d3577c46a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:ac7a135c827f83a635ae135d3577c46a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd22a8e68d5ae2560500581b23ab006"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dd22a8e68d5ae2560500581b23ab006"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2dd22a8e68d5ae2560500581b23ab006">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a2dd22a8e68d5ae2560500581b23ab006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a2dd22a8e68d5ae2560500581b23ab006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ba1a7ea9227992abbc531935c07d75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79ba1a7ea9227992abbc531935c07d75"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a79ba1a7ea9227992abbc531935c07d75">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_56448000</a></td></tr>
<tr class="memdesc:a79ba1a7ea9227992abbc531935c07d75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:a79ba1a7ea9227992abbc531935c07d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1619651ed04976ef48697442e51590"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f1619651ed04976ef48697442e51590"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6f1619651ed04976ef48697442e51590">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_28224000</a></td></tr>
<tr class="memdesc:a6f1619651ed04976ef48697442e51590"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:a6f1619651ed04976ef48697442e51590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2a1e6e4315b797285d77faf239638a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f2a1e6e4315b797285d77faf239638a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4f2a1e6e4315b797285d77faf239638a">PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a4f2a1e6e4315b797285d77faf239638a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a4f2a1e6e4315b797285d77faf239638a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7cc20c97e3028bb95ac2a15bb24efe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e7cc20c97e3028bb95ac2a15bb24efe"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9e7cc20c97e3028bb95ac2a15bb24efe">PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK_56448000</a></td></tr>
<tr class="memdesc:a9e7cc20c97e3028bb95ac2a15bb24efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:a9e7cc20c97e3028bb95ac2a15bb24efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac0b85d120e555a705b3b38d6da9b3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaac0b85d120e555a705b3b38d6da9b3a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aaac0b85d120e555a705b3b38d6da9b3a">PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK_28224000</a></td></tr>
<tr class="memdesc:aaac0b85d120e555a705b3b38d6da9b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:aaac0b85d120e555a705b3b38d6da9b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0514f7fb648dffb826bf20e9e46608"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d0514f7fb648dffb826bf20e9e46608"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0d0514f7fb648dffb826bf20e9e46608">PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a0d0514f7fb648dffb826bf20e9e46608"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a0d0514f7fb648dffb826bf20e9e46608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d68d6411bdfa1866c06e0270bf5a4f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d68d6411bdfa1866c06e0270bf5a4f6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8d68d6411bdfa1866c06e0270bf5a4f6">PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK_56448000</a></td></tr>
<tr class="memdesc:a8d68d6411bdfa1866c06e0270bf5a4f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:a8d68d6411bdfa1866c06e0270bf5a4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c6b62eadc63dd0d5ab59b27e38fe32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1c6b62eadc63dd0d5ab59b27e38fe32"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad1c6b62eadc63dd0d5ab59b27e38fe32">PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK_28224000</a></td></tr>
<tr class="memdesc:ad1c6b62eadc63dd0d5ab59b27e38fe32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:ad1c6b62eadc63dd0d5ab59b27e38fe32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae878de978af01afb37d7c03282125eee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae878de978af01afb37d7c03282125eee"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae878de978af01afb37d7c03282125eee">PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK_20000000</a></td></tr>
<tr class="memdesc:ae878de978af01afb37d7c03282125eee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:ae878de978af01afb37d7c03282125eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af536e4549478e6912e10f4044cffb958"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af536e4549478e6912e10f4044cffb958"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af536e4549478e6912e10f4044cffb958">PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK_56448000</a></td></tr>
<tr class="memdesc:af536e4549478e6912e10f4044cffb958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:af536e4549478e6912e10f4044cffb958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666f5382cc6c803df062253dfe962173"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a666f5382cc6c803df062253dfe962173"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a666f5382cc6c803df062253dfe962173">PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK_28224000</a></td></tr>
<tr class="memdesc:a666f5382cc6c803df062253dfe962173"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:a666f5382cc6c803df062253dfe962173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266f021a992588f8f7c1529359011a74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a266f021a992588f8f7c1529359011a74"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a266f021a992588f8f7c1529359011a74">PMHAL_PRCM_CLK_COREAON_32K_GFCLK_32786</a></td></tr>
<tr class="memdesc:a266f021a992588f8f7c1529359011a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_COREAON_32K_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a266f021a992588f8f7c1529359011a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec2950f626873c2f4fc402d63f11080"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adec2950f626873c2f4fc402d63f11080"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#adec2950f626873c2f4fc402d63f11080">PMHAL_PRCM_CLK_CUSTEFUSE_SYS_GFCLK_10000000</a></td></tr>
<tr class="memdesc:adec2950f626873c2f4fc402d63f11080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CUSTEFUSE_SYS_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:adec2950f626873c2f4fc402d63f11080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4421ec5c9e727bc4b6a7c76b9ee99306"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4421ec5c9e727bc4b6a7c76b9ee99306"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4421ec5c9e727bc4b6a7c76b9ee99306">PMHAL_PRCM_CLK_DMA_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:a4421ec5c9e727bc4b6a7c76b9ee99306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DMA_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a4421ec5c9e727bc4b6a7c76b9ee99306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aaf8d95d8250d65256bc90de84ab4bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6aaf8d95d8250d65256bc90de84ab4bb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6aaf8d95d8250d65256bc90de84ab4bb">PMHAL_PRCM_CLK_DSP1_GFCLK_600000000</a></td></tr>
<tr class="memdesc:a6aaf8d95d8250d65256bc90de84ab4bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSP1_GFCLK for the frequency 600000000. <br /></td></tr>
<tr class="separator:a6aaf8d95d8250d65256bc90de84ab4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8bbd6bd261b79e1346dc90c9b787c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea8bbd6bd261b79e1346dc90c9b787c1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aea8bbd6bd261b79e1346dc90c9b787c1">PMHAL_PRCM_CLK_DSP1_GFCLK_700000000</a></td></tr>
<tr class="memdesc:aea8bbd6bd261b79e1346dc90c9b787c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSP1_GFCLK for the frequency 700000000. <br /></td></tr>
<tr class="separator:aea8bbd6bd261b79e1346dc90c9b787c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2cd5469aee49be7bf47a6ae2f04e55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad2cd5469aee49be7bf47a6ae2f04e55"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aad2cd5469aee49be7bf47a6ae2f04e55">PMHAL_PRCM_CLK_DSP1_GFCLK_750000000</a></td></tr>
<tr class="memdesc:aad2cd5469aee49be7bf47a6ae2f04e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSP1_GFCLK for the frequency 750000000. <br /></td></tr>
<tr class="separator:aad2cd5469aee49be7bf47a6ae2f04e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a778d7078feeefe242da049cc9434e0a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a778d7078feeefe242da049cc9434e0a2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a778d7078feeefe242da049cc9434e0a2">PMHAL_PRCM_CLK_DSP2_GFCLK_600000000</a></td></tr>
<tr class="memdesc:a778d7078feeefe242da049cc9434e0a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSP2_GFCLK for the frequency 600000000. <br /></td></tr>
<tr class="separator:a778d7078feeefe242da049cc9434e0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7e9083d0e92f5130943f8f0da6000d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a7e9083d0e92f5130943f8f0da6000d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2a7e9083d0e92f5130943f8f0da6000d">PMHAL_PRCM_CLK_DSP2_GFCLK_700000000</a></td></tr>
<tr class="memdesc:a2a7e9083d0e92f5130943f8f0da6000d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSP2_GFCLK for the frequency 700000000. <br /></td></tr>
<tr class="separator:a2a7e9083d0e92f5130943f8f0da6000d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e481c9614221a1cfe453fc882690f4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e481c9614221a1cfe453fc882690f4b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6e481c9614221a1cfe453fc882690f4b">PMHAL_PRCM_CLK_DSP2_GFCLK_750000000</a></td></tr>
<tr class="memdesc:a6e481c9614221a1cfe453fc882690f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSP2_GFCLK for the frequency 750000000. <br /></td></tr>
<tr class="separator:a6e481c9614221a1cfe453fc882690f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9195c88f2acf16cd368a8051853bc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c9195c88f2acf16cd368a8051853bc2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8c9195c88f2acf16cd368a8051853bc2">PMHAL_PRCM_CLK_BB2D_GFCLK_354666666</a></td></tr>
<tr class="memdesc:a8c9195c88f2acf16cd368a8051853bc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_BB2D_GFCLK for the frequency 354666666. <br /></td></tr>
<tr class="separator:a8c9195c88f2acf16cd368a8051853bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2780db6b89aec4f385fe639d57e50c45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2780db6b89aec4f385fe639d57e50c45"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2780db6b89aec4f385fe639d57e50c45">PMHAL_PRCM_CLK_HDMI_CEC_GFCLK_32786</a></td></tr>
<tr class="memdesc:a2780db6b89aec4f385fe639d57e50c45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_HDMI_CEC_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a2780db6b89aec4f385fe639d57e50c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89de363a597e97c5d6f58a27856bb7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab89de363a597e97c5d6f58a27856bb7f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab89de363a597e97c5d6f58a27856bb7f">PMHAL_PRCM_CLK_HDMI_PHY_GFCLK_48000000</a></td></tr>
<tr class="memdesc:ab89de363a597e97c5d6f58a27856bb7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_HDMI_PHY_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:ab89de363a597e97c5d6f58a27856bb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147a7449379f10b3477c0db915c1bbca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a147a7449379f10b3477c0db915c1bbca"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a147a7449379f10b3477c0db915c1bbca">PMHAL_PRCM_CLK_DSS_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a147a7449379f10b3477c0db915c1bbca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSS_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a147a7449379f10b3477c0db915c1bbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e345cbe80717f7e5d2a4d9158792fff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e345cbe80717f7e5d2a4d9158792fff"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2e345cbe80717f7e5d2a4d9158792fff">PMHAL_PRCM_CLK_HDMI_DPLL_CLK_20000000</a></td></tr>
<tr class="memdesc:a2e345cbe80717f7e5d2a4d9158792fff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_HDMI_DPLL_CLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a2e345cbe80717f7e5d2a4d9158792fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ff902d2ce8bcf4c438959c5939ac61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02ff902d2ce8bcf4c438959c5939ac61"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a02ff902d2ce8bcf4c438959c5939ac61">PMHAL_PRCM_CLK_HDMI_DPLL_CLK_22579200</a></td></tr>
<tr class="memdesc:a02ff902d2ce8bcf4c438959c5939ac61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_HDMI_DPLL_CLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a02ff902d2ce8bcf4c438959c5939ac61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707e0ee589e6ee5a7560e85d56111a0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a707e0ee589e6ee5a7560e85d56111a0b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a707e0ee589e6ee5a7560e85d56111a0b">PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK_20000000</a></td></tr>
<tr class="memdesc:a707e0ee589e6ee5a7560e85d56111a0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a707e0ee589e6ee5a7560e85d56111a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a05723a3afce99e1804202e477e11e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68a05723a3afce99e1804202e477e11e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a68a05723a3afce99e1804202e477e11e">PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK_22579200</a></td></tr>
<tr class="memdesc:a68a05723a3afce99e1804202e477e11e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a68a05723a3afce99e1804202e477e11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392b4f02a1aa0e4510b7aba2b1b718e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a392b4f02a1aa0e4510b7aba2b1b718e7"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a392b4f02a1aa0e4510b7aba2b1b718e7">PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK_20000000</a></td></tr>
<tr class="memdesc:a392b4f02a1aa0e4510b7aba2b1b718e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a392b4f02a1aa0e4510b7aba2b1b718e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac309fd63cfe50c80741344fef3498a0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac309fd63cfe50c80741344fef3498a0d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac309fd63cfe50c80741344fef3498a0d">PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK_22579200</a></td></tr>
<tr class="memdesc:ac309fd63cfe50c80741344fef3498a0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:ac309fd63cfe50c80741344fef3498a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af333dad4d5e7555ea5209baf6471f3cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af333dad4d5e7555ea5209baf6471f3cb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af333dad4d5e7555ea5209baf6471f3cb">PMHAL_PRCM_CLK_SDVENC_GFCLK_0</a></td></tr>
<tr class="memdesc:af333dad4d5e7555ea5209baf6471f3cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SDVENC_GFCLK for the frequency 0. <br /></td></tr>
<tr class="separator:af333dad4d5e7555ea5209baf6471f3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b313fa4d10351f80419b32577b6529a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b313fa4d10351f80419b32577b6529a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5b313fa4d10351f80419b32577b6529a">PMHAL_PRCM_CLK_EMIF_DLL_GCLK_200000000</a></td></tr>
<tr class="memdesc:a5b313fa4d10351f80419b32577b6529a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_DLL_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a5b313fa4d10351f80419b32577b6529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a218d0de539d5f6cb6f8bef098a1f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24a218d0de539d5f6cb6f8bef098a1f0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a24a218d0de539d5f6cb6f8bef098a1f0">PMHAL_PRCM_CLK_EMIF_DLL_GCLK_266000000</a></td></tr>
<tr class="memdesc:a24a218d0de539d5f6cb6f8bef098a1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_DLL_GCLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a24a218d0de539d5f6cb6f8bef098a1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8083b1f31562805c3aca91eea90ef753"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8083b1f31562805c3aca91eea90ef753"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8083b1f31562805c3aca91eea90ef753">PMHAL_PRCM_CLK_EMIF_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:a8083b1f31562805c3aca91eea90ef753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a8083b1f31562805c3aca91eea90ef753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bfea32f9d20730fb1cadab41916319"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74bfea32f9d20730fb1cadab41916319"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a74bfea32f9d20730fb1cadab41916319">PMHAL_PRCM_CLK_EMIF_PHY_GCLK_400000000</a></td></tr>
<tr class="memdesc:a74bfea32f9d20730fb1cadab41916319"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_PHY_GCLK for the frequency 400000000. <br /></td></tr>
<tr class="separator:a74bfea32f9d20730fb1cadab41916319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59047db978ba6aa2cc7b42d8a6a2939"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab59047db978ba6aa2cc7b42d8a6a2939"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab59047db978ba6aa2cc7b42d8a6a2939">PMHAL_PRCM_CLK_EMIF_PHY_GCLK_532000000</a></td></tr>
<tr class="memdesc:ab59047db978ba6aa2cc7b42d8a6a2939"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_PHY_GCLK for the frequency 532000000. <br /></td></tr>
<tr class="separator:ab59047db978ba6aa2cc7b42d8a6a2939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f1ee665cf22713930d0b37e31ce1ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31f1ee665cf22713930d0b37e31ce1ee"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a31f1ee665cf22713930d0b37e31ce1ee">PMHAL_PRCM_CLK_EVE1_GFCLK_535000000</a></td></tr>
<tr class="memdesc:a31f1ee665cf22713930d0b37e31ce1ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EVE1_GFCLK for the frequency 535000000. <br /></td></tr>
<tr class="separator:a31f1ee665cf22713930d0b37e31ce1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ede586ae3581d67749ec9daed7524ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ede586ae3581d67749ec9daed7524ad"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6ede586ae3581d67749ec9daed7524ad">PMHAL_PRCM_CLK_EVE1_GFCLK_650000000</a></td></tr>
<tr class="memdesc:a6ede586ae3581d67749ec9daed7524ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EVE1_GFCLK for the frequency 650000000. <br /></td></tr>
<tr class="separator:a6ede586ae3581d67749ec9daed7524ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb656ca92d933fd6a68348796428b8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bb656ca92d933fd6a68348796428b8a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9bb656ca92d933fd6a68348796428b8a">PMHAL_PRCM_CLK_EVE2_GFCLK_535000000</a></td></tr>
<tr class="memdesc:a9bb656ca92d933fd6a68348796428b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EVE2_GFCLK for the frequency 535000000. <br /></td></tr>
<tr class="separator:a9bb656ca92d933fd6a68348796428b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f175458c2d766d7c4d8df982d1e11a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37f175458c2d766d7c4d8df982d1e11a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a37f175458c2d766d7c4d8df982d1e11a">PMHAL_PRCM_CLK_EVE2_GFCLK_650000000</a></td></tr>
<tr class="memdesc:a37f175458c2d766d7c4d8df982d1e11a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EVE2_GFCLK for the frequency 650000000. <br /></td></tr>
<tr class="separator:a37f175458c2d766d7c4d8df982d1e11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25e694ef8a3d2c165ea9e3de1fa51865"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25e694ef8a3d2c165ea9e3de1fa51865"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a25e694ef8a3d2c165ea9e3de1fa51865">PMHAL_PRCM_CLK_EVE3_GFCLK_535000000</a></td></tr>
<tr class="memdesc:a25e694ef8a3d2c165ea9e3de1fa51865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EVE3_GFCLK for the frequency 535000000. <br /></td></tr>
<tr class="separator:a25e694ef8a3d2c165ea9e3de1fa51865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854294e8cfc60f13b91c56bd2489361d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a854294e8cfc60f13b91c56bd2489361d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a854294e8cfc60f13b91c56bd2489361d">PMHAL_PRCM_CLK_EVE3_GFCLK_650000000</a></td></tr>
<tr class="memdesc:a854294e8cfc60f13b91c56bd2489361d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EVE3_GFCLK for the frequency 650000000. <br /></td></tr>
<tr class="separator:a854294e8cfc60f13b91c56bd2489361d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff19966f0142439e68cbd394589fcece"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff19966f0142439e68cbd394589fcece"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aff19966f0142439e68cbd394589fcece">PMHAL_PRCM_CLK_EVE4_GFCLK_535000000</a></td></tr>
<tr class="memdesc:aff19966f0142439e68cbd394589fcece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EVE4_GFCLK for the frequency 535000000. <br /></td></tr>
<tr class="separator:aff19966f0142439e68cbd394589fcece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13db9b6059dd43740ae6dc9101e85572"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13db9b6059dd43740ae6dc9101e85572"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a13db9b6059dd43740ae6dc9101e85572">PMHAL_PRCM_CLK_EVE4_GFCLK_650000000</a></td></tr>
<tr class="memdesc:a13db9b6059dd43740ae6dc9101e85572"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EVE4_GFCLK for the frequency 650000000. <br /></td></tr>
<tr class="separator:a13db9b6059dd43740ae6dc9101e85572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6b6919d65fd46a642329cb143b2c0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed6b6919d65fd46a642329cb143b2c0c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aed6b6919d65fd46a642329cb143b2c0c">PMHAL_PRCM_CLK_GMAC_RFT_CLK_266000000</a></td></tr>
<tr class="memdesc:aed6b6919d65fd46a642329cb143b2c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GMAC_RFT_CLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:aed6b6919d65fd46a642329cb143b2c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbb326bc0a19ca924c5bfcc8de797c61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbb326bc0a19ca924c5bfcc8de797c61"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abbb326bc0a19ca924c5bfcc8de797c61">PMHAL_PRCM_CLK_GMAC_RFT_CLK_451584000</a></td></tr>
<tr class="memdesc:abbb326bc0a19ca924c5bfcc8de797c61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GMAC_RFT_CLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:abbb326bc0a19ca924c5bfcc8de797c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2857bde21d55536ac8451cc494023898"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2857bde21d55536ac8451cc494023898"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2857bde21d55536ac8451cc494023898">PMHAL_PRCM_CLK_GMAC_MAIN_CLK_125000000</a></td></tr>
<tr class="memdesc:a2857bde21d55536ac8451cc494023898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GMAC_MAIN_CLK for the frequency 125000000. <br /></td></tr>
<tr class="separator:a2857bde21d55536ac8451cc494023898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e201a95d0b52d2440b09ed96ccf95f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1e201a95d0b52d2440b09ed96ccf95f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af1e201a95d0b52d2440b09ed96ccf95f">PMHAL_PRCM_CLK_GMII_250MHZ_CLK_250000000</a></td></tr>
<tr class="memdesc:af1e201a95d0b52d2440b09ed96ccf95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GMII_250MHZ_CLK for the frequency 250000000. <br /></td></tr>
<tr class="separator:af1e201a95d0b52d2440b09ed96ccf95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d65eab0d0bdd9b1aed0a49f2c8dec0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d65eab0d0bdd9b1aed0a49f2c8dec0c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2d65eab0d0bdd9b1aed0a49f2c8dec0c">PMHAL_PRCM_CLK_RMII_50MHZ_CLK_50000000</a></td></tr>
<tr class="memdesc:a2d65eab0d0bdd9b1aed0a49f2c8dec0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RMII_50MHZ_CLK for the frequency 50000000. <br /></td></tr>
<tr class="separator:a2d65eab0d0bdd9b1aed0a49f2c8dec0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3342ea267d3dfea44c6eac7ccbe367"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada3342ea267d3dfea44c6eac7ccbe367"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ada3342ea267d3dfea44c6eac7ccbe367">PMHAL_PRCM_CLK_RGMII_5MHZ_CLK_5000000</a></td></tr>
<tr class="memdesc:ada3342ea267d3dfea44c6eac7ccbe367"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RGMII_5MHZ_CLK for the frequency 5000000. <br /></td></tr>
<tr class="separator:ada3342ea267d3dfea44c6eac7ccbe367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf277336784e86ba35850fb5a31db1d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf277336784e86ba35850fb5a31db1d2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abf277336784e86ba35850fb5a31db1d2">PMHAL_PRCM_CLK_GPU_CORE_GCLK_425600000</a></td></tr>
<tr class="memdesc:abf277336784e86ba35850fb5a31db1d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPU_CORE_GCLK for the frequency 425600000. <br /></td></tr>
<tr class="separator:abf277336784e86ba35850fb5a31db1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755a476a2c00cf0579634f82238d6439"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a755a476a2c00cf0579634f82238d6439"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a755a476a2c00cf0579634f82238d6439">PMHAL_PRCM_CLK_GPU_CORE_GCLK_500000000</a></td></tr>
<tr class="memdesc:a755a476a2c00cf0579634f82238d6439"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPU_CORE_GCLK for the frequency 500000000. <br /></td></tr>
<tr class="separator:a755a476a2c00cf0579634f82238d6439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc6c53383024927964aad6f27783516"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cc6c53383024927964aad6f27783516"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8cc6c53383024927964aad6f27783516">PMHAL_PRCM_CLK_GPU_CORE_GCLK_532000000</a></td></tr>
<tr class="memdesc:a8cc6c53383024927964aad6f27783516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPU_CORE_GCLK for the frequency 532000000. <br /></td></tr>
<tr class="separator:a8cc6c53383024927964aad6f27783516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab38d9776d3f19fc392bfeaeaaf2048"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acab38d9776d3f19fc392bfeaeaaf2048"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acab38d9776d3f19fc392bfeaeaaf2048">PMHAL_PRCM_CLK_GPU_HYD_GCLK_425600000</a></td></tr>
<tr class="memdesc:acab38d9776d3f19fc392bfeaeaaf2048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPU_HYD_GCLK for the frequency 425600000. <br /></td></tr>
<tr class="separator:acab38d9776d3f19fc392bfeaeaaf2048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1a0cc05ae0d0bc36a497d749fe1b2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d1a0cc05ae0d0bc36a497d749fe1b2e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5d1a0cc05ae0d0bc36a497d749fe1b2e">PMHAL_PRCM_CLK_GPU_HYD_GCLK_500000000</a></td></tr>
<tr class="memdesc:a5d1a0cc05ae0d0bc36a497d749fe1b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPU_HYD_GCLK for the frequency 500000000. <br /></td></tr>
<tr class="separator:a5d1a0cc05ae0d0bc36a497d749fe1b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff7ff4d1409b50837ad56a4d859140a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afff7ff4d1409b50837ad56a4d859140a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afff7ff4d1409b50837ad56a4d859140a">PMHAL_PRCM_CLK_GPU_HYD_GCLK_532000000</a></td></tr>
<tr class="memdesc:afff7ff4d1409b50837ad56a4d859140a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPU_HYD_GCLK for the frequency 532000000. <br /></td></tr>
<tr class="separator:afff7ff4d1409b50837ad56a4d859140a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853448490ff252ee62bd61997dbdda41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a853448490ff252ee62bd61997dbdda41"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a853448490ff252ee62bd61997dbdda41">PMHAL_PRCM_CLK_IPU_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:a853448490ff252ee62bd61997dbdda41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_IPU_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a853448490ff252ee62bd61997dbdda41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01449739c46530f8b6bf74a41c9fe594"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01449739c46530f8b6bf74a41c9fe594"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a01449739c46530f8b6bf74a41c9fe594">PMHAL_PRCM_CLK_IPU_96M_GFCLK_96000000</a></td></tr>
<tr class="memdesc:a01449739c46530f8b6bf74a41c9fe594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_IPU_96M_GFCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:a01449739c46530f8b6bf74a41c9fe594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25897e008c31afe49c558658bf0e388e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25897e008c31afe49c558658bf0e388e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a25897e008c31afe49c558658bf0e388e">PMHAL_PRCM_CLK_MCASP1_AHCLKR_56448000</a></td></tr>
<tr class="memdesc:a25897e008c31afe49c558658bf0e388e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKR for the frequency 56448000. <br /></td></tr>
<tr class="separator:a25897e008c31afe49c558658bf0e388e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21d81b449ec3d42200b1665161d33a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af21d81b449ec3d42200b1665161d33a2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af21d81b449ec3d42200b1665161d33a2">PMHAL_PRCM_CLK_MCASP1_AHCLKR_20000000</a></td></tr>
<tr class="memdesc:af21d81b449ec3d42200b1665161d33a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKR for the frequency 20000000. <br /></td></tr>
<tr class="separator:af21d81b449ec3d42200b1665161d33a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388f07a7b8e72de32511cdb85d074c2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a388f07a7b8e72de32511cdb85d074c2e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a388f07a7b8e72de32511cdb85d074c2e">PMHAL_PRCM_CLK_MCASP1_AHCLKR_10000000</a></td></tr>
<tr class="memdesc:a388f07a7b8e72de32511cdb85d074c2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKR for the frequency 10000000. <br /></td></tr>
<tr class="separator:a388f07a7b8e72de32511cdb85d074c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeead024d7dd91984b9191cd78211c5d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeead024d7dd91984b9191cd78211c5d6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aeead024d7dd91984b9191cd78211c5d6">PMHAL_PRCM_CLK_MCASP1_AHCLKR_24000000</a></td></tr>
<tr class="memdesc:aeead024d7dd91984b9191cd78211c5d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKR for the frequency 24000000. <br /></td></tr>
<tr class="separator:aeead024d7dd91984b9191cd78211c5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc63a367ae0f74a3f706635508b6286"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbc63a367ae0f74a3f706635508b6286"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abbc63a367ae0f74a3f706635508b6286">PMHAL_PRCM_CLK_MCASP1_AHCLKR_22579200</a></td></tr>
<tr class="memdesc:abbc63a367ae0f74a3f706635508b6286"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKR for the frequency 22579200. <br /></td></tr>
<tr class="separator:abbc63a367ae0f74a3f706635508b6286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8e931b9c75e50c966bc7f2b0025de7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e8e931b9c75e50c966bc7f2b0025de7"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7e8e931b9c75e50c966bc7f2b0025de7">PMHAL_PRCM_CLK_MCASP1_AHCLKX_56448000</a></td></tr>
<tr class="memdesc:a7e8e931b9c75e50c966bc7f2b0025de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKX for the frequency 56448000. <br /></td></tr>
<tr class="separator:a7e8e931b9c75e50c966bc7f2b0025de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e652255c8e2ed40c7510252e18ebe3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77e652255c8e2ed40c7510252e18ebe3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a77e652255c8e2ed40c7510252e18ebe3">PMHAL_PRCM_CLK_MCASP1_AHCLKX_20000000</a></td></tr>
<tr class="memdesc:a77e652255c8e2ed40c7510252e18ebe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKX for the frequency 20000000. <br /></td></tr>
<tr class="separator:a77e652255c8e2ed40c7510252e18ebe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0dcbac5d55ec26f6090cbdd958fe14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa0dcbac5d55ec26f6090cbdd958fe14"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afa0dcbac5d55ec26f6090cbdd958fe14">PMHAL_PRCM_CLK_MCASP1_AHCLKX_10000000</a></td></tr>
<tr class="memdesc:afa0dcbac5d55ec26f6090cbdd958fe14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKX for the frequency 10000000. <br /></td></tr>
<tr class="separator:afa0dcbac5d55ec26f6090cbdd958fe14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd27a6ceb80d9ea4c57e4eaf49e7f28b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd27a6ceb80d9ea4c57e4eaf49e7f28b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afd27a6ceb80d9ea4c57e4eaf49e7f28b">PMHAL_PRCM_CLK_MCASP1_AHCLKX_24000000</a></td></tr>
<tr class="memdesc:afd27a6ceb80d9ea4c57e4eaf49e7f28b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKX for the frequency 24000000. <br /></td></tr>
<tr class="separator:afd27a6ceb80d9ea4c57e4eaf49e7f28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7395bb8e3c6b8e32f171a2bb71c08966"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7395bb8e3c6b8e32f171a2bb71c08966"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7395bb8e3c6b8e32f171a2bb71c08966">PMHAL_PRCM_CLK_MCASP1_AHCLKX_22579200</a></td></tr>
<tr class="memdesc:a7395bb8e3c6b8e32f171a2bb71c08966"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKX for the frequency 22579200. <br /></td></tr>
<tr class="separator:a7395bb8e3c6b8e32f171a2bb71c08966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ee829d100a40419ba672bfbfbf5353"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00ee829d100a40419ba672bfbfbf5353"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a00ee829d100a40419ba672bfbfbf5353">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a00ee829d100a40419ba672bfbfbf5353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a00ee829d100a40419ba672bfbfbf5353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4342b1aa673d70c06eec4639cc655885"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4342b1aa673d70c06eec4639cc655885"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4342b1aa673d70c06eec4639cc655885">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_225792000</a></td></tr>
<tr class="memdesc:a4342b1aa673d70c06eec4639cc655885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK for the frequency 225792000. <br /></td></tr>
<tr class="separator:a4342b1aa673d70c06eec4639cc655885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2392c9eed7b8ce034b9a59b1c1f42e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2392c9eed7b8ce034b9a59b1c1f42e0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa2392c9eed7b8ce034b9a59b1c1f42e0">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_112896000</a></td></tr>
<tr class="memdesc:aa2392c9eed7b8ce034b9a59b1c1f42e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK for the frequency 112896000. <br /></td></tr>
<tr class="separator:aa2392c9eed7b8ce034b9a59b1c1f42e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02cd422e06211f0a1d36b8503569c83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af02cd422e06211f0a1d36b8503569c83"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af02cd422e06211f0a1d36b8503569c83">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_56448000</a></td></tr>
<tr class="memdesc:af02cd422e06211f0a1d36b8503569c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:af02cd422e06211f0a1d36b8503569c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1deb3df7ad9ecf8891fe08906b0f773c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1deb3df7ad9ecf8891fe08906b0f773c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1deb3df7ad9ecf8891fe08906b0f773c">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_28224000</a></td></tr>
<tr class="memdesc:a1deb3df7ad9ecf8891fe08906b0f773c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:a1deb3df7ad9ecf8891fe08906b0f773c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14cd63efac353cf54688120e42e2163"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae14cd63efac353cf54688120e42e2163"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae14cd63efac353cf54688120e42e2163">PMHAL_PRCM_CLK_TIMER5_GFCLK_20000000</a></td></tr>
<tr class="memdesc:ae14cd63efac353cf54688120e42e2163"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:ae14cd63efac353cf54688120e42e2163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0d9724622e64c36e821d4e627983b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e0d9724622e64c36e821d4e627983b5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7e0d9724622e64c36e821d4e627983b5">PMHAL_PRCM_CLK_TIMER5_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a7e0d9724622e64c36e821d4e627983b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a7e0d9724622e64c36e821d4e627983b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6fb018a51b29bbf3dd739b6d80c4963"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6fb018a51b29bbf3dd739b6d80c4963"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae6fb018a51b29bbf3dd739b6d80c4963">PMHAL_PRCM_CLK_TIMER5_GFCLK_32786</a></td></tr>
<tr class="memdesc:ae6fb018a51b29bbf3dd739b6d80c4963"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:ae6fb018a51b29bbf3dd739b6d80c4963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10aefa6a67755373700fbd9aa69e2127"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10aefa6a67755373700fbd9aa69e2127"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a10aefa6a67755373700fbd9aa69e2127">PMHAL_PRCM_CLK_TIMER5_GFCLK_22579200</a></td></tr>
<tr class="memdesc:a10aefa6a67755373700fbd9aa69e2127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a10aefa6a67755373700fbd9aa69e2127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad320f90627578f3482e8493026442f41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad320f90627578f3482e8493026442f41"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad320f90627578f3482e8493026442f41">PMHAL_PRCM_CLK_TIMER5_GFCLK_451584000</a></td></tr>
<tr class="memdesc:ad320f90627578f3482e8493026442f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:ad320f90627578f3482e8493026442f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a2a45b5cbfb9754e5dfa437bde0513"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49a2a45b5cbfb9754e5dfa437bde0513"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a49a2a45b5cbfb9754e5dfa437bde0513">PMHAL_PRCM_CLK_TIMER6_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a49a2a45b5cbfb9754e5dfa437bde0513"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a49a2a45b5cbfb9754e5dfa437bde0513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961df366f03305af74a5a260c168b618"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a961df366f03305af74a5a260c168b618"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a961df366f03305af74a5a260c168b618">PMHAL_PRCM_CLK_TIMER6_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a961df366f03305af74a5a260c168b618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a961df366f03305af74a5a260c168b618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5dde1d472e13dd90e7f53a6c777f6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f5dde1d472e13dd90e7f53a6c777f6d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4f5dde1d472e13dd90e7f53a6c777f6d">PMHAL_PRCM_CLK_TIMER6_GFCLK_32786</a></td></tr>
<tr class="memdesc:a4f5dde1d472e13dd90e7f53a6c777f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a4f5dde1d472e13dd90e7f53a6c777f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fe9c5a6bd88299aacc824d7ffb7175"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69fe9c5a6bd88299aacc824d7ffb7175"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a69fe9c5a6bd88299aacc824d7ffb7175">PMHAL_PRCM_CLK_TIMER6_GFCLK_22579200</a></td></tr>
<tr class="memdesc:a69fe9c5a6bd88299aacc824d7ffb7175"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a69fe9c5a6bd88299aacc824d7ffb7175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64acd43219916521d774942bd56b1be8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64acd43219916521d774942bd56b1be8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a64acd43219916521d774942bd56b1be8">PMHAL_PRCM_CLK_TIMER6_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a64acd43219916521d774942bd56b1be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a64acd43219916521d774942bd56b1be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7673d1a617b9c7e98aaeb67c0d269de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7673d1a617b9c7e98aaeb67c0d269de"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac7673d1a617b9c7e98aaeb67c0d269de">PMHAL_PRCM_CLK_TIMER7_GFCLK_20000000</a></td></tr>
<tr class="memdesc:ac7673d1a617b9c7e98aaeb67c0d269de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:ac7673d1a617b9c7e98aaeb67c0d269de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0ccae6ed9f308df25c84e21904d602"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d0ccae6ed9f308df25c84e21904d602"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9d0ccae6ed9f308df25c84e21904d602">PMHAL_PRCM_CLK_TIMER7_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a9d0ccae6ed9f308df25c84e21904d602"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a9d0ccae6ed9f308df25c84e21904d602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e86b3aef22ffa2ee6d560c9a7ad51f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31e86b3aef22ffa2ee6d560c9a7ad51f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a31e86b3aef22ffa2ee6d560c9a7ad51f">PMHAL_PRCM_CLK_TIMER7_GFCLK_32786</a></td></tr>
<tr class="memdesc:a31e86b3aef22ffa2ee6d560c9a7ad51f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a31e86b3aef22ffa2ee6d560c9a7ad51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3283091b5e7466b9c9d62bd9cd85759"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3283091b5e7466b9c9d62bd9cd85759"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab3283091b5e7466b9c9d62bd9cd85759">PMHAL_PRCM_CLK_TIMER7_GFCLK_22579200</a></td></tr>
<tr class="memdesc:ab3283091b5e7466b9c9d62bd9cd85759"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:ab3283091b5e7466b9c9d62bd9cd85759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfae3e5dd14a5caeb20591e3294ab7c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfae3e5dd14a5caeb20591e3294ab7c8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abfae3e5dd14a5caeb20591e3294ab7c8">PMHAL_PRCM_CLK_TIMER7_GFCLK_451584000</a></td></tr>
<tr class="memdesc:abfae3e5dd14a5caeb20591e3294ab7c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:abfae3e5dd14a5caeb20591e3294ab7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20d21f3392ca910f030281e9e12fa75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad20d21f3392ca910f030281e9e12fa75"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad20d21f3392ca910f030281e9e12fa75">PMHAL_PRCM_CLK_TIMER8_GFCLK_20000000</a></td></tr>
<tr class="memdesc:ad20d21f3392ca910f030281e9e12fa75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER8_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:ad20d21f3392ca910f030281e9e12fa75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3217bec24e2f3f4030a239014f0589"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c3217bec24e2f3f4030a239014f0589"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6c3217bec24e2f3f4030a239014f0589">PMHAL_PRCM_CLK_TIMER8_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a6c3217bec24e2f3f4030a239014f0589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER8_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a6c3217bec24e2f3f4030a239014f0589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a869b7e100cd967182cd6f0ca7b88569f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a869b7e100cd967182cd6f0ca7b88569f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a869b7e100cd967182cd6f0ca7b88569f">PMHAL_PRCM_CLK_TIMER8_GFCLK_32786</a></td></tr>
<tr class="memdesc:a869b7e100cd967182cd6f0ca7b88569f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER8_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a869b7e100cd967182cd6f0ca7b88569f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd23de0887e5d46ce882561839e2c37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dd23de0887e5d46ce882561839e2c37"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4dd23de0887e5d46ce882561839e2c37">PMHAL_PRCM_CLK_TIMER8_GFCLK_22579200</a></td></tr>
<tr class="memdesc:a4dd23de0887e5d46ce882561839e2c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER8_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a4dd23de0887e5d46ce882561839e2c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f806516dd7a08231c8485c9328eeb3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f806516dd7a08231c8485c9328eeb3f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2f806516dd7a08231c8485c9328eeb3f">PMHAL_PRCM_CLK_TIMER8_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a2f806516dd7a08231c8485c9328eeb3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER8_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a2f806516dd7a08231c8485c9328eeb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a942c4239c206f15880c307df2de477"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a942c4239c206f15880c307df2de477"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9a942c4239c206f15880c307df2de477">PMHAL_PRCM_CLK_UART6_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a9a942c4239c206f15880c307df2de477"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART6_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a9a942c4239c206f15880c307df2de477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4904cafde1dc4d74fbd85b06941ecd46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4904cafde1dc4d74fbd85b06941ecd46"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4904cafde1dc4d74fbd85b06941ecd46">PMHAL_PRCM_CLK_UART6_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a4904cafde1dc4d74fbd85b06941ecd46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART6_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a4904cafde1dc4d74fbd85b06941ecd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65514d4bec80e56b12ce2e34aa751f33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65514d4bec80e56b12ce2e34aa751f33"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a65514d4bec80e56b12ce2e34aa751f33">PMHAL_PRCM_CLK_IPU1_GFCLK_212800000</a></td></tr>
<tr class="memdesc:a65514d4bec80e56b12ce2e34aa751f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_IPU1_GFCLK for the frequency 212800000. <br /></td></tr>
<tr class="separator:a65514d4bec80e56b12ce2e34aa751f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ae0962fbed5ac508260862554ac380"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2ae0962fbed5ac508260862554ac380"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab2ae0962fbed5ac508260862554ac380">PMHAL_PRCM_CLK_IPU2_GFCLK_212800000</a></td></tr>
<tr class="memdesc:ab2ae0962fbed5ac508260862554ac380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_IPU2_GFCLK for the frequency 212800000. <br /></td></tr>
<tr class="separator:ab2ae0962fbed5ac508260862554ac380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4de049f073e6d87909abb17d368f9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c4de049f073e6d87909abb17d368f9b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7c4de049f073e6d87909abb17d368f9b">PMHAL_PRCM_CLK_IVA_GCLK_388333333</a></td></tr>
<tr class="memdesc:a7c4de049f073e6d87909abb17d368f9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_IVA_GCLK for the frequency 388333333. <br /></td></tr>
<tr class="separator:a7c4de049f073e6d87909abb17d368f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6f4d11bdc48485ff4b59154907025c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb6f4d11bdc48485ff4b59154907025c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abb6f4d11bdc48485ff4b59154907025c">PMHAL_PRCM_CLK_IVA_GCLK_430000000</a></td></tr>
<tr class="memdesc:abb6f4d11bdc48485ff4b59154907025c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_IVA_GCLK for the frequency 430000000. <br /></td></tr>
<tr class="separator:abb6f4d11bdc48485ff4b59154907025c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9834b98acfb7ff7c0a51b49bf491b5cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9834b98acfb7ff7c0a51b49bf491b5cc"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9834b98acfb7ff7c0a51b49bf491b5cc">PMHAL_PRCM_CLK_IVA_GCLK_532000000</a></td></tr>
<tr class="memdesc:a9834b98acfb7ff7c0a51b49bf491b5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_IVA_GCLK for the frequency 532000000. <br /></td></tr>
<tr class="separator:a9834b98acfb7ff7c0a51b49bf491b5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e753cc9aee73a38bf166ba221930e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7e753cc9aee73a38bf166ba221930e4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac7e753cc9aee73a38bf166ba221930e4">PMHAL_PRCM_CLK_L3INIT_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:ac7e753cc9aee73a38bf166ba221930e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INIT_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:ac7e753cc9aee73a38bf166ba221930e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e30a297a8d942ad6f70113158662c93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e30a297a8d942ad6f70113158662c93"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7e30a297a8d942ad6f70113158662c93">PMHAL_PRCM_CLK_L3INIT_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:a7e30a297a8d942ad6f70113158662c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INIT_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:a7e30a297a8d942ad6f70113158662c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251ef48decbbc2a225f536659a52980a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a251ef48decbbc2a225f536659a52980a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a251ef48decbbc2a225f536659a52980a">PMHAL_PRCM_CLK_MMC1_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a251ef48decbbc2a225f536659a52980a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC1_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a251ef48decbbc2a225f536659a52980a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2388eb6af4d09941168b369a5d3bbd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2388eb6af4d09941168b369a5d3bbd2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad2388eb6af4d09941168b369a5d3bbd2">PMHAL_PRCM_CLK_MMC1_GFCLK_96000000</a></td></tr>
<tr class="memdesc:ad2388eb6af4d09941168b369a5d3bbd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC1_GFCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:ad2388eb6af4d09941168b369a5d3bbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8577857fb1e07d9e8218e187e5c462b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8577857fb1e07d9e8218e187e5c462b7"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8577857fb1e07d9e8218e187e5c462b7">PMHAL_PRCM_CLK_MMC1_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a8577857fb1e07d9e8218e187e5c462b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC1_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a8577857fb1e07d9e8218e187e5c462b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f959f3d88f54f5e7033fa68f1434aa1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f959f3d88f54f5e7033fa68f1434aa1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3f959f3d88f54f5e7033fa68f1434aa1">PMHAL_PRCM_CLK_MMC1_GFCLK_128000000</a></td></tr>
<tr class="memdesc:a3f959f3d88f54f5e7033fa68f1434aa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC1_GFCLK for the frequency 128000000. <br /></td></tr>
<tr class="separator:a3f959f3d88f54f5e7033fa68f1434aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015c2630dd1da86653aee7b9ad748766"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a015c2630dd1da86653aee7b9ad748766"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a015c2630dd1da86653aee7b9ad748766">PMHAL_PRCM_CLK_MMC1_GFCLK_64000000</a></td></tr>
<tr class="memdesc:a015c2630dd1da86653aee7b9ad748766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC1_GFCLK for the frequency 64000000. <br /></td></tr>
<tr class="separator:a015c2630dd1da86653aee7b9ad748766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba891029a4ba87696bbdff5460418a2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba891029a4ba87696bbdff5460418a2e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aba891029a4ba87696bbdff5460418a2e">PMHAL_PRCM_CLK_MMC1_GFCLK_32000000</a></td></tr>
<tr class="memdesc:aba891029a4ba87696bbdff5460418a2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC1_GFCLK for the frequency 32000000. <br /></td></tr>
<tr class="separator:aba891029a4ba87696bbdff5460418a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92109f6fb046ee3afe331e6e74bfdc50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92109f6fb046ee3afe331e6e74bfdc50"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a92109f6fb046ee3afe331e6e74bfdc50">PMHAL_PRCM_CLK_L3INIT_32K_GFCLK_32786</a></td></tr>
<tr class="memdesc:a92109f6fb046ee3afe331e6e74bfdc50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INIT_32K_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a92109f6fb046ee3afe331e6e74bfdc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef34a74c64a32f8657079239ac5cf9a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef34a74c64a32f8657079239ac5cf9a3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aef34a74c64a32f8657079239ac5cf9a3">PMHAL_PRCM_CLK_MMC2_GFCLK_192000000</a></td></tr>
<tr class="memdesc:aef34a74c64a32f8657079239ac5cf9a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC2_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:aef34a74c64a32f8657079239ac5cf9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa89df0a75503c46ebc6b91af5aa0c420"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa89df0a75503c46ebc6b91af5aa0c420"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa89df0a75503c46ebc6b91af5aa0c420">PMHAL_PRCM_CLK_MMC2_GFCLK_96000000</a></td></tr>
<tr class="memdesc:aa89df0a75503c46ebc6b91af5aa0c420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC2_GFCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:aa89df0a75503c46ebc6b91af5aa0c420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adfbfd6f7d1841918de704518cab486"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1adfbfd6f7d1841918de704518cab486"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1adfbfd6f7d1841918de704518cab486">PMHAL_PRCM_CLK_MMC2_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a1adfbfd6f7d1841918de704518cab486"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC2_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a1adfbfd6f7d1841918de704518cab486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b510c4918532f80d16a9a2b64853da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63b510c4918532f80d16a9a2b64853da"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a63b510c4918532f80d16a9a2b64853da">PMHAL_PRCM_CLK_MMC2_GFCLK_128000000</a></td></tr>
<tr class="memdesc:a63b510c4918532f80d16a9a2b64853da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC2_GFCLK for the frequency 128000000. <br /></td></tr>
<tr class="separator:a63b510c4918532f80d16a9a2b64853da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ddd98894cead63a57cb930e09d65bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13ddd98894cead63a57cb930e09d65bf"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a13ddd98894cead63a57cb930e09d65bf">PMHAL_PRCM_CLK_MMC2_GFCLK_64000000</a></td></tr>
<tr class="memdesc:a13ddd98894cead63a57cb930e09d65bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC2_GFCLK for the frequency 64000000. <br /></td></tr>
<tr class="separator:a13ddd98894cead63a57cb930e09d65bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e070986db3ce04d01f8ecbe541688aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e070986db3ce04d01f8ecbe541688aa"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0e070986db3ce04d01f8ecbe541688aa">PMHAL_PRCM_CLK_MMC2_GFCLK_32000000</a></td></tr>
<tr class="memdesc:a0e070986db3ce04d01f8ecbe541688aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC2_GFCLK for the frequency 32000000. <br /></td></tr>
<tr class="separator:a0e070986db3ce04d01f8ecbe541688aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e151645dd7dd59bed639cfbf3ae1630"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e151645dd7dd59bed639cfbf3ae1630"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3e151645dd7dd59bed639cfbf3ae1630">PMHAL_PRCM_CLK_MLB_SYS_L3_GFCLK_266000000</a></td></tr>
<tr class="memdesc:a3e151645dd7dd59bed639cfbf3ae1630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MLB_SYS_L3_GFCLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a3e151645dd7dd59bed639cfbf3ae1630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c9c9aa95f302665f76294d507c4e54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3c9c9aa95f302665f76294d507c4e54"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab3c9c9aa95f302665f76294d507c4e54">PMHAL_PRCM_CLK_L3INIT_48M_GFCLK_48000000</a></td></tr>
<tr class="memdesc:ab3c9c9aa95f302665f76294d507c4e54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INIT_48M_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:ab3c9c9aa95f302665f76294d507c4e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df1706ca572602cf07ff09aba54b05e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3df1706ca572602cf07ff09aba54b05e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3df1706ca572602cf07ff09aba54b05e">PMHAL_PRCM_CLK_SATA_REF_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a3df1706ca572602cf07ff09aba54b05e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SATA_REF_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a3df1706ca572602cf07ff09aba54b05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef581798a6ada0aaa09d20932145fffe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef581798a6ada0aaa09d20932145fffe"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aef581798a6ada0aaa09d20932145fffe">PMHAL_PRCM_CLK_USB_OTG_SS_REF_CLK_20000000</a></td></tr>
<tr class="memdesc:aef581798a6ada0aaa09d20932145fffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_USB_OTG_SS_REF_CLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:aef581798a6ada0aaa09d20932145fffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac364be75f23ec8b944ccba5d67c76d4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac364be75f23ec8b944ccba5d67c76d4c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac364be75f23ec8b944ccba5d67c76d4c">PMHAL_PRCM_CLK_L3INIT_960M_GFCLK_960000000</a></td></tr>
<tr class="memdesc:ac364be75f23ec8b944ccba5d67c76d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INIT_960M_GFCLK for the frequency 960000000. <br /></td></tr>
<tr class="separator:ac364be75f23ec8b944ccba5d67c76d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3191259b90b9bc48574d7d28b4b10c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b3191259b90b9bc48574d7d28b4b10c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5b3191259b90b9bc48574d7d28b4b10c">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_2500000</a></td></tr>
<tr class="memdesc:a5b3191259b90b9bc48574d7d28b4b10c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_TS_GCLK for the frequency 2500000. <br /></td></tr>
<tr class="separator:a5b3191259b90b9bc48574d7d28b4b10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab040a78a47c255e78b8da4b029432d63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab040a78a47c255e78b8da4b029432d63"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab040a78a47c255e78b8da4b029432d63">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_1250000</a></td></tr>
<tr class="memdesc:ab040a78a47c255e78b8da4b029432d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_TS_GCLK for the frequency 1250000. <br /></td></tr>
<tr class="separator:ab040a78a47c255e78b8da4b029432d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dda297cede76dfd7534446701deb9ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dda297cede76dfd7534446701deb9ca"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7dda297cede76dfd7534446701deb9ca">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_625000</a></td></tr>
<tr class="memdesc:a7dda297cede76dfd7534446701deb9ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_TS_GCLK for the frequency 625000. <br /></td></tr>
<tr class="separator:a7dda297cede76dfd7534446701deb9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b13cfadef059a36e035be72202c7145"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b13cfadef059a36e035be72202c7145"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2b13cfadef059a36e035be72202c7145">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_7056000</a></td></tr>
<tr class="memdesc:a2b13cfadef059a36e035be72202c7145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_TS_GCLK for the frequency 7056000. <br /></td></tr>
<tr class="separator:a2b13cfadef059a36e035be72202c7145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfddfc13f486d03af531de07cfa15d6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfddfc13f486d03af531de07cfa15d6c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acfddfc13f486d03af531de07cfa15d6c">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_3528000</a></td></tr>
<tr class="memdesc:acfddfc13f486d03af531de07cfa15d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_TS_GCLK for the frequency 3528000. <br /></td></tr>
<tr class="separator:acfddfc13f486d03af531de07cfa15d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72bf9b2365cf844b9614bd2138d42dd3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72bf9b2365cf844b9614bd2138d42dd3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a72bf9b2365cf844b9614bd2138d42dd3">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_1764000</a></td></tr>
<tr class="memdesc:a72bf9b2365cf844b9614bd2138d42dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_TS_GCLK for the frequency 1764000. <br /></td></tr>
<tr class="separator:a72bf9b2365cf844b9614bd2138d42dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39bbfea06ae8bc6cbad56a0ffc83692c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39bbfea06ae8bc6cbad56a0ffc83692c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a39bbfea06ae8bc6cbad56a0ffc83692c">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_2500000</a></td></tr>
<tr class="memdesc:a39bbfea06ae8bc6cbad56a0ffc83692c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK for the frequency 2500000. <br /></td></tr>
<tr class="separator:a39bbfea06ae8bc6cbad56a0ffc83692c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8083ebc347dddba5c92dc75f4e9c835d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8083ebc347dddba5c92dc75f4e9c835d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8083ebc347dddba5c92dc75f4e9c835d">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_1250000</a></td></tr>
<tr class="memdesc:a8083ebc347dddba5c92dc75f4e9c835d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK for the frequency 1250000. <br /></td></tr>
<tr class="separator:a8083ebc347dddba5c92dc75f4e9c835d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2891e3a28ed750e47fa3e1b4621ead1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2891e3a28ed750e47fa3e1b4621ead1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac2891e3a28ed750e47fa3e1b4621ead1">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_625000</a></td></tr>
<tr class="memdesc:ac2891e3a28ed750e47fa3e1b4621ead1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK for the frequency 625000. <br /></td></tr>
<tr class="separator:ac2891e3a28ed750e47fa3e1b4621ead1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8037df4f95cbcc0c7cf61feb3eff2bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8037df4f95cbcc0c7cf61feb3eff2bd"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af8037df4f95cbcc0c7cf61feb3eff2bd">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_7056000</a></td></tr>
<tr class="memdesc:af8037df4f95cbcc0c7cf61feb3eff2bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK for the frequency 7056000. <br /></td></tr>
<tr class="separator:af8037df4f95cbcc0c7cf61feb3eff2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57db3cc6ac69f9d805d219909d62663"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae57db3cc6ac69f9d805d219909d62663"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae57db3cc6ac69f9d805d219909d62663">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_3528000</a></td></tr>
<tr class="memdesc:ae57db3cc6ac69f9d805d219909d62663"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK for the frequency 3528000. <br /></td></tr>
<tr class="separator:ae57db3cc6ac69f9d805d219909d62663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0f5c093f60670bc33aa57ab24029fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f0f5c093f60670bc33aa57ab24029fd"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1f0f5c093f60670bc33aa57ab24029fd">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_1764000</a></td></tr>
<tr class="memdesc:a1f0f5c093f60670bc33aa57ab24029fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK for the frequency 1764000. <br /></td></tr>
<tr class="separator:a1f0f5c093f60670bc33aa57ab24029fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9dd34ff605d46b9b73c8540c8ed977"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d9dd34ff605d46b9b73c8540c8ed977"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7d9dd34ff605d46b9b73c8540c8ed977">PMHAL_PRCM_CLK_L3INSTR_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:a7d9dd34ff605d46b9b73c8540c8ed977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a7d9dd34ff605d46b9b73c8540c8ed977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc92b7243d68f8367d70499e77159c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aecc92b7243d68f8367d70499e77159c9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aecc92b7243d68f8367d70499e77159c9">PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:aecc92b7243d68f8367d70499e77159c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:aecc92b7243d68f8367d70499e77159c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3b714799589d9645435f63c45e6726"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d3b714799589d9645435f63c45e6726"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5d3b714799589d9645435f63c45e6726">PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:a5d3b714799589d9645435f63c45e6726"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:a5d3b714799589d9645435f63c45e6726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab99011729b9b7e3fb06b176dd89d8d7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab99011729b9b7e3fb06b176dd89d8d7e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab99011729b9b7e3fb06b176dd89d8d7e">PMHAL_PRCM_CLK_L4CFG_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:ab99011729b9b7e3fb06b176dd89d8d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4CFG_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:ab99011729b9b7e3fb06b176dd89d8d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72adc609d1c4432aa84d4a90708337d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72adc609d1c4432aa84d4a90708337d5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a72adc609d1c4432aa84d4a90708337d5">PMHAL_PRCM_CLK_L4CFG_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:a72adc609d1c4432aa84d4a90708337d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4CFG_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:a72adc609d1c4432aa84d4a90708337d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce054351186b99bf494b80e88345d2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afce054351186b99bf494b80e88345d2e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afce054351186b99bf494b80e88345d2e">PMHAL_PRCM_CLK_L4PER_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:afce054351186b99bf494b80e88345d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:afce054351186b99bf494b80e88345d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d06823f695997ac614a4399781dfe22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d06823f695997ac614a4399781dfe22"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4d06823f695997ac614a4399781dfe22">PMHAL_PRCM_CLK_PER_96M_GFCLK_96000000</a></td></tr>
<tr class="memdesc:a4d06823f695997ac614a4399781dfe22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PER_96M_GFCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:a4d06823f695997ac614a4399781dfe22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79f645e563b459a7875d5f550426fb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af79f645e563b459a7875d5f550426fb0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af79f645e563b459a7875d5f550426fb0">PMHAL_PRCM_CLK_L4PER_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:af79f645e563b459a7875d5f550426fb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:af79f645e563b459a7875d5f550426fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc8d6939f26b0d5da0a293af0280b98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cc8d6939f26b0d5da0a293af0280b98"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5cc8d6939f26b0d5da0a293af0280b98">PMHAL_PRCM_CLK_TIMER10_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a5cc8d6939f26b0d5da0a293af0280b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER10_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a5cc8d6939f26b0d5da0a293af0280b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87edd1208eb7588c0f5bfa0e9d70c1aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87edd1208eb7588c0f5bfa0e9d70c1aa"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a87edd1208eb7588c0f5bfa0e9d70c1aa">PMHAL_PRCM_CLK_TIMER10_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a87edd1208eb7588c0f5bfa0e9d70c1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER10_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a87edd1208eb7588c0f5bfa0e9d70c1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2564fdae387961c05ee65c5d169e7b20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2564fdae387961c05ee65c5d169e7b20"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2564fdae387961c05ee65c5d169e7b20">PMHAL_PRCM_CLK_TIMER10_GFCLK_32786</a></td></tr>
<tr class="memdesc:a2564fdae387961c05ee65c5d169e7b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER10_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a2564fdae387961c05ee65c5d169e7b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bdae0389ca133e48f8e336399dec81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4bdae0389ca133e48f8e336399dec81"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab4bdae0389ca133e48f8e336399dec81">PMHAL_PRCM_CLK_TIMER10_GFCLK_22579200</a></td></tr>
<tr class="memdesc:ab4bdae0389ca133e48f8e336399dec81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER10_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:ab4bdae0389ca133e48f8e336399dec81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffc3878a30c4fbb3ee3594310457954"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ffc3878a30c4fbb3ee3594310457954"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5ffc3878a30c4fbb3ee3594310457954">PMHAL_PRCM_CLK_TIMER10_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a5ffc3878a30c4fbb3ee3594310457954"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER10_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a5ffc3878a30c4fbb3ee3594310457954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85fb38a877ca83da68832d6aebb3e5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af85fb38a877ca83da68832d6aebb3e5a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af85fb38a877ca83da68832d6aebb3e5a">PMHAL_PRCM_CLK_TIMER11_GFCLK_20000000</a></td></tr>
<tr class="memdesc:af85fb38a877ca83da68832d6aebb3e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER11_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:af85fb38a877ca83da68832d6aebb3e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff47bf4293a20f61bc874f7fd54ac6d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff47bf4293a20f61bc874f7fd54ac6d1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aff47bf4293a20f61bc874f7fd54ac6d1">PMHAL_PRCM_CLK_TIMER11_GFCLK_10000000</a></td></tr>
<tr class="memdesc:aff47bf4293a20f61bc874f7fd54ac6d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER11_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:aff47bf4293a20f61bc874f7fd54ac6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2853d7b806d5faa2d99832634f02fd41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2853d7b806d5faa2d99832634f02fd41"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2853d7b806d5faa2d99832634f02fd41">PMHAL_PRCM_CLK_TIMER11_GFCLK_32786</a></td></tr>
<tr class="memdesc:a2853d7b806d5faa2d99832634f02fd41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER11_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a2853d7b806d5faa2d99832634f02fd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6746a4144d323f9f7d544644f1fb8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac6746a4144d323f9f7d544644f1fb8c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aac6746a4144d323f9f7d544644f1fb8c">PMHAL_PRCM_CLK_TIMER11_GFCLK_22579200</a></td></tr>
<tr class="memdesc:aac6746a4144d323f9f7d544644f1fb8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER11_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:aac6746a4144d323f9f7d544644f1fb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8552bf856b0cbc9d19f70ea28745f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e8552bf856b0cbc9d19f70ea28745f5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7e8552bf856b0cbc9d19f70ea28745f5">PMHAL_PRCM_CLK_TIMER11_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a7e8552bf856b0cbc9d19f70ea28745f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER11_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a7e8552bf856b0cbc9d19f70ea28745f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ce24ae3bea7da226646f680c530ed3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6ce24ae3bea7da226646f680c530ed3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae6ce24ae3bea7da226646f680c530ed3">PMHAL_PRCM_CLK_TIMER2_GFCLK_20000000</a></td></tr>
<tr class="memdesc:ae6ce24ae3bea7da226646f680c530ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:ae6ce24ae3bea7da226646f680c530ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a6b31a2ea143863b1f64485188ee8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5a6b31a2ea143863b1f64485188ee8b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae5a6b31a2ea143863b1f64485188ee8b">PMHAL_PRCM_CLK_TIMER2_GFCLK_10000000</a></td></tr>
<tr class="memdesc:ae5a6b31a2ea143863b1f64485188ee8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:ae5a6b31a2ea143863b1f64485188ee8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934bf6b6462f53d2d6f9bcc7d552a136"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a934bf6b6462f53d2d6f9bcc7d552a136"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a934bf6b6462f53d2d6f9bcc7d552a136">PMHAL_PRCM_CLK_TIMER2_GFCLK_32786</a></td></tr>
<tr class="memdesc:a934bf6b6462f53d2d6f9bcc7d552a136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a934bf6b6462f53d2d6f9bcc7d552a136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd73e450aa32d9c9b5b5b7eb927d3a0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd73e450aa32d9c9b5b5b7eb927d3a0c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abd73e450aa32d9c9b5b5b7eb927d3a0c">PMHAL_PRCM_CLK_TIMER2_GFCLK_22579200</a></td></tr>
<tr class="memdesc:abd73e450aa32d9c9b5b5b7eb927d3a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:abd73e450aa32d9c9b5b5b7eb927d3a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954fab73f305e1ee5b04f44de5f74d47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a954fab73f305e1ee5b04f44de5f74d47"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a954fab73f305e1ee5b04f44de5f74d47">PMHAL_PRCM_CLK_TIMER2_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a954fab73f305e1ee5b04f44de5f74d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a954fab73f305e1ee5b04f44de5f74d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8beaa46c573a0e817044250b033ed1c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8beaa46c573a0e817044250b033ed1c4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8beaa46c573a0e817044250b033ed1c4">PMHAL_PRCM_CLK_TIMER3_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a8beaa46c573a0e817044250b033ed1c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a8beaa46c573a0e817044250b033ed1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19d7ecec9bd1b65c7813f376f7731d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad19d7ecec9bd1b65c7813f376f7731d8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad19d7ecec9bd1b65c7813f376f7731d8">PMHAL_PRCM_CLK_TIMER3_GFCLK_10000000</a></td></tr>
<tr class="memdesc:ad19d7ecec9bd1b65c7813f376f7731d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:ad19d7ecec9bd1b65c7813f376f7731d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c21da29896188982c8a13113a177e83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c21da29896188982c8a13113a177e83"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4c21da29896188982c8a13113a177e83">PMHAL_PRCM_CLK_TIMER3_GFCLK_32786</a></td></tr>
<tr class="memdesc:a4c21da29896188982c8a13113a177e83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a4c21da29896188982c8a13113a177e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa556a2806347deccd3eaf663216baf6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa556a2806347deccd3eaf663216baf6f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa556a2806347deccd3eaf663216baf6f">PMHAL_PRCM_CLK_TIMER3_GFCLK_22579200</a></td></tr>
<tr class="memdesc:aa556a2806347deccd3eaf663216baf6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:aa556a2806347deccd3eaf663216baf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be3cfbac43b9c7b755b623c2163345f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1be3cfbac43b9c7b755b623c2163345f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1be3cfbac43b9c7b755b623c2163345f">PMHAL_PRCM_CLK_TIMER3_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a1be3cfbac43b9c7b755b623c2163345f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a1be3cfbac43b9c7b755b623c2163345f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6fc7cee12b6226fa43208e3b4baa5b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6fc7cee12b6226fa43208e3b4baa5b5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa6fc7cee12b6226fa43208e3b4baa5b5">PMHAL_PRCM_CLK_TIMER4_GFCLK_20000000</a></td></tr>
<tr class="memdesc:aa6fc7cee12b6226fa43208e3b4baa5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:aa6fc7cee12b6226fa43208e3b4baa5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c5d5059a1f13559fd6674935e3bda1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c5d5059a1f13559fd6674935e3bda1f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2c5d5059a1f13559fd6674935e3bda1f">PMHAL_PRCM_CLK_TIMER4_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a2c5d5059a1f13559fd6674935e3bda1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a2c5d5059a1f13559fd6674935e3bda1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47625aea86ee456fe99860e62d0cadce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47625aea86ee456fe99860e62d0cadce"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a47625aea86ee456fe99860e62d0cadce">PMHAL_PRCM_CLK_TIMER4_GFCLK_32786</a></td></tr>
<tr class="memdesc:a47625aea86ee456fe99860e62d0cadce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a47625aea86ee456fe99860e62d0cadce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958cbc6e666a83306a1d0e1be05c676b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a958cbc6e666a83306a1d0e1be05c676b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a958cbc6e666a83306a1d0e1be05c676b">PMHAL_PRCM_CLK_TIMER4_GFCLK_22579200</a></td></tr>
<tr class="memdesc:a958cbc6e666a83306a1d0e1be05c676b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a958cbc6e666a83306a1d0e1be05c676b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6748648de139ba224d8dfe4f40e607b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6748648de139ba224d8dfe4f40e607b2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6748648de139ba224d8dfe4f40e607b2">PMHAL_PRCM_CLK_TIMER4_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a6748648de139ba224d8dfe4f40e607b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a6748648de139ba224d8dfe4f40e607b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53257b32ccfd9e375bc316ce66f79fe5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53257b32ccfd9e375bc316ce66f79fe5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a53257b32ccfd9e375bc316ce66f79fe5">PMHAL_PRCM_CLK_TIMER9_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a53257b32ccfd9e375bc316ce66f79fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER9_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a53257b32ccfd9e375bc316ce66f79fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2444199683b4ce8d0061d653f6b8ee84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2444199683b4ce8d0061d653f6b8ee84"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2444199683b4ce8d0061d653f6b8ee84">PMHAL_PRCM_CLK_TIMER9_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a2444199683b4ce8d0061d653f6b8ee84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER9_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a2444199683b4ce8d0061d653f6b8ee84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3e35b0d1f1e7278f0981d0ff610291"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a3e35b0d1f1e7278f0981d0ff610291"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7a3e35b0d1f1e7278f0981d0ff610291">PMHAL_PRCM_CLK_TIMER9_GFCLK_32786</a></td></tr>
<tr class="memdesc:a7a3e35b0d1f1e7278f0981d0ff610291"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER9_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a7a3e35b0d1f1e7278f0981d0ff610291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e93009816315d9ada9cb4aa91f7270"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6e93009816315d9ada9cb4aa91f7270"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa6e93009816315d9ada9cb4aa91f7270">PMHAL_PRCM_CLK_TIMER9_GFCLK_22579200</a></td></tr>
<tr class="memdesc:aa6e93009816315d9ada9cb4aa91f7270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER9_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:aa6e93009816315d9ada9cb4aa91f7270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc45d7839e91c98687b171241098607"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aadc45d7839e91c98687b171241098607"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aadc45d7839e91c98687b171241098607">PMHAL_PRCM_CLK_TIMER9_GFCLK_451584000</a></td></tr>
<tr class="memdesc:aadc45d7839e91c98687b171241098607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER9_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:aadc45d7839e91c98687b171241098607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04934eeec91d5aa2ed5ee2265b524011"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04934eeec91d5aa2ed5ee2265b524011"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a04934eeec91d5aa2ed5ee2265b524011">PMHAL_PRCM_CLK_PER_12M_GFCLK_12000000</a></td></tr>
<tr class="memdesc:a04934eeec91d5aa2ed5ee2265b524011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PER_12M_GFCLK for the frequency 12000000. <br /></td></tr>
<tr class="separator:a04934eeec91d5aa2ed5ee2265b524011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4638f7632b65d8c3c66cc691442e257b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4638f7632b65d8c3c66cc691442e257b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4638f7632b65d8c3c66cc691442e257b">PMHAL_PRCM_CLK_PER_48M_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a4638f7632b65d8c3c66cc691442e257b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PER_48M_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a4638f7632b65d8c3c66cc691442e257b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ed53eecf42ef2ea761b1bcd16912a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8ed53eecf42ef2ea761b1bcd16912a8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af8ed53eecf42ef2ea761b1bcd16912a8">PMHAL_PRCM_CLK_UART1_GFCLK_192000000</a></td></tr>
<tr class="memdesc:af8ed53eecf42ef2ea761b1bcd16912a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART1_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:af8ed53eecf42ef2ea761b1bcd16912a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1716b0a48972ca0aedde47b0e1edc9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b1716b0a48972ca0aedde47b0e1edc9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1b1716b0a48972ca0aedde47b0e1edc9">PMHAL_PRCM_CLK_UART1_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a1b1716b0a48972ca0aedde47b0e1edc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART1_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a1b1716b0a48972ca0aedde47b0e1edc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48233267f3e8a2bebea77fcee941a6b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48233267f3e8a2bebea77fcee941a6b3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a48233267f3e8a2bebea77fcee941a6b3">PMHAL_PRCM_CLK_UART2_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a48233267f3e8a2bebea77fcee941a6b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART2_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a48233267f3e8a2bebea77fcee941a6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cff7e4bf0c8f299cbf2a7e11520746c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cff7e4bf0c8f299cbf2a7e11520746c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9cff7e4bf0c8f299cbf2a7e11520746c">PMHAL_PRCM_CLK_UART2_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a9cff7e4bf0c8f299cbf2a7e11520746c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART2_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a9cff7e4bf0c8f299cbf2a7e11520746c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ccc8deec20cad33f8280d7fb6abbe3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72ccc8deec20cad33f8280d7fb6abbe3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a72ccc8deec20cad33f8280d7fb6abbe3">PMHAL_PRCM_CLK_UART3_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a72ccc8deec20cad33f8280d7fb6abbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART3_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a72ccc8deec20cad33f8280d7fb6abbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affef2afcc0e5d0337d4567916c929a6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affef2afcc0e5d0337d4567916c929a6a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#affef2afcc0e5d0337d4567916c929a6a">PMHAL_PRCM_CLK_UART3_GFCLK_48000000</a></td></tr>
<tr class="memdesc:affef2afcc0e5d0337d4567916c929a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART3_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:affef2afcc0e5d0337d4567916c929a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaee22aa5fee4c43c3106ba842e056ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaaee22aa5fee4c43c3106ba842e056ba"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aaaee22aa5fee4c43c3106ba842e056ba">PMHAL_PRCM_CLK_UART4_GFCLK_192000000</a></td></tr>
<tr class="memdesc:aaaee22aa5fee4c43c3106ba842e056ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART4_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:aaaee22aa5fee4c43c3106ba842e056ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae564c903f0ab7d9981712035333a2ef9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae564c903f0ab7d9981712035333a2ef9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae564c903f0ab7d9981712035333a2ef9">PMHAL_PRCM_CLK_UART4_GFCLK_48000000</a></td></tr>
<tr class="memdesc:ae564c903f0ab7d9981712035333a2ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART4_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:ae564c903f0ab7d9981712035333a2ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300730bd901dd4f09f8b215ca8123854"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a300730bd901dd4f09f8b215ca8123854"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a300730bd901dd4f09f8b215ca8123854">PMHAL_PRCM_CLK_UART5_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a300730bd901dd4f09f8b215ca8123854"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART5_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a300730bd901dd4f09f8b215ca8123854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042c90a1256659851a68d17aac3154b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a042c90a1256659851a68d17aac3154b5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a042c90a1256659851a68d17aac3154b5">PMHAL_PRCM_CLK_UART5_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a042c90a1256659851a68d17aac3154b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART5_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a042c90a1256659851a68d17aac3154b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36aa05f92b0a3ed85940b36432c39c95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36aa05f92b0a3ed85940b36432c39c95"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a36aa05f92b0a3ed85940b36432c39c95">PMHAL_PRCM_CLK_GPIO_GFCLK_32786</a></td></tr>
<tr class="memdesc:a36aa05f92b0a3ed85940b36432c39c95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPIO_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a36aa05f92b0a3ed85940b36432c39c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e576a0ddb4c75c953751dabb93a9eec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e576a0ddb4c75c953751dabb93a9eec"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2e576a0ddb4c75c953751dabb93a9eec">PMHAL_PRCM_CLK_L4PER_32K_GFCLK_32786</a></td></tr>
<tr class="memdesc:a2e576a0ddb4c75c953751dabb93a9eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER_32K_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a2e576a0ddb4c75c953751dabb93a9eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac757a5b29ab05b8c69a6b7e027774af9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac757a5b29ab05b8c69a6b7e027774af9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac757a5b29ab05b8c69a6b7e027774af9">PMHAL_PRCM_CLK_MMC3_GFCLK_192000000</a></td></tr>
<tr class="memdesc:ac757a5b29ab05b8c69a6b7e027774af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC3_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:ac757a5b29ab05b8c69a6b7e027774af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30cfe887b2374a64c87369b68fdd979"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad30cfe887b2374a64c87369b68fdd979"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad30cfe887b2374a64c87369b68fdd979">PMHAL_PRCM_CLK_MMC3_GFCLK_96000000</a></td></tr>
<tr class="memdesc:ad30cfe887b2374a64c87369b68fdd979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC3_GFCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:ad30cfe887b2374a64c87369b68fdd979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725163bd3a77f16cfe4d6fa5467a4135"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a725163bd3a77f16cfe4d6fa5467a4135"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a725163bd3a77f16cfe4d6fa5467a4135">PMHAL_PRCM_CLK_MMC3_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a725163bd3a77f16cfe4d6fa5467a4135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC3_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a725163bd3a77f16cfe4d6fa5467a4135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f96b9525edc29dada6fad303993dbd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f96b9525edc29dada6fad303993dbd2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3f96b9525edc29dada6fad303993dbd2">PMHAL_PRCM_CLK_MMC3_GFCLK_24000000</a></td></tr>
<tr class="memdesc:a3f96b9525edc29dada6fad303993dbd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC3_GFCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a3f96b9525edc29dada6fad303993dbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f3af5c0705c3ef3b1c1706b9f824142"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f3af5c0705c3ef3b1c1706b9f824142"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7f3af5c0705c3ef3b1c1706b9f824142">PMHAL_PRCM_CLK_MMC3_GFCLK_12000000</a></td></tr>
<tr class="memdesc:a7f3af5c0705c3ef3b1c1706b9f824142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC3_GFCLK for the frequency 12000000. <br /></td></tr>
<tr class="separator:a7f3af5c0705c3ef3b1c1706b9f824142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7fa802ac4ea0424730885c5033cdfb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add7fa802ac4ea0424730885c5033cdfb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#add7fa802ac4ea0424730885c5033cdfb">PMHAL_PRCM_CLK_MMC4_GFCLK_192000000</a></td></tr>
<tr class="memdesc:add7fa802ac4ea0424730885c5033cdfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC4_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:add7fa802ac4ea0424730885c5033cdfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1535644120c6d6c663562894fcd055"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e1535644120c6d6c663562894fcd055"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4e1535644120c6d6c663562894fcd055">PMHAL_PRCM_CLK_MMC4_GFCLK_96000000</a></td></tr>
<tr class="memdesc:a4e1535644120c6d6c663562894fcd055"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC4_GFCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:a4e1535644120c6d6c663562894fcd055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac97410bf1163368ccf39d31af198e54f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac97410bf1163368ccf39d31af198e54f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac97410bf1163368ccf39d31af198e54f">PMHAL_PRCM_CLK_MMC4_GFCLK_48000000</a></td></tr>
<tr class="memdesc:ac97410bf1163368ccf39d31af198e54f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC4_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:ac97410bf1163368ccf39d31af198e54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e1885c931162ce7bf040184b4a31c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22e1885c931162ce7bf040184b4a31c5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a22e1885c931162ce7bf040184b4a31c5">PMHAL_PRCM_CLK_MMC4_GFCLK_24000000</a></td></tr>
<tr class="memdesc:a22e1885c931162ce7bf040184b4a31c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC4_GFCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a22e1885c931162ce7bf040184b4a31c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d6bfde3e11d73f55b7ab784dd0c6e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5d6bfde3e11d73f55b7ab784dd0c6e4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab5d6bfde3e11d73f55b7ab784dd0c6e4">PMHAL_PRCM_CLK_MMC4_GFCLK_12000000</a></td></tr>
<tr class="memdesc:ab5d6bfde3e11d73f55b7ab784dd0c6e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC4_GFCLK for the frequency 12000000. <br /></td></tr>
<tr class="separator:ab5d6bfde3e11d73f55b7ab784dd0c6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf9a5c38d9667405fed050d6f93fd1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bf9a5c38d9667405fed050d6f93fd1d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0bf9a5c38d9667405fed050d6f93fd1d">PMHAL_PRCM_CLK_DCAN2_SYS_CLK_20000000</a></td></tr>
<tr class="memdesc:a0bf9a5c38d9667405fed050d6f93fd1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DCAN2_SYS_CLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a0bf9a5c38d9667405fed050d6f93fd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b2fb4a98f05fa8384429039906bde6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2b2fb4a98f05fa8384429039906bde6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab2b2fb4a98f05fa8384429039906bde6">PMHAL_PRCM_CLK_L4PER2_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:ab2b2fb4a98f05fa8384429039906bde6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER2_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:ab2b2fb4a98f05fa8384429039906bde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0579ca7720502baa98738318ecc2fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a0579ca7720502baa98738318ecc2fa"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3a0579ca7720502baa98738318ecc2fa">PMHAL_PRCM_CLK_UART7_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a3a0579ca7720502baa98738318ecc2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART7_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a3a0579ca7720502baa98738318ecc2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad6259fb6f8aa9ce670624369dee7ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afad6259fb6f8aa9ce670624369dee7ae"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afad6259fb6f8aa9ce670624369dee7ae">PMHAL_PRCM_CLK_UART7_GFCLK_48000000</a></td></tr>
<tr class="memdesc:afad6259fb6f8aa9ce670624369dee7ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART7_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:afad6259fb6f8aa9ce670624369dee7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4f4c96d2c2e9377ee79c915be386fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace4f4c96d2c2e9377ee79c915be386fd"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ace4f4c96d2c2e9377ee79c915be386fd">PMHAL_PRCM_CLK_UART8_GFCLK_192000000</a></td></tr>
<tr class="memdesc:ace4f4c96d2c2e9377ee79c915be386fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART8_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:ace4f4c96d2c2e9377ee79c915be386fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d3dc0bfcbc228d13dbfcc66cd45b1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8d3dc0bfcbc228d13dbfcc66cd45b1c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab8d3dc0bfcbc228d13dbfcc66cd45b1c">PMHAL_PRCM_CLK_UART8_GFCLK_48000000</a></td></tr>
<tr class="memdesc:ab8d3dc0bfcbc228d13dbfcc66cd45b1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART8_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:ab8d3dc0bfcbc228d13dbfcc66cd45b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da07a55a20584dacdc5283f7229a9f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2da07a55a20584dacdc5283f7229a9f2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2da07a55a20584dacdc5283f7229a9f2">PMHAL_PRCM_CLK_UART9_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a2da07a55a20584dacdc5283f7229a9f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART9_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a2da07a55a20584dacdc5283f7229a9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae4a98d5477279a3bb8f0ccec9804ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ae4a98d5477279a3bb8f0ccec9804ce"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3ae4a98d5477279a3bb8f0ccec9804ce">PMHAL_PRCM_CLK_UART9_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a3ae4a98d5477279a3bb8f0ccec9804ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART9_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a3ae4a98d5477279a3bb8f0ccec9804ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d4df9d1f9c9be517a732b4f9ac43f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1d4df9d1f9c9be517a732b4f9ac43f6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af1d4df9d1f9c9be517a732b4f9ac43f6">PMHAL_PRCM_CLK_ICSS_IEP_CLK_200000000</a></td></tr>
<tr class="memdesc:af1d4df9d1f9c9be517a732b4f9ac43f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ICSS_IEP_CLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:af1d4df9d1f9c9be517a732b4f9ac43f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124e90185a8b749e165931fa88ed5203"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a124e90185a8b749e165931fa88ed5203"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a124e90185a8b749e165931fa88ed5203">PMHAL_PRCM_CLK_ICSS_CLK_200000000</a></td></tr>
<tr class="memdesc:a124e90185a8b749e165931fa88ed5203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ICSS_CLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a124e90185a8b749e165931fa88ed5203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9640dc910f3590a658036a95536d6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d9640dc910f3590a658036a95536d6e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1d9640dc910f3590a658036a95536d6e">PMHAL_PRCM_CLK_PER_192M_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a1d9640dc910f3590a658036a95536d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PER_192M_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a1d9640dc910f3590a658036a95536d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e696f268cef1e25d87b7d11184420d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72e696f268cef1e25d87b7d11184420d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a72e696f268cef1e25d87b7d11184420d">PMHAL_PRCM_CLK_MCASP2_AHCLKX_56448000</a></td></tr>
<tr class="memdesc:a72e696f268cef1e25d87b7d11184420d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKX for the frequency 56448000. <br /></td></tr>
<tr class="separator:a72e696f268cef1e25d87b7d11184420d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09cb8105afdff5cb81deab096d7d905"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af09cb8105afdff5cb81deab096d7d905"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af09cb8105afdff5cb81deab096d7d905">PMHAL_PRCM_CLK_MCASP2_AHCLKX_20000000</a></td></tr>
<tr class="memdesc:af09cb8105afdff5cb81deab096d7d905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKX for the frequency 20000000. <br /></td></tr>
<tr class="separator:af09cb8105afdff5cb81deab096d7d905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c23c986d22563c3990f23c9aa470375"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c23c986d22563c3990f23c9aa470375"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5c23c986d22563c3990f23c9aa470375">PMHAL_PRCM_CLK_MCASP2_AHCLKX_10000000</a></td></tr>
<tr class="memdesc:a5c23c986d22563c3990f23c9aa470375"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKX for the frequency 10000000. <br /></td></tr>
<tr class="separator:a5c23c986d22563c3990f23c9aa470375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f25a665410538626e61458ab7d138f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61f25a665410538626e61458ab7d138f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a61f25a665410538626e61458ab7d138f">PMHAL_PRCM_CLK_MCASP2_AHCLKX_24000000</a></td></tr>
<tr class="memdesc:a61f25a665410538626e61458ab7d138f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKX for the frequency 24000000. <br /></td></tr>
<tr class="separator:a61f25a665410538626e61458ab7d138f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1508042de88ba656d55c227867477cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1508042de88ba656d55c227867477cd"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af1508042de88ba656d55c227867477cd">PMHAL_PRCM_CLK_MCASP2_AHCLKX_22579200</a></td></tr>
<tr class="memdesc:af1508042de88ba656d55c227867477cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKX for the frequency 22579200. <br /></td></tr>
<tr class="separator:af1508042de88ba656d55c227867477cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ba443d29e60f0598041bb81ad6c75b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90ba443d29e60f0598041bb81ad6c75b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a90ba443d29e60f0598041bb81ad6c75b">PMHAL_PRCM_CLK_MCASP2_AHCLKR_56448000</a></td></tr>
<tr class="memdesc:a90ba443d29e60f0598041bb81ad6c75b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKR for the frequency 56448000. <br /></td></tr>
<tr class="separator:a90ba443d29e60f0598041bb81ad6c75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9605a485b403969e77be6a27df197d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff9605a485b403969e77be6a27df197d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aff9605a485b403969e77be6a27df197d">PMHAL_PRCM_CLK_MCASP2_AHCLKR_20000000</a></td></tr>
<tr class="memdesc:aff9605a485b403969e77be6a27df197d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKR for the frequency 20000000. <br /></td></tr>
<tr class="separator:aff9605a485b403969e77be6a27df197d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454aa76a4790ef1ba1a3f3cb5b66108e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a454aa76a4790ef1ba1a3f3cb5b66108e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a454aa76a4790ef1ba1a3f3cb5b66108e">PMHAL_PRCM_CLK_MCASP2_AHCLKR_10000000</a></td></tr>
<tr class="memdesc:a454aa76a4790ef1ba1a3f3cb5b66108e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKR for the frequency 10000000. <br /></td></tr>
<tr class="separator:a454aa76a4790ef1ba1a3f3cb5b66108e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e964ac12bc261ab3ff0ad8757d8596"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6e964ac12bc261ab3ff0ad8757d8596"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad6e964ac12bc261ab3ff0ad8757d8596">PMHAL_PRCM_CLK_MCASP2_AHCLKR_24000000</a></td></tr>
<tr class="memdesc:ad6e964ac12bc261ab3ff0ad8757d8596"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKR for the frequency 24000000. <br /></td></tr>
<tr class="separator:ad6e964ac12bc261ab3ff0ad8757d8596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707a35930e284c984136c822bc5ccd8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a707a35930e284c984136c822bc5ccd8e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a707a35930e284c984136c822bc5ccd8e">PMHAL_PRCM_CLK_MCASP2_AHCLKR_22579200</a></td></tr>
<tr class="memdesc:a707a35930e284c984136c822bc5ccd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKR for the frequency 22579200. <br /></td></tr>
<tr class="separator:a707a35930e284c984136c822bc5ccd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597622759f8e600649b7a824166ff9a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a597622759f8e600649b7a824166ff9a8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a597622759f8e600649b7a824166ff9a8">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a597622759f8e600649b7a824166ff9a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a597622759f8e600649b7a824166ff9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d572917141f1236f7f5ceeca4b9daa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10d572917141f1236f7f5ceeca4b9daa"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a10d572917141f1236f7f5ceeca4b9daa">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_225792000</a></td></tr>
<tr class="memdesc:a10d572917141f1236f7f5ceeca4b9daa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK for the frequency 225792000. <br /></td></tr>
<tr class="separator:a10d572917141f1236f7f5ceeca4b9daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147765dd218e8b8132a644230d3d86e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a147765dd218e8b8132a644230d3d86e2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a147765dd218e8b8132a644230d3d86e2">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_112896000</a></td></tr>
<tr class="memdesc:a147765dd218e8b8132a644230d3d86e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK for the frequency 112896000. <br /></td></tr>
<tr class="separator:a147765dd218e8b8132a644230d3d86e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f1b79d88fcfbc00c536598781fc6ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75f1b79d88fcfbc00c536598781fc6ea"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a75f1b79d88fcfbc00c536598781fc6ea">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_56448000</a></td></tr>
<tr class="memdesc:a75f1b79d88fcfbc00c536598781fc6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:a75f1b79d88fcfbc00c536598781fc6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3460be9e79458f617f04f2182d2f3d0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3460be9e79458f617f04f2182d2f3d0f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3460be9e79458f617f04f2182d2f3d0f">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_28224000</a></td></tr>
<tr class="memdesc:a3460be9e79458f617f04f2182d2f3d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:a3460be9e79458f617f04f2182d2f3d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9511df84b3d6558dc8fc42f6507485e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9511df84b3d6558dc8fc42f6507485e4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9511df84b3d6558dc8fc42f6507485e4">PMHAL_PRCM_CLK_MCASP3_AHCLKX_56448000</a></td></tr>
<tr class="memdesc:a9511df84b3d6558dc8fc42f6507485e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AHCLKX for the frequency 56448000. <br /></td></tr>
<tr class="separator:a9511df84b3d6558dc8fc42f6507485e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559cf330ead1cc53fbd26ca6ddf44f54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a559cf330ead1cc53fbd26ca6ddf44f54"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a559cf330ead1cc53fbd26ca6ddf44f54">PMHAL_PRCM_CLK_MCASP3_AHCLKX_20000000</a></td></tr>
<tr class="memdesc:a559cf330ead1cc53fbd26ca6ddf44f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AHCLKX for the frequency 20000000. <br /></td></tr>
<tr class="separator:a559cf330ead1cc53fbd26ca6ddf44f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a27d2dc0abd89229e94ac1ee00412a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9a27d2dc0abd89229e94ac1ee00412a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab9a27d2dc0abd89229e94ac1ee00412a">PMHAL_PRCM_CLK_MCASP3_AHCLKX_10000000</a></td></tr>
<tr class="memdesc:ab9a27d2dc0abd89229e94ac1ee00412a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AHCLKX for the frequency 10000000. <br /></td></tr>
<tr class="separator:ab9a27d2dc0abd89229e94ac1ee00412a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe825ace02da1b22cb7ad05aac5d205f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe825ace02da1b22cb7ad05aac5d205f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abe825ace02da1b22cb7ad05aac5d205f">PMHAL_PRCM_CLK_MCASP3_AHCLKX_24000000</a></td></tr>
<tr class="memdesc:abe825ace02da1b22cb7ad05aac5d205f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AHCLKX for the frequency 24000000. <br /></td></tr>
<tr class="separator:abe825ace02da1b22cb7ad05aac5d205f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db05f09d8ca80588754cd23591a4620"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1db05f09d8ca80588754cd23591a4620"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1db05f09d8ca80588754cd23591a4620">PMHAL_PRCM_CLK_MCASP3_AHCLKX_22579200</a></td></tr>
<tr class="memdesc:a1db05f09d8ca80588754cd23591a4620"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AHCLKX for the frequency 22579200. <br /></td></tr>
<tr class="separator:a1db05f09d8ca80588754cd23591a4620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e7c4304f211166bfadd60ef37719bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6e7c4304f211166bfadd60ef37719bc"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad6e7c4304f211166bfadd60ef37719bc">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_451584000</a></td></tr>
<tr class="memdesc:ad6e7c4304f211166bfadd60ef37719bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:ad6e7c4304f211166bfadd60ef37719bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19cf05832dfe0aacbbe6eaef8d13264"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad19cf05832dfe0aacbbe6eaef8d13264"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad19cf05832dfe0aacbbe6eaef8d13264">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_225792000</a></td></tr>
<tr class="memdesc:ad19cf05832dfe0aacbbe6eaef8d13264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK for the frequency 225792000. <br /></td></tr>
<tr class="separator:ad19cf05832dfe0aacbbe6eaef8d13264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003e03abe2bcc8d1fd49b37f7eaa79ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a003e03abe2bcc8d1fd49b37f7eaa79ab"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a003e03abe2bcc8d1fd49b37f7eaa79ab">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_112896000</a></td></tr>
<tr class="memdesc:a003e03abe2bcc8d1fd49b37f7eaa79ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK for the frequency 112896000. <br /></td></tr>
<tr class="separator:a003e03abe2bcc8d1fd49b37f7eaa79ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb66681e45c2903ccece89e55ede8928"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb66681e45c2903ccece89e55ede8928"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#adb66681e45c2903ccece89e55ede8928">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_56448000</a></td></tr>
<tr class="memdesc:adb66681e45c2903ccece89e55ede8928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:adb66681e45c2903ccece89e55ede8928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24cdc1fc320911084383c13ba88e318a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24cdc1fc320911084383c13ba88e318a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a24cdc1fc320911084383c13ba88e318a">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_28224000</a></td></tr>
<tr class="memdesc:a24cdc1fc320911084383c13ba88e318a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:a24cdc1fc320911084383c13ba88e318a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73885a9524d767c59d4997af47ce5744"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73885a9524d767c59d4997af47ce5744"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a73885a9524d767c59d4997af47ce5744">PMHAL_PRCM_CLK_MCASP4_AHCLKX_56448000</a></td></tr>
<tr class="memdesc:a73885a9524d767c59d4997af47ce5744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP4_AHCLKX for the frequency 56448000. <br /></td></tr>
<tr class="separator:a73885a9524d767c59d4997af47ce5744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080375e086d0eb1d0d5fac843976a977"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a080375e086d0eb1d0d5fac843976a977"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a080375e086d0eb1d0d5fac843976a977">PMHAL_PRCM_CLK_MCASP4_AHCLKX_20000000</a></td></tr>
<tr class="memdesc:a080375e086d0eb1d0d5fac843976a977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP4_AHCLKX for the frequency 20000000. <br /></td></tr>
<tr class="separator:a080375e086d0eb1d0d5fac843976a977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aed920593b8458056b494bcdabb43cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1aed920593b8458056b494bcdabb43cc"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1aed920593b8458056b494bcdabb43cc">PMHAL_PRCM_CLK_MCASP4_AHCLKX_10000000</a></td></tr>
<tr class="memdesc:a1aed920593b8458056b494bcdabb43cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP4_AHCLKX for the frequency 10000000. <br /></td></tr>
<tr class="separator:a1aed920593b8458056b494bcdabb43cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4cfdc7327acde0ab2c18c19de5d0b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb4cfdc7327acde0ab2c18c19de5d0b1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afb4cfdc7327acde0ab2c18c19de5d0b1">PMHAL_PRCM_CLK_MCASP4_AHCLKX_24000000</a></td></tr>
<tr class="memdesc:afb4cfdc7327acde0ab2c18c19de5d0b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP4_AHCLKX for the frequency 24000000. <br /></td></tr>
<tr class="separator:afb4cfdc7327acde0ab2c18c19de5d0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729939be84e6812b0046e1006c025e28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a729939be84e6812b0046e1006c025e28"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a729939be84e6812b0046e1006c025e28">PMHAL_PRCM_CLK_MCASP4_AHCLKX_22579200</a></td></tr>
<tr class="memdesc:a729939be84e6812b0046e1006c025e28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP4_AHCLKX for the frequency 22579200. <br /></td></tr>
<tr class="separator:a729939be84e6812b0046e1006c025e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1b91f8ae6e458fb426f6c9bfa1fc15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb1b91f8ae6e458fb426f6c9bfa1fc15"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#adb1b91f8ae6e458fb426f6c9bfa1fc15">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_451584000</a></td></tr>
<tr class="memdesc:adb1b91f8ae6e458fb426f6c9bfa1fc15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:adb1b91f8ae6e458fb426f6c9bfa1fc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc766373595c711f51ef68b8d39433f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dc766373595c711f51ef68b8d39433f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0dc766373595c711f51ef68b8d39433f">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_225792000</a></td></tr>
<tr class="memdesc:a0dc766373595c711f51ef68b8d39433f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK for the frequency 225792000. <br /></td></tr>
<tr class="separator:a0dc766373595c711f51ef68b8d39433f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa826a526e9a1ebbd1864e7c77d36ad1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa826a526e9a1ebbd1864e7c77d36ad1d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa826a526e9a1ebbd1864e7c77d36ad1d">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_112896000</a></td></tr>
<tr class="memdesc:aa826a526e9a1ebbd1864e7c77d36ad1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK for the frequency 112896000. <br /></td></tr>
<tr class="separator:aa826a526e9a1ebbd1864e7c77d36ad1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b055a3582033d3bfc5cc4d1dfa1d11a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b055a3582033d3bfc5cc4d1dfa1d11a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0b055a3582033d3bfc5cc4d1dfa1d11a">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_56448000</a></td></tr>
<tr class="memdesc:a0b055a3582033d3bfc5cc4d1dfa1d11a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:a0b055a3582033d3bfc5cc4d1dfa1d11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37e8b76e468ebab1295d0335e92fd099"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37e8b76e468ebab1295d0335e92fd099"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a37e8b76e468ebab1295d0335e92fd099">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_28224000</a></td></tr>
<tr class="memdesc:a37e8b76e468ebab1295d0335e92fd099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:a37e8b76e468ebab1295d0335e92fd099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa07cd57071d3e5b21ee1a5a189ff317"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa07cd57071d3e5b21ee1a5a189ff317"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afa07cd57071d3e5b21ee1a5a189ff317">PMHAL_PRCM_CLK_MCASP5_AHCLKX_56448000</a></td></tr>
<tr class="memdesc:afa07cd57071d3e5b21ee1a5a189ff317"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP5_AHCLKX for the frequency 56448000. <br /></td></tr>
<tr class="separator:afa07cd57071d3e5b21ee1a5a189ff317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee8fac7d9e4eaabad515fbdfd5d2850"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abee8fac7d9e4eaabad515fbdfd5d2850"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abee8fac7d9e4eaabad515fbdfd5d2850">PMHAL_PRCM_CLK_MCASP5_AHCLKX_20000000</a></td></tr>
<tr class="memdesc:abee8fac7d9e4eaabad515fbdfd5d2850"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP5_AHCLKX for the frequency 20000000. <br /></td></tr>
<tr class="separator:abee8fac7d9e4eaabad515fbdfd5d2850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d8ccffa3cbf8c545ef87210d820a5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55d8ccffa3cbf8c545ef87210d820a5b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a55d8ccffa3cbf8c545ef87210d820a5b">PMHAL_PRCM_CLK_MCASP5_AHCLKX_10000000</a></td></tr>
<tr class="memdesc:a55d8ccffa3cbf8c545ef87210d820a5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP5_AHCLKX for the frequency 10000000. <br /></td></tr>
<tr class="separator:a55d8ccffa3cbf8c545ef87210d820a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c81fc6404b1d9d5d49dae424f16449"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87c81fc6404b1d9d5d49dae424f16449"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a87c81fc6404b1d9d5d49dae424f16449">PMHAL_PRCM_CLK_MCASP5_AHCLKX_24000000</a></td></tr>
<tr class="memdesc:a87c81fc6404b1d9d5d49dae424f16449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP5_AHCLKX for the frequency 24000000. <br /></td></tr>
<tr class="separator:a87c81fc6404b1d9d5d49dae424f16449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb24505374344e59da00cedefd09e75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aceb24505374344e59da00cedefd09e75"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aceb24505374344e59da00cedefd09e75">PMHAL_PRCM_CLK_MCASP5_AHCLKX_22579200</a></td></tr>
<tr class="memdesc:aceb24505374344e59da00cedefd09e75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP5_AHCLKX for the frequency 22579200. <br /></td></tr>
<tr class="separator:aceb24505374344e59da00cedefd09e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc310598d1bab4b6ccd4ec38718e88e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bc310598d1bab4b6ccd4ec38718e88e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3bc310598d1bab4b6ccd4ec38718e88e">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a3bc310598d1bab4b6ccd4ec38718e88e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a3bc310598d1bab4b6ccd4ec38718e88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371f220c3019fbe7e212b4b0399042e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a371f220c3019fbe7e212b4b0399042e1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a371f220c3019fbe7e212b4b0399042e1">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_225792000</a></td></tr>
<tr class="memdesc:a371f220c3019fbe7e212b4b0399042e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK for the frequency 225792000. <br /></td></tr>
<tr class="separator:a371f220c3019fbe7e212b4b0399042e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f206ebbd0d80667a9c65dd1e39672ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f206ebbd0d80667a9c65dd1e39672ed"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1f206ebbd0d80667a9c65dd1e39672ed">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_112896000</a></td></tr>
<tr class="memdesc:a1f206ebbd0d80667a9c65dd1e39672ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK for the frequency 112896000. <br /></td></tr>
<tr class="separator:a1f206ebbd0d80667a9c65dd1e39672ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee9a0154b2f70fd079a0c31d1f9f85bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee9a0154b2f70fd079a0c31d1f9f85bd"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aee9a0154b2f70fd079a0c31d1f9f85bd">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_56448000</a></td></tr>
<tr class="memdesc:aee9a0154b2f70fd079a0c31d1f9f85bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:aee9a0154b2f70fd079a0c31d1f9f85bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe4536a81728b00c438ab88d74b5a97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affe4536a81728b00c438ab88d74b5a97"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#affe4536a81728b00c438ab88d74b5a97">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_28224000</a></td></tr>
<tr class="memdesc:affe4536a81728b00c438ab88d74b5a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:affe4536a81728b00c438ab88d74b5a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d44f59d445bb1d0428ac6f72bdb8ec1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d44f59d445bb1d0428ac6f72bdb8ec1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2d44f59d445bb1d0428ac6f72bdb8ec1">PMHAL_PRCM_CLK_MCASP6_AHCLKX_56448000</a></td></tr>
<tr class="memdesc:a2d44f59d445bb1d0428ac6f72bdb8ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP6_AHCLKX for the frequency 56448000. <br /></td></tr>
<tr class="separator:a2d44f59d445bb1d0428ac6f72bdb8ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad46044a60f8148c9e5d9f10bd24efc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad46044a60f8148c9e5d9f10bd24efc2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aad46044a60f8148c9e5d9f10bd24efc2">PMHAL_PRCM_CLK_MCASP6_AHCLKX_20000000</a></td></tr>
<tr class="memdesc:aad46044a60f8148c9e5d9f10bd24efc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP6_AHCLKX for the frequency 20000000. <br /></td></tr>
<tr class="separator:aad46044a60f8148c9e5d9f10bd24efc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec63904ae209abe1f7ae2529bc0fcc54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec63904ae209abe1f7ae2529bc0fcc54"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aec63904ae209abe1f7ae2529bc0fcc54">PMHAL_PRCM_CLK_MCASP6_AHCLKX_10000000</a></td></tr>
<tr class="memdesc:aec63904ae209abe1f7ae2529bc0fcc54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP6_AHCLKX for the frequency 10000000. <br /></td></tr>
<tr class="separator:aec63904ae209abe1f7ae2529bc0fcc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5f350dc00362e969338df14cd6f71a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e5f350dc00362e969338df14cd6f71a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5e5f350dc00362e969338df14cd6f71a">PMHAL_PRCM_CLK_MCASP6_AHCLKX_24000000</a></td></tr>
<tr class="memdesc:a5e5f350dc00362e969338df14cd6f71a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP6_AHCLKX for the frequency 24000000. <br /></td></tr>
<tr class="separator:a5e5f350dc00362e969338df14cd6f71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333f51e9c2b733ef85a1091feb269612"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a333f51e9c2b733ef85a1091feb269612"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a333f51e9c2b733ef85a1091feb269612">PMHAL_PRCM_CLK_MCASP6_AHCLKX_22579200</a></td></tr>
<tr class="memdesc:a333f51e9c2b733ef85a1091feb269612"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP6_AHCLKX for the frequency 22579200. <br /></td></tr>
<tr class="separator:a333f51e9c2b733ef85a1091feb269612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f89e38b5c977bdac1c250863b02f94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7f89e38b5c977bdac1c250863b02f94"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa7f89e38b5c977bdac1c250863b02f94">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_451584000</a></td></tr>
<tr class="memdesc:aa7f89e38b5c977bdac1c250863b02f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:aa7f89e38b5c977bdac1c250863b02f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4a3588f2c27d63e20fb172763618a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f4a3588f2c27d63e20fb172763618a4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4f4a3588f2c27d63e20fb172763618a4">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_225792000</a></td></tr>
<tr class="memdesc:a4f4a3588f2c27d63e20fb172763618a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK for the frequency 225792000. <br /></td></tr>
<tr class="separator:a4f4a3588f2c27d63e20fb172763618a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c316154f401f8c9a1fb4a1c9e960246"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c316154f401f8c9a1fb4a1c9e960246"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1c316154f401f8c9a1fb4a1c9e960246">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_112896000</a></td></tr>
<tr class="memdesc:a1c316154f401f8c9a1fb4a1c9e960246"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK for the frequency 112896000. <br /></td></tr>
<tr class="separator:a1c316154f401f8c9a1fb4a1c9e960246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc871710cc6546961a7959bb910c181"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fc871710cc6546961a7959bb910c181"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4fc871710cc6546961a7959bb910c181">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_56448000</a></td></tr>
<tr class="memdesc:a4fc871710cc6546961a7959bb910c181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:a4fc871710cc6546961a7959bb910c181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894cb0c893f72a0dccb45b613b73e98c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a894cb0c893f72a0dccb45b613b73e98c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a894cb0c893f72a0dccb45b613b73e98c">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_28224000</a></td></tr>
<tr class="memdesc:a894cb0c893f72a0dccb45b613b73e98c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:a894cb0c893f72a0dccb45b613b73e98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407177094b17ffe513619cc33b2cf61a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a407177094b17ffe513619cc33b2cf61a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a407177094b17ffe513619cc33b2cf61a">PMHAL_PRCM_CLK_MCASP7_AHCLKX_56448000</a></td></tr>
<tr class="memdesc:a407177094b17ffe513619cc33b2cf61a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP7_AHCLKX for the frequency 56448000. <br /></td></tr>
<tr class="separator:a407177094b17ffe513619cc33b2cf61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27f18c4f33a96c6bd110ed37d70f55f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af27f18c4f33a96c6bd110ed37d70f55f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af27f18c4f33a96c6bd110ed37d70f55f">PMHAL_PRCM_CLK_MCASP7_AHCLKX_20000000</a></td></tr>
<tr class="memdesc:af27f18c4f33a96c6bd110ed37d70f55f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP7_AHCLKX for the frequency 20000000. <br /></td></tr>
<tr class="separator:af27f18c4f33a96c6bd110ed37d70f55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab973ad2ce966a609a23d6bd528f390d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab973ad2ce966a609a23d6bd528f390d6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab973ad2ce966a609a23d6bd528f390d6">PMHAL_PRCM_CLK_MCASP7_AHCLKX_10000000</a></td></tr>
<tr class="memdesc:ab973ad2ce966a609a23d6bd528f390d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP7_AHCLKX for the frequency 10000000. <br /></td></tr>
<tr class="separator:ab973ad2ce966a609a23d6bd528f390d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3088bc1fe043dac62935fdb59300f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe3088bc1fe043dac62935fdb59300f5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afe3088bc1fe043dac62935fdb59300f5">PMHAL_PRCM_CLK_MCASP7_AHCLKX_24000000</a></td></tr>
<tr class="memdesc:afe3088bc1fe043dac62935fdb59300f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP7_AHCLKX for the frequency 24000000. <br /></td></tr>
<tr class="separator:afe3088bc1fe043dac62935fdb59300f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47eaa156b8e962febb44e530712c262c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47eaa156b8e962febb44e530712c262c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a47eaa156b8e962febb44e530712c262c">PMHAL_PRCM_CLK_MCASP7_AHCLKX_22579200</a></td></tr>
<tr class="memdesc:a47eaa156b8e962febb44e530712c262c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP7_AHCLKX for the frequency 22579200. <br /></td></tr>
<tr class="separator:a47eaa156b8e962febb44e530712c262c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408bc89b9dc6b2654c1726f83b277458"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a408bc89b9dc6b2654c1726f83b277458"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a408bc89b9dc6b2654c1726f83b277458">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a408bc89b9dc6b2654c1726f83b277458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a408bc89b9dc6b2654c1726f83b277458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77bc33c54ed5a19e81c193b7ba140b44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77bc33c54ed5a19e81c193b7ba140b44"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a77bc33c54ed5a19e81c193b7ba140b44">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_225792000</a></td></tr>
<tr class="memdesc:a77bc33c54ed5a19e81c193b7ba140b44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK for the frequency 225792000. <br /></td></tr>
<tr class="separator:a77bc33c54ed5a19e81c193b7ba140b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f599315649e41853c88071a3f4568f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7f599315649e41853c88071a3f4568f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae7f599315649e41853c88071a3f4568f">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_112896000</a></td></tr>
<tr class="memdesc:ae7f599315649e41853c88071a3f4568f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK for the frequency 112896000. <br /></td></tr>
<tr class="separator:ae7f599315649e41853c88071a3f4568f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2012b41eb1920ac0c36bfb8f9caa0d21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2012b41eb1920ac0c36bfb8f9caa0d21"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2012b41eb1920ac0c36bfb8f9caa0d21">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_56448000</a></td></tr>
<tr class="memdesc:a2012b41eb1920ac0c36bfb8f9caa0d21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:a2012b41eb1920ac0c36bfb8f9caa0d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbb11d9b671930a5bb08cd89efa06a90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbb11d9b671930a5bb08cd89efa06a90"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abbb11d9b671930a5bb08cd89efa06a90">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_28224000</a></td></tr>
<tr class="memdesc:abbb11d9b671930a5bb08cd89efa06a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:abbb11d9b671930a5bb08cd89efa06a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e53f5a1bff8d689a3aa81c5f092fb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52e53f5a1bff8d689a3aa81c5f092fb4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a52e53f5a1bff8d689a3aa81c5f092fb4">PMHAL_PRCM_CLK_MCASP8_AHCLKX_56448000</a></td></tr>
<tr class="memdesc:a52e53f5a1bff8d689a3aa81c5f092fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP8_AHCLKX for the frequency 56448000. <br /></td></tr>
<tr class="separator:a52e53f5a1bff8d689a3aa81c5f092fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9f4cc29e0ef3521b72e1f0c00153c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d9f4cc29e0ef3521b72e1f0c00153c4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1d9f4cc29e0ef3521b72e1f0c00153c4">PMHAL_PRCM_CLK_MCASP8_AHCLKX_20000000</a></td></tr>
<tr class="memdesc:a1d9f4cc29e0ef3521b72e1f0c00153c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP8_AHCLKX for the frequency 20000000. <br /></td></tr>
<tr class="separator:a1d9f4cc29e0ef3521b72e1f0c00153c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab351c1d0c3b416db29fa4240866bcbef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab351c1d0c3b416db29fa4240866bcbef"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab351c1d0c3b416db29fa4240866bcbef">PMHAL_PRCM_CLK_MCASP8_AHCLKX_10000000</a></td></tr>
<tr class="memdesc:ab351c1d0c3b416db29fa4240866bcbef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP8_AHCLKX for the frequency 10000000. <br /></td></tr>
<tr class="separator:ab351c1d0c3b416db29fa4240866bcbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c1859d64ebb325b717b8ec4ece552e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50c1859d64ebb325b717b8ec4ece552e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a50c1859d64ebb325b717b8ec4ece552e">PMHAL_PRCM_CLK_MCASP8_AHCLKX_24000000</a></td></tr>
<tr class="memdesc:a50c1859d64ebb325b717b8ec4ece552e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP8_AHCLKX for the frequency 24000000. <br /></td></tr>
<tr class="separator:a50c1859d64ebb325b717b8ec4ece552e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25b78e04804a2870902483fc68ba2a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab25b78e04804a2870902483fc68ba2a2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab25b78e04804a2870902483fc68ba2a2">PMHAL_PRCM_CLK_MCASP8_AHCLKX_22579200</a></td></tr>
<tr class="memdesc:ab25b78e04804a2870902483fc68ba2a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP8_AHCLKX for the frequency 22579200. <br /></td></tr>
<tr class="separator:ab25b78e04804a2870902483fc68ba2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a302a021b4dcd9ce6278ec64c3e2c475b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a302a021b4dcd9ce6278ec64c3e2c475b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a302a021b4dcd9ce6278ec64c3e2c475b">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a302a021b4dcd9ce6278ec64c3e2c475b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a302a021b4dcd9ce6278ec64c3e2c475b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2208032c20bf4d95b0c6ef317508adb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2208032c20bf4d95b0c6ef317508adb2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2208032c20bf4d95b0c6ef317508adb2">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_225792000</a></td></tr>
<tr class="memdesc:a2208032c20bf4d95b0c6ef317508adb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK for the frequency 225792000. <br /></td></tr>
<tr class="separator:a2208032c20bf4d95b0c6ef317508adb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ccbc1c8c376e0a37808c22f34de69f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49ccbc1c8c376e0a37808c22f34de69f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a49ccbc1c8c376e0a37808c22f34de69f">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_112896000</a></td></tr>
<tr class="memdesc:a49ccbc1c8c376e0a37808c22f34de69f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK for the frequency 112896000. <br /></td></tr>
<tr class="separator:a49ccbc1c8c376e0a37808c22f34de69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0c24b4cf6d77a9373b5ea0f112366c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c0c24b4cf6d77a9373b5ea0f112366c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8c0c24b4cf6d77a9373b5ea0f112366c">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_56448000</a></td></tr>
<tr class="memdesc:a8c0c24b4cf6d77a9373b5ea0f112366c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:a8c0c24b4cf6d77a9373b5ea0f112366c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac294d0d6e707dd3fd197bf36b7122e32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac294d0d6e707dd3fd197bf36b7122e32"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac294d0d6e707dd3fd197bf36b7122e32">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_28224000</a></td></tr>
<tr class="memdesc:ac294d0d6e707dd3fd197bf36b7122e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:ac294d0d6e707dd3fd197bf36b7122e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6217c9ba6bfe2d7ddf5fed5011f436f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6217c9ba6bfe2d7ddf5fed5011f436f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa6217c9ba6bfe2d7ddf5fed5011f436f">PMHAL_PRCM_CLK_QSPI_GFCLK_128000000</a></td></tr>
<tr class="memdesc:aa6217c9ba6bfe2d7ddf5fed5011f436f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_QSPI_GFCLK for the frequency 128000000. <br /></td></tr>
<tr class="separator:aa6217c9ba6bfe2d7ddf5fed5011f436f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0848ecd4e5a5c150a3d6d7a2db46145"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0848ecd4e5a5c150a3d6d7a2db46145"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af0848ecd4e5a5c150a3d6d7a2db46145">PMHAL_PRCM_CLK_QSPI_GFCLK_64000000</a></td></tr>
<tr class="memdesc:af0848ecd4e5a5c150a3d6d7a2db46145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_QSPI_GFCLK for the frequency 64000000. <br /></td></tr>
<tr class="separator:af0848ecd4e5a5c150a3d6d7a2db46145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b604d5c7bab31c96c780eb42af7b6b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87b604d5c7bab31c96c780eb42af7b6b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a87b604d5c7bab31c96c780eb42af7b6b">PMHAL_PRCM_CLK_QSPI_GFCLK_32000000</a></td></tr>
<tr class="memdesc:a87b604d5c7bab31c96c780eb42af7b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_QSPI_GFCLK for the frequency 32000000. <br /></td></tr>
<tr class="separator:a87b604d5c7bab31c96c780eb42af7b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef3f1a6529647b3adf79bb0c5e403923"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef3f1a6529647b3adf79bb0c5e403923"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aef3f1a6529647b3adf79bb0c5e403923">PMHAL_PRCM_CLK_QSPI_GFCLK_192000000</a></td></tr>
<tr class="memdesc:aef3f1a6529647b3adf79bb0c5e403923"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_QSPI_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:aef3f1a6529647b3adf79bb0c5e403923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03333961796086f23e4c58d8e8233ea4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03333961796086f23e4c58d8e8233ea4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a03333961796086f23e4c58d8e8233ea4">PMHAL_PRCM_CLK_QSPI_GFCLK_96000000</a></td></tr>
<tr class="memdesc:a03333961796086f23e4c58d8e8233ea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_QSPI_GFCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:a03333961796086f23e4c58d8e8233ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0dabede8abb5be08c31ec8bbb030dcb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0dabede8abb5be08c31ec8bbb030dcb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af0dabede8abb5be08c31ec8bbb030dcb">PMHAL_PRCM_CLK_QSPI_GFCLK_48000000</a></td></tr>
<tr class="memdesc:af0dabede8abb5be08c31ec8bbb030dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_QSPI_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:af0dabede8abb5be08c31ec8bbb030dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f80654e3e44055aa9981f8830fe63a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50f80654e3e44055aa9981f8830fe63a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a50f80654e3e44055aa9981f8830fe63a">PMHAL_PRCM_CLK_L4PER3_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:a50f80654e3e44055aa9981f8830fe63a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER3_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a50f80654e3e44055aa9981f8830fe63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5170af1bfe0bb385ad3700347baa4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae5170af1bfe0bb385ad3700347baa4f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aae5170af1bfe0bb385ad3700347baa4f">PMHAL_PRCM_CLK_L4PER3_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:aae5170af1bfe0bb385ad3700347baa4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER3_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:aae5170af1bfe0bb385ad3700347baa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c7fd368e92f208e3c848a28ead327ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c7fd368e92f208e3c848a28ead327ab"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7c7fd368e92f208e3c848a28ead327ab">PMHAL_PRCM_CLK_TIMER13_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a7c7fd368e92f208e3c848a28ead327ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER13_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a7c7fd368e92f208e3c848a28ead327ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b7995c3f79267ed15d825b32316326"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50b7995c3f79267ed15d825b32316326"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a50b7995c3f79267ed15d825b32316326">PMHAL_PRCM_CLK_TIMER13_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a50b7995c3f79267ed15d825b32316326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER13_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a50b7995c3f79267ed15d825b32316326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b823673a6456f063e01f52bb137db2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1b823673a6456f063e01f52bb137db2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad1b823673a6456f063e01f52bb137db2">PMHAL_PRCM_CLK_TIMER13_GFCLK_32786</a></td></tr>
<tr class="memdesc:ad1b823673a6456f063e01f52bb137db2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER13_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:ad1b823673a6456f063e01f52bb137db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac140add8bd21bf0a8eb959d1293071c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac140add8bd21bf0a8eb959d1293071c6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac140add8bd21bf0a8eb959d1293071c6">PMHAL_PRCM_CLK_TIMER13_GFCLK_22579200</a></td></tr>
<tr class="memdesc:ac140add8bd21bf0a8eb959d1293071c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER13_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:ac140add8bd21bf0a8eb959d1293071c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269626e2a0f10a93efb9c4471494ae85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a269626e2a0f10a93efb9c4471494ae85"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a269626e2a0f10a93efb9c4471494ae85">PMHAL_PRCM_CLK_TIMER13_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a269626e2a0f10a93efb9c4471494ae85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER13_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a269626e2a0f10a93efb9c4471494ae85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1652a9fd46095bb6c29eda931c344366"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1652a9fd46095bb6c29eda931c344366"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1652a9fd46095bb6c29eda931c344366">PMHAL_PRCM_CLK_TIMER14_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a1652a9fd46095bb6c29eda931c344366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER14_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a1652a9fd46095bb6c29eda931c344366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12682530cc6d5f3df1eebb40d942bbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af12682530cc6d5f3df1eebb40d942bbb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af12682530cc6d5f3df1eebb40d942bbb">PMHAL_PRCM_CLK_TIMER14_GFCLK_10000000</a></td></tr>
<tr class="memdesc:af12682530cc6d5f3df1eebb40d942bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER14_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:af12682530cc6d5f3df1eebb40d942bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c60c705db2be268547ffa95cf853b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07c60c705db2be268547ffa95cf853b1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a07c60c705db2be268547ffa95cf853b1">PMHAL_PRCM_CLK_TIMER14_GFCLK_32786</a></td></tr>
<tr class="memdesc:a07c60c705db2be268547ffa95cf853b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER14_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a07c60c705db2be268547ffa95cf853b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3bfc1a3eb30217031eb5c28fddecd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf3bfc1a3eb30217031eb5c28fddecd2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acf3bfc1a3eb30217031eb5c28fddecd2">PMHAL_PRCM_CLK_TIMER14_GFCLK_22579200</a></td></tr>
<tr class="memdesc:acf3bfc1a3eb30217031eb5c28fddecd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER14_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:acf3bfc1a3eb30217031eb5c28fddecd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd8a898901d96a9abd1842fc8147e89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afcd8a898901d96a9abd1842fc8147e89"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afcd8a898901d96a9abd1842fc8147e89">PMHAL_PRCM_CLK_TIMER14_GFCLK_451584000</a></td></tr>
<tr class="memdesc:afcd8a898901d96a9abd1842fc8147e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER14_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:afcd8a898901d96a9abd1842fc8147e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdc3e677e36b22eac3334984cbe91fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfdc3e677e36b22eac3334984cbe91fd"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abfdc3e677e36b22eac3334984cbe91fd">PMHAL_PRCM_CLK_TIMER15_GFCLK_20000000</a></td></tr>
<tr class="memdesc:abfdc3e677e36b22eac3334984cbe91fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER15_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:abfdc3e677e36b22eac3334984cbe91fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824ee94a2553639830553c17e0283c39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a824ee94a2553639830553c17e0283c39"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a824ee94a2553639830553c17e0283c39">PMHAL_PRCM_CLK_TIMER15_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a824ee94a2553639830553c17e0283c39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER15_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a824ee94a2553639830553c17e0283c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234f3c534e002c652f76da5ca71fdc6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a234f3c534e002c652f76da5ca71fdc6a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a234f3c534e002c652f76da5ca71fdc6a">PMHAL_PRCM_CLK_TIMER15_GFCLK_32786</a></td></tr>
<tr class="memdesc:a234f3c534e002c652f76da5ca71fdc6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER15_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a234f3c534e002c652f76da5ca71fdc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad336c949e42c731b6ae3feda5d3b0ba9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad336c949e42c731b6ae3feda5d3b0ba9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad336c949e42c731b6ae3feda5d3b0ba9">PMHAL_PRCM_CLK_TIMER15_GFCLK_22579200</a></td></tr>
<tr class="memdesc:ad336c949e42c731b6ae3feda5d3b0ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER15_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:ad336c949e42c731b6ae3feda5d3b0ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace36a1861d40cdadc70710370a13c37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aace36a1861d40cdadc70710370a13c37"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aace36a1861d40cdadc70710370a13c37">PMHAL_PRCM_CLK_TIMER15_GFCLK_451584000</a></td></tr>
<tr class="memdesc:aace36a1861d40cdadc70710370a13c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER15_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:aace36a1861d40cdadc70710370a13c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bec7917eb20c73aabd85544b1fc433f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bec7917eb20c73aabd85544b1fc433f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1bec7917eb20c73aabd85544b1fc433f">PMHAL_PRCM_CLK_TIMER16_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a1bec7917eb20c73aabd85544b1fc433f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER16_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a1bec7917eb20c73aabd85544b1fc433f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b68cdb2d0b7d39a050117620d407dc9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b68cdb2d0b7d39a050117620d407dc9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7b68cdb2d0b7d39a050117620d407dc9">PMHAL_PRCM_CLK_TIMER16_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a7b68cdb2d0b7d39a050117620d407dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER16_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a7b68cdb2d0b7d39a050117620d407dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34ed46aea0886f0309e221b26a9f397"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa34ed46aea0886f0309e221b26a9f397"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa34ed46aea0886f0309e221b26a9f397">PMHAL_PRCM_CLK_TIMER16_GFCLK_32786</a></td></tr>
<tr class="memdesc:aa34ed46aea0886f0309e221b26a9f397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER16_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:aa34ed46aea0886f0309e221b26a9f397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27408442cb46031b324cf7b29aa55a51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27408442cb46031b324cf7b29aa55a51"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a27408442cb46031b324cf7b29aa55a51">PMHAL_PRCM_CLK_TIMER16_GFCLK_22579200</a></td></tr>
<tr class="memdesc:a27408442cb46031b324cf7b29aa55a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER16_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a27408442cb46031b324cf7b29aa55a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4279668f7de8e2c239462ca4e21676"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c4279668f7de8e2c239462ca4e21676"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9c4279668f7de8e2c239462ca4e21676">PMHAL_PRCM_CLK_TIMER16_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a9c4279668f7de8e2c239462ca4e21676"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER16_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a9c4279668f7de8e2c239462ca4e21676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc78a7051aeec17b1964c9c007c95f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afcc78a7051aeec17b1964c9c007c95f0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afcc78a7051aeec17b1964c9c007c95f0">PMHAL_PRCM_CLK_L4SEC_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:afcc78a7051aeec17b1964c9c007c95f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4SEC_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:afcc78a7051aeec17b1964c9c007c95f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850820665e2320c0cbccf8c700f303e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a850820665e2320c0cbccf8c700f303e3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a850820665e2320c0cbccf8c700f303e3">PMHAL_PRCM_CLK_L4SEC_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:a850820665e2320c0cbccf8c700f303e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4SEC_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:a850820665e2320c0cbccf8c700f303e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e82c781d254af8e17944f0011dbc905"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e82c781d254af8e17944f0011dbc905"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4e82c781d254af8e17944f0011dbc905">PMHAL_PRCM_CLK_MPU_GCLK_500000000</a></td></tr>
<tr class="memdesc:a4e82c781d254af8e17944f0011dbc905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_GCLK for the frequency 500000000. <br /></td></tr>
<tr class="separator:a4e82c781d254af8e17944f0011dbc905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0148a6ba45792483aecb0163145c7a9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0148a6ba45792483aecb0163145c7a9b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0148a6ba45792483aecb0163145c7a9b">PMHAL_PRCM_CLK_MPU_GCLK_750000000</a></td></tr>
<tr class="memdesc:a0148a6ba45792483aecb0163145c7a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_GCLK for the frequency 750000000. <br /></td></tr>
<tr class="separator:a0148a6ba45792483aecb0163145c7a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3cb9f606101d75fd5c0112a110553b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c3cb9f606101d75fd5c0112a110553b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1c3cb9f606101d75fd5c0112a110553b">PMHAL_PRCM_CLK_MPU_GCLK_1000000000</a></td></tr>
<tr class="memdesc:a1c3cb9f606101d75fd5c0112a110553b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_GCLK for the frequency 1000000000. <br /></td></tr>
<tr class="separator:a1c3cb9f606101d75fd5c0112a110553b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c6794be79db4f9850031a157d77334"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2c6794be79db4f9850031a157d77334"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa2c6794be79db4f9850031a157d77334">PMHAL_PRCM_CLK_MPU_GCLK_1176000000</a></td></tr>
<tr class="memdesc:aa2c6794be79db4f9850031a157d77334"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_GCLK for the frequency 1176000000. <br /></td></tr>
<tr class="separator:aa2c6794be79db4f9850031a157d77334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d967557e8e8c730b83026beb1e2b88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8d967557e8e8c730b83026beb1e2b88"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac8d967557e8e8c730b83026beb1e2b88">PMHAL_PRCM_CLK_MPU_GCLK_1500000000</a></td></tr>
<tr class="memdesc:ac8d967557e8e8c730b83026beb1e2b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_GCLK for the frequency 1500000000. <br /></td></tr>
<tr class="separator:ac8d967557e8e8c730b83026beb1e2b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfad5590aa6f10cc6ec1a3baa0262600"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfad5590aa6f10cc6ec1a3baa0262600"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acfad5590aa6f10cc6ec1a3baa0262600">PMHAL_PRCM_CLK_PCIE_32K_GFCLK_32786</a></td></tr>
<tr class="memdesc:acfad5590aa6f10cc6ec1a3baa0262600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PCIE_32K_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:acfad5590aa6f10cc6ec1a3baa0262600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe441548841bb1fcdc85b830844f6ea8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe441548841bb1fcdc85b830844f6ea8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afe441548841bb1fcdc85b830844f6ea8">PMHAL_PRCM_CLK_PCIE_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:afe441548841bb1fcdc85b830844f6ea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PCIE_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:afe441548841bb1fcdc85b830844f6ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b1f1c6ffb61b5d6bb6f656965e5727"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99b1f1c6ffb61b5d6bb6f656965e5727"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a99b1f1c6ffb61b5d6bb6f656965e5727">PMHAL_PRCM_CLK_PCIE_PHY_GCLK_0</a></td></tr>
<tr class="memdesc:a99b1f1c6ffb61b5d6bb6f656965e5727"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PCIE_PHY_GCLK for the frequency 0. <br /></td></tr>
<tr class="separator:a99b1f1c6ffb61b5d6bb6f656965e5727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247148581a35695de84d43cf634aacbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a247148581a35695de84d43cf634aacbb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a247148581a35695de84d43cf634aacbb">PMHAL_PRCM_CLK_PCIE_PHY_DIV_GCLK_0</a></td></tr>
<tr class="memdesc:a247148581a35695de84d43cf634aacbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PCIE_PHY_DIV_GCLK for the frequency 0. <br /></td></tr>
<tr class="separator:a247148581a35695de84d43cf634aacbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0715e3b88677318417d9eb7e89cf321"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0715e3b88677318417d9eb7e89cf321"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab0715e3b88677318417d9eb7e89cf321">PMHAL_PRCM_CLK_PCIE_REF_GFCLK_34322580</a></td></tr>
<tr class="memdesc:ab0715e3b88677318417d9eb7e89cf321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PCIE_REF_GFCLK for the frequency 34322580. <br /></td></tr>
<tr class="separator:ab0715e3b88677318417d9eb7e89cf321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9826d0eb8af92c9aaf03477a838139"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d9826d0eb8af92c9aaf03477a838139"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2d9826d0eb8af92c9aaf03477a838139">PMHAL_PRCM_CLK_PCIE_SYS_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a2d9826d0eb8af92c9aaf03477a838139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PCIE_SYS_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a2d9826d0eb8af92c9aaf03477a838139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc26d9b8e750ffe52c10ff76f04ac6b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addc26d9b8e750ffe52c10ff76f04ac6b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#addc26d9b8e750ffe52c10ff76f04ac6b">PMHAL_PRCM_CLK_RTC_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:addc26d9b8e750ffe52c10ff76f04ac6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTC_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:addc26d9b8e750ffe52c10ff76f04ac6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089048be4bd69b386f3b452922d2ede9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a089048be4bd69b386f3b452922d2ede9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a089048be4bd69b386f3b452922d2ede9">PMHAL_PRCM_CLK_RTC_AUX_CLK_32786</a></td></tr>
<tr class="memdesc:a089048be4bd69b386f3b452922d2ede9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTC_AUX_CLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a089048be4bd69b386f3b452922d2ede9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b5ceadebee7953e635b805bb763cd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52b5ceadebee7953e635b805bb763cd7"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a52b5ceadebee7953e635b805bb763cd7">PMHAL_PRCM_CLK_VIP1_GCLK_266000000</a></td></tr>
<tr class="memdesc:a52b5ceadebee7953e635b805bb763cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_VIP1_GCLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a52b5ceadebee7953e635b805bb763cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ecd1437c5a3ddbcc84e39710458662"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55ecd1437c5a3ddbcc84e39710458662"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a55ecd1437c5a3ddbcc84e39710458662">PMHAL_PRCM_CLK_VIP2_GCLK_266000000</a></td></tr>
<tr class="memdesc:a55ecd1437c5a3ddbcc84e39710458662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_VIP2_GCLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a55ecd1437c5a3ddbcc84e39710458662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055668b8d2c9a81c45975d69a1030dbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a055668b8d2c9a81c45975d69a1030dbd"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a055668b8d2c9a81c45975d69a1030dbd">PMHAL_PRCM_CLK_VIP3_GCLK_266000000</a></td></tr>
<tr class="memdesc:a055668b8d2c9a81c45975d69a1030dbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_VIP3_GCLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a055668b8d2c9a81c45975d69a1030dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad23e873d6e1087e6330c070f6ec07b55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad23e873d6e1087e6330c070f6ec07b55"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad23e873d6e1087e6330c070f6ec07b55">PMHAL_PRCM_CLK_VPE_GCLK_266000000</a></td></tr>
<tr class="memdesc:ad23e873d6e1087e6330c070f6ec07b55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_VPE_GCLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:ad23e873d6e1087e6330c070f6ec07b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259c93ce82ea549c31aad23133a9a1ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a259c93ce82ea549c31aad23133a9a1ff"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a259c93ce82ea549c31aad23133a9a1ff">PMHAL_PRCM_CLK_EMU_SYS_CLK_20000000</a></td></tr>
<tr class="memdesc:a259c93ce82ea549c31aad23133a9a1ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMU_SYS_CLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a259c93ce82ea549c31aad23133a9a1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6733660ae0d5f0b417414e82568b26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a6733660ae0d5f0b417414e82568b26"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6a6733660ae0d5f0b417414e82568b26">PMHAL_PRCM_CLK_ADC_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a6a6733660ae0d5f0b417414e82568b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ADC_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a6a6733660ae0d5f0b417414e82568b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583c416fe4fde88bbfbae6cc436434d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a583c416fe4fde88bbfbae6cc436434d3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a583c416fe4fde88bbfbae6cc436434d3">PMHAL_PRCM_CLK_ADC_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:a583c416fe4fde88bbfbae6cc436434d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ADC_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a583c416fe4fde88bbfbae6cc436434d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c52f2b0d0fba008cf061864b0b3d272"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c52f2b0d0fba008cf061864b0b3d272"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4c52f2b0d0fba008cf061864b0b3d272">PMHAL_PRCM_CLK_FUNC_32K_CLK_32786</a></td></tr>
<tr class="memdesc:a4c52f2b0d0fba008cf061864b0b3d272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_FUNC_32K_CLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a4c52f2b0d0fba008cf061864b0b3d272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa398ba097f2bfe6d57e486fe274ec2a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa398ba097f2bfe6d57e486fe274ec2a0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa398ba097f2bfe6d57e486fe274ec2a0">PMHAL_PRCM_CLK_WKUPAON_GICLK_20000000</a></td></tr>
<tr class="memdesc:aa398ba097f2bfe6d57e486fe274ec2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_WKUPAON_GICLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:aa398ba097f2bfe6d57e486fe274ec2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae821d64684477a6d734f381b8ad9f693"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae821d64684477a6d734f381b8ad9f693"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae821d64684477a6d734f381b8ad9f693">PMHAL_PRCM_CLK_WKUPAON_GICLK_56448000</a></td></tr>
<tr class="memdesc:ae821d64684477a6d734f381b8ad9f693"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_WKUPAON_GICLK for the frequency 56448000. <br /></td></tr>
<tr class="separator:ae821d64684477a6d734f381b8ad9f693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed9611bdd96750446ee7c9fb1ab405d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ed9611bdd96750446ee7c9fb1ab405d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9ed9611bdd96750446ee7c9fb1ab405d">PMHAL_PRCM_CLK_WKUPAON_GICLK_28224000</a></td></tr>
<tr class="memdesc:a9ed9611bdd96750446ee7c9fb1ab405d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_WKUPAON_GICLK for the frequency 28224000. <br /></td></tr>
<tr class="separator:a9ed9611bdd96750446ee7c9fb1ab405d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5915c8e619bda7b04189354baac1a34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5915c8e619bda7b04189354baac1a34"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af5915c8e619bda7b04189354baac1a34">PMHAL_PRCM_CLK_DCAN1_SYS_CLK_20000000</a></td></tr>
<tr class="memdesc:af5915c8e619bda7b04189354baac1a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DCAN1_SYS_CLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:af5915c8e619bda7b04189354baac1a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f0025bb7a95bd1d333594528291008"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7f0025bb7a95bd1d333594528291008"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae7f0025bb7a95bd1d333594528291008">PMHAL_PRCM_CLK_DCAN1_SYS_CLK_22579200</a></td></tr>
<tr class="memdesc:ae7f0025bb7a95bd1d333594528291008"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DCAN1_SYS_CLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:ae7f0025bb7a95bd1d333594528291008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0adce64d1a375fb1ef2bd4737cc334f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0adce64d1a375fb1ef2bd4737cc334f0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0adce64d1a375fb1ef2bd4737cc334f0">PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK_32786</a></td></tr>
<tr class="memdesc:a0adce64d1a375fb1ef2bd4737cc334f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a0adce64d1a375fb1ef2bd4737cc334f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d75042d736757e875616472d5a241d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28d75042d736757e875616472d5a241d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a28d75042d736757e875616472d5a241d">PMHAL_PRCM_CLK_WKUPAON_IO_SRCOMP_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a28d75042d736757e875616472d5a241d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_WKUPAON_IO_SRCOMP_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a28d75042d736757e875616472d5a241d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f56e07fd3d60e1ce3b3607831f1107"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42f56e07fd3d60e1ce3b3607831f1107"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a42f56e07fd3d60e1ce3b3607831f1107">PMHAL_PRCM_CLK_TIMER1_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a42f56e07fd3d60e1ce3b3607831f1107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a42f56e07fd3d60e1ce3b3607831f1107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0198da83fa1b6a376ed9690d2aff069b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0198da83fa1b6a376ed9690d2aff069b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0198da83fa1b6a376ed9690d2aff069b">PMHAL_PRCM_CLK_TIMER1_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a0198da83fa1b6a376ed9690d2aff069b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a0198da83fa1b6a376ed9690d2aff069b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced767e1a9143b128f54ad871766365e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aced767e1a9143b128f54ad871766365e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aced767e1a9143b128f54ad871766365e">PMHAL_PRCM_CLK_TIMER1_GFCLK_32786</a></td></tr>
<tr class="memdesc:aced767e1a9143b128f54ad871766365e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:aced767e1a9143b128f54ad871766365e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1891e70c6b9bac0edd8a6de9e0186dbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1891e70c6b9bac0edd8a6de9e0186dbb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1891e70c6b9bac0edd8a6de9e0186dbb">PMHAL_PRCM_CLK_TIMER1_GFCLK_22579200</a></td></tr>
<tr class="memdesc:a1891e70c6b9bac0edd8a6de9e0186dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a1891e70c6b9bac0edd8a6de9e0186dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a017d0173ca47ae4e561573c82fb454"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a017d0173ca47ae4e561573c82fb454"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8a017d0173ca47ae4e561573c82fb454">PMHAL_PRCM_CLK_TIMER1_GFCLK_451584000</a></td></tr>
<tr class="memdesc:a8a017d0173ca47ae4e561573c82fb454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GFCLK for the frequency 451584000. <br /></td></tr>
<tr class="separator:a8a017d0173ca47ae4e561573c82fb454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3940ed34d1185eff12eb46dd86d2c97c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3940ed34d1185eff12eb46dd86d2c97c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3940ed34d1185eff12eb46dd86d2c97c">PMHAL_PRCM_CLK_SECURE_32K_CLK_0</a></td></tr>
<tr class="memdesc:a3940ed34d1185eff12eb46dd86d2c97c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SECURE_32K_CLK for the frequency 0. <br /></td></tr>
<tr class="separator:a3940ed34d1185eff12eb46dd86d2c97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ff2fbd4106c46dbc02760dbea9c214"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12ff2fbd4106c46dbc02760dbea9c214"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a12ff2fbd4106c46dbc02760dbea9c214">PMHAL_PRCM_CLK_UART10_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a12ff2fbd4106c46dbc02760dbea9c214"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART10_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a12ff2fbd4106c46dbc02760dbea9c214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3903a6b3e5c31d3ad2109786f9dcf949"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3903a6b3e5c31d3ad2109786f9dcf949"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3903a6b3e5c31d3ad2109786f9dcf949">PMHAL_PRCM_CLK_UART10_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a3903a6b3e5c31d3ad2109786f9dcf949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART10_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a3903a6b3e5c31d3ad2109786f9dcf949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42486a7e7ff1e7c80dd3ffbfb34e9a14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42486a7e7ff1e7c80dd3ffbfb34e9a14"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a42486a7e7ff1e7c80dd3ffbfb34e9a14">PMHAL_PRCM_CLK_ATL_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a42486a7e7ff1e7c80dd3ffbfb34e9a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ATL_L3_GICLK. <br /></td></tr>
<tr class="separator:a42486a7e7ff1e7c80dd3ffbfb34e9a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28aa25ffd733ec4c90fbdd5403ca62c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28aa25ffd733ec4c90fbdd5403ca62c5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a28aa25ffd733ec4c90fbdd5403ca62c5">PMHAL_PRCM_CLK_ATL_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a28aa25ffd733ec4c90fbdd5403ca62c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ATL_GFCLK. <br /></td></tr>
<tr class="separator:a28aa25ffd733ec4c90fbdd5403ca62c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a667af29c12d3f1a774bd021b993bb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a667af29c12d3f1a774bd021b993bb8"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2a667af29c12d3f1a774bd021b993bb8">PMHAL_PRCM_CLK_ABE_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a2a667af29c12d3f1a774bd021b993bb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ABE_GICLK. <br /></td></tr>
<tr class="separator:a2a667af29c12d3f1a774bd021b993bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d0f23420a2431460ff51383c39b3c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76d0f23420a2431460ff51383c39b3c0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a76d0f23420a2431460ff51383c39b3c0">PMHAL_PRCM_CLK_CLKOUTMUX1_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a76d0f23420a2431460ff51383c39b3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CLKOUTMUX1_CLK. <br /></td></tr>
<tr class="separator:a76d0f23420a2431460ff51383c39b3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e65f4a818b6db1d375a5fb2d1d49cf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e65f4a818b6db1d375a5fb2d1d49cf6"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2e65f4a818b6db1d375a5fb2d1d49cf6">PMHAL_PRCM_CLK_CLKOUTMUX2_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a2e65f4a818b6db1d375a5fb2d1d49cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CLKOUTMUX2_CLK. <br /></td></tr>
<tr class="separator:a2e65f4a818b6db1d375a5fb2d1d49cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb728ca9285b00bf85bbc0c7983e87e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb728ca9285b00bf85bbc0c7983e87e3"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afb728ca9285b00bf85bbc0c7983e87e3">PMHAL_PRCM_CLK_L3INIT_60M_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:afb728ca9285b00bf85bbc0c7983e87e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INIT_60M_FCLK. <br /></td></tr>
<tr class="separator:afb728ca9285b00bf85bbc0c7983e87e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb1d12a91d81178e98119fc5c3f05ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cb1d12a91d81178e98119fc5c3f05ba"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3cb1d12a91d81178e98119fc5c3f05ba">PMHAL_PRCM_CLK_COREAON_IO_SRCOMP_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a3cb1d12a91d81178e98119fc5c3f05ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_COREAON_IO_SRCOMP_GFCLK. <br /></td></tr>
<tr class="separator:a3cb1d12a91d81178e98119fc5c3f05ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fc5a66a20fdd04d05b6fe24284fc05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59fc5a66a20fdd04d05b6fe24284fc05"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a59fc5a66a20fdd04d05b6fe24284fc05">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a59fc5a66a20fdd04d05b6fe24284fc05"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK. <br /></td></tr>
<tr class="separator:a59fc5a66a20fdd04d05b6fe24284fc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3335a371f862e193dedffd7348102a58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3335a371f862e193dedffd7348102a58"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3335a371f862e193dedffd7348102a58">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a3335a371f862e193dedffd7348102a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK. <br /></td></tr>
<tr class="separator:a3335a371f862e193dedffd7348102a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52036d4d3f4fc4c918b14f69c4af1406"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52036d4d3f4fc4c918b14f69c4af1406"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a52036d4d3f4fc4c918b14f69c4af1406">PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a52036d4d3f4fc4c918b14f69c4af1406"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK. <br /></td></tr>
<tr class="separator:a52036d4d3f4fc4c918b14f69c4af1406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0c08998412c53ba312f23afbddccba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f0c08998412c53ba312f23afbddccba"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2f0c08998412c53ba312f23afbddccba">PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a2f0c08998412c53ba312f23afbddccba"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK. <br /></td></tr>
<tr class="separator:a2f0c08998412c53ba312f23afbddccba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d54812eb386edf80c3702c19f7d5d0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d54812eb386edf80c3702c19f7d5d0f"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4d54812eb386edf80c3702c19f7d5d0f">PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4d54812eb386edf80c3702c19f7d5d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK. <br /></td></tr>
<tr class="separator:a4d54812eb386edf80c3702c19f7d5d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637f17120c7d6bd3ce3aa6579635ac39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a637f17120c7d6bd3ce3aa6579635ac39"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a637f17120c7d6bd3ce3aa6579635ac39">PMHAL_PRCM_CLK_COREAON_32K_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a637f17120c7d6bd3ce3aa6579635ac39"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_COREAON_32K_GFCLK. <br /></td></tr>
<tr class="separator:a637f17120c7d6bd3ce3aa6579635ac39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7e12227ebf9a76f7b4badcea098523"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc7e12227ebf9a76f7b4badcea098523"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acc7e12227ebf9a76f7b4badcea098523">PMHAL_PRCM_CLK_CUSTEFUSE_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:acc7e12227ebf9a76f7b4badcea098523"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CUSTEFUSE_SYS_GFCLK. <br /></td></tr>
<tr class="separator:acc7e12227ebf9a76f7b4badcea098523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0bbe366832aa684685b977beb862d78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0bbe366832aa684685b977beb862d78"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af0bbe366832aa684685b977beb862d78">PMHAL_PRCM_CLK_DMA_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:af0bbe366832aa684685b977beb862d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DMA_L3_GICLK. <br /></td></tr>
<tr class="separator:af0bbe366832aa684685b977beb862d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da2c0a3c0cdff23bb3fecc58ea49285"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8da2c0a3c0cdff23bb3fecc58ea49285"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8da2c0a3c0cdff23bb3fecc58ea49285">PMHAL_PRCM_CLK_DSP1_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a8da2c0a3c0cdff23bb3fecc58ea49285"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSP1_GFCLK. <br /></td></tr>
<tr class="separator:a8da2c0a3c0cdff23bb3fecc58ea49285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d29ef505258638061130d6a38cecb3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d29ef505258638061130d6a38cecb3e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9d29ef505258638061130d6a38cecb3e">PMHAL_PRCM_CLK_DSP2_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a9d29ef505258638061130d6a38cecb3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSP2_GFCLK. <br /></td></tr>
<tr class="separator:a9d29ef505258638061130d6a38cecb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e862ac6649ebef2065df5a1a5fe6bed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e862ac6649ebef2065df5a1a5fe6bed"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7e862ac6649ebef2065df5a1a5fe6bed">PMHAL_PRCM_CLK_BB2D_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a7e862ac6649ebef2065df5a1a5fe6bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_BB2D_GFCLK. <br /></td></tr>
<tr class="separator:a7e862ac6649ebef2065df5a1a5fe6bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba30c214c48f439c1ea5fce78c2f1a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaba30c214c48f439c1ea5fce78c2f1a8"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aaba30c214c48f439c1ea5fce78c2f1a8">PMHAL_PRCM_CLK_HDMI_CEC_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:aaba30c214c48f439c1ea5fce78c2f1a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_HDMI_CEC_GFCLK. <br /></td></tr>
<tr class="separator:aaba30c214c48f439c1ea5fce78c2f1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a1521b5ef89c3e1f49bf19853a0179a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a1521b5ef89c3e1f49bf19853a0179a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8a1521b5ef89c3e1f49bf19853a0179a">PMHAL_PRCM_CLK_HDMI_PHY_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a8a1521b5ef89c3e1f49bf19853a0179a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_HDMI_PHY_GFCLK. <br /></td></tr>
<tr class="separator:a8a1521b5ef89c3e1f49bf19853a0179a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5dce6fab656538572e58edf52b2bfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd5dce6fab656538572e58edf52b2bfc"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abd5dce6fab656538572e58edf52b2bfc">PMHAL_PRCM_CLK_DSS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:abd5dce6fab656538572e58edf52b2bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSS_GFCLK. <br /></td></tr>
<tr class="separator:abd5dce6fab656538572e58edf52b2bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e94dfa134083c8919fcd001b053815"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5e94dfa134083c8919fcd001b053815"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab5e94dfa134083c8919fcd001b053815">PMHAL_PRCM_CLK_HDMI_DPLL_CLK_freqList</a> []</td></tr>
<tr class="memdesc:ab5e94dfa134083c8919fcd001b053815"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_HDMI_DPLL_CLK. <br /></td></tr>
<tr class="separator:ab5e94dfa134083c8919fcd001b053815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a45407e62f0e2b3c720c7b916647b7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a45407e62f0e2b3c720c7b916647b7b"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6a45407e62f0e2b3c720c7b916647b7b">PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a6a45407e62f0e2b3c720c7b916647b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK. <br /></td></tr>
<tr class="separator:a6a45407e62f0e2b3c720c7b916647b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7283b5bc609833f0225641c03701f45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7283b5bc609833f0225641c03701f45"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab7283b5bc609833f0225641c03701f45">PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK_freqList</a> []</td></tr>
<tr class="memdesc:ab7283b5bc609833f0225641c03701f45"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK. <br /></td></tr>
<tr class="separator:ab7283b5bc609833f0225641c03701f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ce2c3ec19104e477e914870f458382"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4ce2c3ec19104e477e914870f458382"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad4ce2c3ec19104e477e914870f458382">PMHAL_PRCM_CLK_SDVENC_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad4ce2c3ec19104e477e914870f458382"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SDVENC_GFCLK. <br /></td></tr>
<tr class="separator:ad4ce2c3ec19104e477e914870f458382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff33694bb791c56c51927aeb54502e14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff33694bb791c56c51927aeb54502e14"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aff33694bb791c56c51927aeb54502e14">PMHAL_PRCM_CLK_EMIF_DLL_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:aff33694bb791c56c51927aeb54502e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EMIF_DLL_GCLK. <br /></td></tr>
<tr class="separator:aff33694bb791c56c51927aeb54502e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9577032f598f76632f59a7103ac3559"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9577032f598f76632f59a7103ac3559"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae9577032f598f76632f59a7103ac3559">PMHAL_PRCM_CLK_EMIF_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ae9577032f598f76632f59a7103ac3559"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EMIF_L3_GICLK. <br /></td></tr>
<tr class="separator:ae9577032f598f76632f59a7103ac3559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0851d796a9199902d2c900e0d164e84d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0851d796a9199902d2c900e0d164e84d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0851d796a9199902d2c900e0d164e84d">PMHAL_PRCM_CLK_EMIF_PHY_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0851d796a9199902d2c900e0d164e84d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EMIF_PHY_GCLK. <br /></td></tr>
<tr class="separator:a0851d796a9199902d2c900e0d164e84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5716253f7c18958dae221799c4d2f2f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5716253f7c18958dae221799c4d2f2f9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5716253f7c18958dae221799c4d2f2f9">PMHAL_PRCM_CLK_EVE1_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a5716253f7c18958dae221799c4d2f2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EVE1_GFCLK. <br /></td></tr>
<tr class="separator:a5716253f7c18958dae221799c4d2f2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18f074854fd221e56a40b61b2f70d46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af18f074854fd221e56a40b61b2f70d46"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af18f074854fd221e56a40b61b2f70d46">PMHAL_PRCM_CLK_EVE2_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:af18f074854fd221e56a40b61b2f70d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EVE2_GFCLK. <br /></td></tr>
<tr class="separator:af18f074854fd221e56a40b61b2f70d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66b3894bb6d1df547a420da90605ae9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad66b3894bb6d1df547a420da90605ae9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad66b3894bb6d1df547a420da90605ae9">PMHAL_PRCM_CLK_EVE3_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad66b3894bb6d1df547a420da90605ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EVE3_GFCLK. <br /></td></tr>
<tr class="separator:ad66b3894bb6d1df547a420da90605ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1628f1ef201c49d39e1dc9217458c627"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1628f1ef201c49d39e1dc9217458c627"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1628f1ef201c49d39e1dc9217458c627">PMHAL_PRCM_CLK_EVE4_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a1628f1ef201c49d39e1dc9217458c627"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EVE4_GFCLK. <br /></td></tr>
<tr class="separator:a1628f1ef201c49d39e1dc9217458c627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a80b5b28b4d8fd459b0000642c977b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a80b5b28b4d8fd459b0000642c977b9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6a80b5b28b4d8fd459b0000642c977b9">PMHAL_PRCM_CLK_GMAC_RFT_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a6a80b5b28b4d8fd459b0000642c977b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GMAC_RFT_CLK. <br /></td></tr>
<tr class="separator:a6a80b5b28b4d8fd459b0000642c977b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af754e2afee3b48a34561c097dade7ae1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af754e2afee3b48a34561c097dade7ae1"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af754e2afee3b48a34561c097dade7ae1">PMHAL_PRCM_CLK_GMAC_MAIN_CLK_freqList</a> []</td></tr>
<tr class="memdesc:af754e2afee3b48a34561c097dade7ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GMAC_MAIN_CLK. <br /></td></tr>
<tr class="separator:af754e2afee3b48a34561c097dade7ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74b7f8600f5240a14aaf79b41b100b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa74b7f8600f5240a14aaf79b41b100b9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aa74b7f8600f5240a14aaf79b41b100b9">PMHAL_PRCM_CLK_GMII_250MHZ_CLK_freqList</a> []</td></tr>
<tr class="memdesc:aa74b7f8600f5240a14aaf79b41b100b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GMII_250MHZ_CLK. <br /></td></tr>
<tr class="separator:aa74b7f8600f5240a14aaf79b41b100b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b12d974a89747d04fb6abb89a52a3d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b12d974a89747d04fb6abb89a52a3d0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7b12d974a89747d04fb6abb89a52a3d0">PMHAL_PRCM_CLK_RMII_50MHZ_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a7b12d974a89747d04fb6abb89a52a3d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RMII_50MHZ_CLK. <br /></td></tr>
<tr class="separator:a7b12d974a89747d04fb6abb89a52a3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eec0cace7663ca49fb3db76ed94c693"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0eec0cace7663ca49fb3db76ed94c693"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0eec0cace7663ca49fb3db76ed94c693">PMHAL_PRCM_CLK_RGMII_5MHZ_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a0eec0cace7663ca49fb3db76ed94c693"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RGMII_5MHZ_CLK. <br /></td></tr>
<tr class="separator:a0eec0cace7663ca49fb3db76ed94c693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65fcf59ab48947f2553f0bed9cfe4a33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65fcf59ab48947f2553f0bed9cfe4a33"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a65fcf59ab48947f2553f0bed9cfe4a33">PMHAL_PRCM_CLK_GPU_CORE_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a65fcf59ab48947f2553f0bed9cfe4a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GPU_CORE_GCLK. <br /></td></tr>
<tr class="separator:a65fcf59ab48947f2553f0bed9cfe4a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a28f642cc864ca8fab367aac707dea9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a28f642cc864ca8fab367aac707dea9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0a28f642cc864ca8fab367aac707dea9">PMHAL_PRCM_CLK_GPU_HYD_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0a28f642cc864ca8fab367aac707dea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GPU_HYD_GCLK. <br /></td></tr>
<tr class="separator:a0a28f642cc864ca8fab367aac707dea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a536aaee6a52c43f70d59d7fd633f62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a536aaee6a52c43f70d59d7fd633f62"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4a536aaee6a52c43f70d59d7fd633f62">PMHAL_PRCM_CLK_IPU_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a4a536aaee6a52c43f70d59d7fd633f62"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_IPU_L3_GICLK. <br /></td></tr>
<tr class="separator:a4a536aaee6a52c43f70d59d7fd633f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d44fa1cbb38d58a003a9424da9a557"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44d44fa1cbb38d58a003a9424da9a557"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a44d44fa1cbb38d58a003a9424da9a557">PMHAL_PRCM_CLK_IPU_96M_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a44d44fa1cbb38d58a003a9424da9a557"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_IPU_96M_GFCLK. <br /></td></tr>
<tr class="separator:a44d44fa1cbb38d58a003a9424da9a557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba4805f9e34f0047956d3a7fd0555b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acba4805f9e34f0047956d3a7fd0555b4"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acba4805f9e34f0047956d3a7fd0555b4">PMHAL_PRCM_CLK_MCASP1_AHCLKR_freqList</a> []</td></tr>
<tr class="memdesc:acba4805f9e34f0047956d3a7fd0555b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR. <br /></td></tr>
<tr class="separator:acba4805f9e34f0047956d3a7fd0555b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5191dfd9df31339f623e2a892f3ee8b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5191dfd9df31339f623e2a892f3ee8b5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5191dfd9df31339f623e2a892f3ee8b5">PMHAL_PRCM_CLK_MCASP1_AHCLKX_freqList</a> []</td></tr>
<tr class="memdesc:a5191dfd9df31339f623e2a892f3ee8b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX. <br /></td></tr>
<tr class="separator:a5191dfd9df31339f623e2a892f3ee8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6815213bdc38cc71a4affbd036773de5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6815213bdc38cc71a4affbd036773de5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6815213bdc38cc71a4affbd036773de5">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a6815213bdc38cc71a4affbd036773de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK. <br /></td></tr>
<tr class="separator:a6815213bdc38cc71a4affbd036773de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48600841106fbcb8918c776aacc588de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48600841106fbcb8918c776aacc588de"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a48600841106fbcb8918c776aacc588de">PMHAL_PRCM_CLK_TIMER5_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a48600841106fbcb8918c776aacc588de"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER5_GFCLK. <br /></td></tr>
<tr class="separator:a48600841106fbcb8918c776aacc588de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce5caf3d11f02baa540564e2670fecf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adce5caf3d11f02baa540564e2670fecf"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#adce5caf3d11f02baa540564e2670fecf">PMHAL_PRCM_CLK_TIMER6_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:adce5caf3d11f02baa540564e2670fecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER6_GFCLK. <br /></td></tr>
<tr class="separator:adce5caf3d11f02baa540564e2670fecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ad24a21a0fbcc8610d7d944a422eb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63ad24a21a0fbcc8610d7d944a422eb8"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a63ad24a21a0fbcc8610d7d944a422eb8">PMHAL_PRCM_CLK_TIMER7_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a63ad24a21a0fbcc8610d7d944a422eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER7_GFCLK. <br /></td></tr>
<tr class="separator:a63ad24a21a0fbcc8610d7d944a422eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2989939d580be4e7f6f59ccfa05a3f74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2989939d580be4e7f6f59ccfa05a3f74"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2989939d580be4e7f6f59ccfa05a3f74">PMHAL_PRCM_CLK_TIMER8_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a2989939d580be4e7f6f59ccfa05a3f74"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER8_GFCLK. <br /></td></tr>
<tr class="separator:a2989939d580be4e7f6f59ccfa05a3f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a713eb7b0e872a80ea41f4f3e3316c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a713eb7b0e872a80ea41f4f3e3316c8"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a4a713eb7b0e872a80ea41f4f3e3316c8">PMHAL_PRCM_CLK_UART6_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4a713eb7b0e872a80ea41f4f3e3316c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART6_GFCLK. <br /></td></tr>
<tr class="separator:a4a713eb7b0e872a80ea41f4f3e3316c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d451db4dc3380b4a5e8ce530846050"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1d451db4dc3380b4a5e8ce530846050"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad1d451db4dc3380b4a5e8ce530846050">PMHAL_PRCM_CLK_IPU1_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad1d451db4dc3380b4a5e8ce530846050"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_IPU1_GFCLK. <br /></td></tr>
<tr class="separator:ad1d451db4dc3380b4a5e8ce530846050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb35eaaecddcfe163db6ca12dbd0ddb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb35eaaecddcfe163db6ca12dbd0ddb1"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#acb35eaaecddcfe163db6ca12dbd0ddb1">PMHAL_PRCM_CLK_IPU2_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:acb35eaaecddcfe163db6ca12dbd0ddb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_IPU2_GFCLK. <br /></td></tr>
<tr class="separator:acb35eaaecddcfe163db6ca12dbd0ddb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0f995d78f6e925ba9b06e6307ac6d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f0f995d78f6e925ba9b06e6307ac6d6"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5f0f995d78f6e925ba9b06e6307ac6d6">PMHAL_PRCM_CLK_IVA_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a5f0f995d78f6e925ba9b06e6307ac6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_IVA_GCLK. <br /></td></tr>
<tr class="separator:a5f0f995d78f6e925ba9b06e6307ac6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a750eb236075861df1aebaaab8c16e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95a750eb236075861df1aebaaab8c16e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a95a750eb236075861df1aebaaab8c16e">PMHAL_PRCM_CLK_L3INIT_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a95a750eb236075861df1aebaaab8c16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INIT_L3_GICLK. <br /></td></tr>
<tr class="separator:a95a750eb236075861df1aebaaab8c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb337538141d53bde536ab084080e5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6eb337538141d53bde536ab084080e5a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6eb337538141d53bde536ab084080e5a">PMHAL_PRCM_CLK_L3INIT_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a6eb337538141d53bde536ab084080e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INIT_L4_GICLK. <br /></td></tr>
<tr class="separator:a6eb337538141d53bde536ab084080e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2b67dac738db9c3d0caf90c05f8729"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add2b67dac738db9c3d0caf90c05f8729"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#add2b67dac738db9c3d0caf90c05f8729">PMHAL_PRCM_CLK_MMC1_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:add2b67dac738db9c3d0caf90c05f8729"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MMC1_GFCLK. <br /></td></tr>
<tr class="separator:add2b67dac738db9c3d0caf90c05f8729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56dea8f3aa363af535b70ec887b73f76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56dea8f3aa363af535b70ec887b73f76"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a56dea8f3aa363af535b70ec887b73f76">PMHAL_PRCM_CLK_L3INIT_32K_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a56dea8f3aa363af535b70ec887b73f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INIT_32K_GFCLK. <br /></td></tr>
<tr class="separator:a56dea8f3aa363af535b70ec887b73f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed61c5fe22aeb2d16be4a586423ef49e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed61c5fe22aeb2d16be4a586423ef49e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aed61c5fe22aeb2d16be4a586423ef49e">PMHAL_PRCM_CLK_MMC2_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:aed61c5fe22aeb2d16be4a586423ef49e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MMC2_GFCLK. <br /></td></tr>
<tr class="separator:aed61c5fe22aeb2d16be4a586423ef49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae556c440533e303c723a6219663fe6f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae556c440533e303c723a6219663fe6f7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae556c440533e303c723a6219663fe6f7">PMHAL_PRCM_CLK_MLB_SYS_L3_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ae556c440533e303c723a6219663fe6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MLB_SYS_L3_GFCLK. <br /></td></tr>
<tr class="separator:ae556c440533e303c723a6219663fe6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d84be5ab2cfa709e2ce00af7552d08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0d84be5ab2cfa709e2ce00af7552d08"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad0d84be5ab2cfa709e2ce00af7552d08">PMHAL_PRCM_CLK_L3INIT_48M_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad0d84be5ab2cfa709e2ce00af7552d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INIT_48M_GFCLK. <br /></td></tr>
<tr class="separator:ad0d84be5ab2cfa709e2ce00af7552d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439007148af4176a82c37f299cb9bc79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a439007148af4176a82c37f299cb9bc79"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a439007148af4176a82c37f299cb9bc79">PMHAL_PRCM_CLK_SATA_REF_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a439007148af4176a82c37f299cb9bc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SATA_REF_GFCLK. <br /></td></tr>
<tr class="separator:a439007148af4176a82c37f299cb9bc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82323578e14b7a712de4d2a7b0aa7ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab82323578e14b7a712de4d2a7b0aa7ba"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab82323578e14b7a712de4d2a7b0aa7ba">PMHAL_PRCM_CLK_USB_OTG_SS_REF_CLK_freqList</a> []</td></tr>
<tr class="memdesc:ab82323578e14b7a712de4d2a7b0aa7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_USB_OTG_SS_REF_CLK. <br /></td></tr>
<tr class="separator:ab82323578e14b7a712de4d2a7b0aa7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7240f2b5edaeac3f696e496a09b27ee0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7240f2b5edaeac3f696e496a09b27ee0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7240f2b5edaeac3f696e496a09b27ee0">PMHAL_PRCM_CLK_L3INIT_960M_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a7240f2b5edaeac3f696e496a09b27ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INIT_960M_GFCLK. <br /></td></tr>
<tr class="separator:a7240f2b5edaeac3f696e496a09b27ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab8fbd82914accceee0a63e6ff38d46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ab8fbd82914accceee0a63e6ff38d46"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0ab8fbd82914accceee0a63e6ff38d46">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0ab8fbd82914accceee0a63e6ff38d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK. <br /></td></tr>
<tr class="separator:a0ab8fbd82914accceee0a63e6ff38d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3918ab4a9adf4bb5d04d51c211db5e1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3918ab4a9adf4bb5d04d51c211db5e1e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3918ab4a9adf4bb5d04d51c211db5e1e">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a3918ab4a9adf4bb5d04d51c211db5e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK. <br /></td></tr>
<tr class="separator:a3918ab4a9adf4bb5d04d51c211db5e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb0a18d1f34117854b86827d9537fed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fb0a18d1f34117854b86827d9537fed"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8fb0a18d1f34117854b86827d9537fed">PMHAL_PRCM_CLK_L3INSTR_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a8fb0a18d1f34117854b86827d9537fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INSTR_L3_GICLK. <br /></td></tr>
<tr class="separator:a8fb0a18d1f34117854b86827d9537fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38602d358a94082d56cffce3709ceb0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38602d358a94082d56cffce3709ceb0e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a38602d358a94082d56cffce3709ceb0e">PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a38602d358a94082d56cffce3709ceb0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK. <br /></td></tr>
<tr class="separator:a38602d358a94082d56cffce3709ceb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64e7535d3c49de99aaa4988d17fcc45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac64e7535d3c49de99aaa4988d17fcc45"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac64e7535d3c49de99aaa4988d17fcc45">PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ac64e7535d3c49de99aaa4988d17fcc45"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK. <br /></td></tr>
<tr class="separator:ac64e7535d3c49de99aaa4988d17fcc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1058ca2d71e02be77620a8d639b98e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1058ca2d71e02be77620a8d639b98e4"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae1058ca2d71e02be77620a8d639b98e4">PMHAL_PRCM_CLK_L4CFG_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ae1058ca2d71e02be77620a8d639b98e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4CFG_L3_GICLK. <br /></td></tr>
<tr class="separator:ae1058ca2d71e02be77620a8d639b98e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7851c10e42877ef655f01ef64f671a89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7851c10e42877ef655f01ef64f671a89"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7851c10e42877ef655f01ef64f671a89">PMHAL_PRCM_CLK_L4CFG_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a7851c10e42877ef655f01ef64f671a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4CFG_L4_GICLK. <br /></td></tr>
<tr class="separator:a7851c10e42877ef655f01ef64f671a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb3b567fb9eb5383adbbc6e97f325d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bb3b567fb9eb5383adbbc6e97f325d6"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7bb3b567fb9eb5383adbbc6e97f325d6">PMHAL_PRCM_CLK_L4PER_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a7bb3b567fb9eb5383adbbc6e97f325d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER_L3_GICLK. <br /></td></tr>
<tr class="separator:a7bb3b567fb9eb5383adbbc6e97f325d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed2aac5e3538322ce8e5eee53e0ad03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ed2aac5e3538322ce8e5eee53e0ad03"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9ed2aac5e3538322ce8e5eee53e0ad03">PMHAL_PRCM_CLK_PER_96M_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a9ed2aac5e3538322ce8e5eee53e0ad03"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PER_96M_GFCLK. <br /></td></tr>
<tr class="separator:a9ed2aac5e3538322ce8e5eee53e0ad03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e79a3f4b2690f9f9c24020bc9638dfd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e79a3f4b2690f9f9c24020bc9638dfd"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8e79a3f4b2690f9f9c24020bc9638dfd">PMHAL_PRCM_CLK_L4PER_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a8e79a3f4b2690f9f9c24020bc9638dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER_L4_GICLK. <br /></td></tr>
<tr class="separator:a8e79a3f4b2690f9f9c24020bc9638dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ba41421d575c6abc0c6cd4d1802701"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24ba41421d575c6abc0c6cd4d1802701"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a24ba41421d575c6abc0c6cd4d1802701">PMHAL_PRCM_CLK_TIMER10_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a24ba41421d575c6abc0c6cd4d1802701"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER10_GFCLK. <br /></td></tr>
<tr class="separator:a24ba41421d575c6abc0c6cd4d1802701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6e1b43c59743d0a84cd45aad37d97f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb6e1b43c59743d0a84cd45aad37d97f"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abb6e1b43c59743d0a84cd45aad37d97f">PMHAL_PRCM_CLK_TIMER11_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:abb6e1b43c59743d0a84cd45aad37d97f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER11_GFCLK. <br /></td></tr>
<tr class="separator:abb6e1b43c59743d0a84cd45aad37d97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354da14d42142263d6f9753f5d38cf0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a354da14d42142263d6f9753f5d38cf0a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a354da14d42142263d6f9753f5d38cf0a">PMHAL_PRCM_CLK_TIMER2_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a354da14d42142263d6f9753f5d38cf0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER2_GFCLK. <br /></td></tr>
<tr class="separator:a354da14d42142263d6f9753f5d38cf0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab957763f98ea592150caa6619c3f2d7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab957763f98ea592150caa6619c3f2d7e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab957763f98ea592150caa6619c3f2d7e">PMHAL_PRCM_CLK_TIMER3_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab957763f98ea592150caa6619c3f2d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER3_GFCLK. <br /></td></tr>
<tr class="separator:ab957763f98ea592150caa6619c3f2d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5087d4f9fd35a61c3e0c49245f2e5b7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5087d4f9fd35a61c3e0c49245f2e5b7e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5087d4f9fd35a61c3e0c49245f2e5b7e">PMHAL_PRCM_CLK_TIMER4_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a5087d4f9fd35a61c3e0c49245f2e5b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER4_GFCLK. <br /></td></tr>
<tr class="separator:a5087d4f9fd35a61c3e0c49245f2e5b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16535c2e39a64603580081ffee1e9fce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16535c2e39a64603580081ffee1e9fce"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a16535c2e39a64603580081ffee1e9fce">PMHAL_PRCM_CLK_TIMER9_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a16535c2e39a64603580081ffee1e9fce"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER9_GFCLK. <br /></td></tr>
<tr class="separator:a16535c2e39a64603580081ffee1e9fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9872c9afbb42c7fe2b0c945f95ea041d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9872c9afbb42c7fe2b0c945f95ea041d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9872c9afbb42c7fe2b0c945f95ea041d">PMHAL_PRCM_CLK_PER_12M_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a9872c9afbb42c7fe2b0c945f95ea041d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PER_12M_GFCLK. <br /></td></tr>
<tr class="separator:a9872c9afbb42c7fe2b0c945f95ea041d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bf07384b5af6b9331855db78d886e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90bf07384b5af6b9331855db78d886e8"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a90bf07384b5af6b9331855db78d886e8">PMHAL_PRCM_CLK_PER_48M_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a90bf07384b5af6b9331855db78d886e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PER_48M_GFCLK. <br /></td></tr>
<tr class="separator:a90bf07384b5af6b9331855db78d886e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26755c93eff24028dbde60c9fa7b5e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab26755c93eff24028dbde60c9fa7b5e4"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab26755c93eff24028dbde60c9fa7b5e4">PMHAL_PRCM_CLK_UART1_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab26755c93eff24028dbde60c9fa7b5e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART1_GFCLK. <br /></td></tr>
<tr class="separator:ab26755c93eff24028dbde60c9fa7b5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b78da8bd6ca2e7bfa7a001e426ec246"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b78da8bd6ca2e7bfa7a001e426ec246"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9b78da8bd6ca2e7bfa7a001e426ec246">PMHAL_PRCM_CLK_UART2_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a9b78da8bd6ca2e7bfa7a001e426ec246"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART2_GFCLK. <br /></td></tr>
<tr class="separator:a9b78da8bd6ca2e7bfa7a001e426ec246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d84a42e843b1e23c564f3052fc0e19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00d84a42e843b1e23c564f3052fc0e19"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a00d84a42e843b1e23c564f3052fc0e19">PMHAL_PRCM_CLK_UART3_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a00d84a42e843b1e23c564f3052fc0e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART3_GFCLK. <br /></td></tr>
<tr class="separator:a00d84a42e843b1e23c564f3052fc0e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2ca4f55a14c80fd6e31fd6b150d232"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e2ca4f55a14c80fd6e31fd6b150d232"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1e2ca4f55a14c80fd6e31fd6b150d232">PMHAL_PRCM_CLK_UART4_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a1e2ca4f55a14c80fd6e31fd6b150d232"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART4_GFCLK. <br /></td></tr>
<tr class="separator:a1e2ca4f55a14c80fd6e31fd6b150d232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd3ecfdc87cb38374a12f78b197be9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafd3ecfdc87cb38374a12f78b197be9f"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aafd3ecfdc87cb38374a12f78b197be9f">PMHAL_PRCM_CLK_UART5_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:aafd3ecfdc87cb38374a12f78b197be9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART5_GFCLK. <br /></td></tr>
<tr class="separator:aafd3ecfdc87cb38374a12f78b197be9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cbc8665498e3169cef031001ae4d097"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cbc8665498e3169cef031001ae4d097"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7cbc8665498e3169cef031001ae4d097">PMHAL_PRCM_CLK_GPIO_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a7cbc8665498e3169cef031001ae4d097"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GPIO_GFCLK. <br /></td></tr>
<tr class="separator:a7cbc8665498e3169cef031001ae4d097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15cced606101d2a2009694c695c23172"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15cced606101d2a2009694c695c23172"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a15cced606101d2a2009694c695c23172">PMHAL_PRCM_CLK_L4PER_32K_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a15cced606101d2a2009694c695c23172"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER_32K_GFCLK. <br /></td></tr>
<tr class="separator:a15cced606101d2a2009694c695c23172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b56e6eb68d3b7938c6f8c8b94f6115"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7b56e6eb68d3b7938c6f8c8b94f6115"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad7b56e6eb68d3b7938c6f8c8b94f6115">PMHAL_PRCM_CLK_MMC3_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad7b56e6eb68d3b7938c6f8c8b94f6115"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MMC3_GFCLK. <br /></td></tr>
<tr class="separator:ad7b56e6eb68d3b7938c6f8c8b94f6115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a6d3e828ca78da852e13ae8c735fa6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85a6d3e828ca78da852e13ae8c735fa6"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a85a6d3e828ca78da852e13ae8c735fa6">PMHAL_PRCM_CLK_MMC4_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a85a6d3e828ca78da852e13ae8c735fa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MMC4_GFCLK. <br /></td></tr>
<tr class="separator:a85a6d3e828ca78da852e13ae8c735fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e781e0da0dbd8d49da8dbd5d3139fdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e781e0da0dbd8d49da8dbd5d3139fdd"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6e781e0da0dbd8d49da8dbd5d3139fdd">PMHAL_PRCM_CLK_DCAN2_SYS_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a6e781e0da0dbd8d49da8dbd5d3139fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DCAN2_SYS_CLK. <br /></td></tr>
<tr class="separator:a6e781e0da0dbd8d49da8dbd5d3139fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72108513828b2b51d27f33dc05ad0a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac72108513828b2b51d27f33dc05ad0a6"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac72108513828b2b51d27f33dc05ad0a6">PMHAL_PRCM_CLK_L4PER2_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ac72108513828b2b51d27f33dc05ad0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER2_L3_GICLK. <br /></td></tr>
<tr class="separator:ac72108513828b2b51d27f33dc05ad0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4f1f42755e74b3ca14827c7bf4e25f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a4f1f42755e74b3ca14827c7bf4e25f"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2a4f1f42755e74b3ca14827c7bf4e25f">PMHAL_PRCM_CLK_UART7_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a2a4f1f42755e74b3ca14827c7bf4e25f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART7_GFCLK. <br /></td></tr>
<tr class="separator:a2a4f1f42755e74b3ca14827c7bf4e25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ba28815f638411935d53d70417f29c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49ba28815f638411935d53d70417f29c"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a49ba28815f638411935d53d70417f29c">PMHAL_PRCM_CLK_UART8_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a49ba28815f638411935d53d70417f29c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART8_GFCLK. <br /></td></tr>
<tr class="separator:a49ba28815f638411935d53d70417f29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242de1aa1c5387b542ee64371c8d7e88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a242de1aa1c5387b542ee64371c8d7e88"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a242de1aa1c5387b542ee64371c8d7e88">PMHAL_PRCM_CLK_UART9_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a242de1aa1c5387b542ee64371c8d7e88"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART9_GFCLK. <br /></td></tr>
<tr class="separator:a242de1aa1c5387b542ee64371c8d7e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fcc9ea25dd12589e900eba32513f5e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fcc9ea25dd12589e900eba32513f5e7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6fcc9ea25dd12589e900eba32513f5e7">PMHAL_PRCM_CLK_ICSS_IEP_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a6fcc9ea25dd12589e900eba32513f5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ICSS_IEP_CLK. <br /></td></tr>
<tr class="separator:a6fcc9ea25dd12589e900eba32513f5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6dfb4abf0cc7667099039ddadd5e21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c6dfb4abf0cc7667099039ddadd5e21"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5c6dfb4abf0cc7667099039ddadd5e21">PMHAL_PRCM_CLK_ICSS_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a5c6dfb4abf0cc7667099039ddadd5e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ICSS_CLK. <br /></td></tr>
<tr class="separator:a5c6dfb4abf0cc7667099039ddadd5e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea3cbcfb40ef69afef76c416f48ea285"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea3cbcfb40ef69afef76c416f48ea285"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aea3cbcfb40ef69afef76c416f48ea285">PMHAL_PRCM_CLK_PER_192M_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:aea3cbcfb40ef69afef76c416f48ea285"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PER_192M_GFCLK. <br /></td></tr>
<tr class="separator:aea3cbcfb40ef69afef76c416f48ea285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1dcec0b5c24ac900f23e398c4c9671"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c1dcec0b5c24ac900f23e398c4c9671"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1c1dcec0b5c24ac900f23e398c4c9671">PMHAL_PRCM_CLK_MCASP2_AHCLKX_freqList</a> []</td></tr>
<tr class="memdesc:a1c1dcec0b5c24ac900f23e398c4c9671"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX. <br /></td></tr>
<tr class="separator:a1c1dcec0b5c24ac900f23e398c4c9671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a75aab5d548512c02dcdde928d575cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a75aab5d548512c02dcdde928d575cb"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a3a75aab5d548512c02dcdde928d575cb">PMHAL_PRCM_CLK_MCASP2_AHCLKR_freqList</a> []</td></tr>
<tr class="memdesc:a3a75aab5d548512c02dcdde928d575cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR. <br /></td></tr>
<tr class="separator:a3a75aab5d548512c02dcdde928d575cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac222737d57e39c223f06759672edb158"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac222737d57e39c223f06759672edb158"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac222737d57e39c223f06759672edb158">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ac222737d57e39c223f06759672edb158"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK. <br /></td></tr>
<tr class="separator:ac222737d57e39c223f06759672edb158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844b02eb40b8b6be9f82b15c184f50b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a844b02eb40b8b6be9f82b15c184f50b2"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a844b02eb40b8b6be9f82b15c184f50b2">PMHAL_PRCM_CLK_MCASP3_AHCLKX_freqList</a> []</td></tr>
<tr class="memdesc:a844b02eb40b8b6be9f82b15c184f50b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX. <br /></td></tr>
<tr class="separator:a844b02eb40b8b6be9f82b15c184f50b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3ba37aba1c769f61222f291082ebef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e3ba37aba1c769f61222f291082ebef"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2e3ba37aba1c769f61222f291082ebef">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a2e3ba37aba1c769f61222f291082ebef"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK. <br /></td></tr>
<tr class="separator:a2e3ba37aba1c769f61222f291082ebef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a7ec7fb44c6abeb8d004b4c5f404dd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a7ec7fb44c6abeb8d004b4c5f404dd7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a8a7ec7fb44c6abeb8d004b4c5f404dd7">PMHAL_PRCM_CLK_MCASP4_AHCLKX_freqList</a> []</td></tr>
<tr class="memdesc:a8a7ec7fb44c6abeb8d004b4c5f404dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP4_AHCLKX. <br /></td></tr>
<tr class="separator:a8a7ec7fb44c6abeb8d004b4c5f404dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe9edda13fc9ec7996fc7b7a5a798f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfe9edda13fc9ec7996fc7b7a5a798f1"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#adfe9edda13fc9ec7996fc7b7a5a798f1">PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:adfe9edda13fc9ec7996fc7b7a5a798f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK. <br /></td></tr>
<tr class="separator:adfe9edda13fc9ec7996fc7b7a5a798f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c9c2d708d90d9b7eaac8da3ec43253"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2c9c2d708d90d9b7eaac8da3ec43253"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ad2c9c2d708d90d9b7eaac8da3ec43253">PMHAL_PRCM_CLK_MCASP5_AHCLKX_freqList</a> []</td></tr>
<tr class="memdesc:ad2c9c2d708d90d9b7eaac8da3ec43253"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP5_AHCLKX. <br /></td></tr>
<tr class="separator:ad2c9c2d708d90d9b7eaac8da3ec43253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9032e715525715acedd8994316582531"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9032e715525715acedd8994316582531"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9032e715525715acedd8994316582531">PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a9032e715525715acedd8994316582531"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK. <br /></td></tr>
<tr class="separator:a9032e715525715acedd8994316582531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591146ec538b291e1a083dd46277ddbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a591146ec538b291e1a083dd46277ddbe"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a591146ec538b291e1a083dd46277ddbe">PMHAL_PRCM_CLK_MCASP6_AHCLKX_freqList</a> []</td></tr>
<tr class="memdesc:a591146ec538b291e1a083dd46277ddbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP6_AHCLKX. <br /></td></tr>
<tr class="separator:a591146ec538b291e1a083dd46277ddbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a204f735382fb1ff9a28c8e3fb52d019a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a204f735382fb1ff9a28c8e3fb52d019a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a204f735382fb1ff9a28c8e3fb52d019a">PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a204f735382fb1ff9a28c8e3fb52d019a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK. <br /></td></tr>
<tr class="separator:a204f735382fb1ff9a28c8e3fb52d019a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a995c54b3e18640b626967eadb1d380"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a995c54b3e18640b626967eadb1d380"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7a995c54b3e18640b626967eadb1d380">PMHAL_PRCM_CLK_MCASP7_AHCLKX_freqList</a> []</td></tr>
<tr class="memdesc:a7a995c54b3e18640b626967eadb1d380"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP7_AHCLKX. <br /></td></tr>
<tr class="separator:a7a995c54b3e18640b626967eadb1d380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bec2aef6ed3959d16e987e72a444ec4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bec2aef6ed3959d16e987e72a444ec4"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a5bec2aef6ed3959d16e987e72a444ec4">PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a5bec2aef6ed3959d16e987e72a444ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK. <br /></td></tr>
<tr class="separator:a5bec2aef6ed3959d16e987e72a444ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4d125c98d05a1eed7518afaa361ddba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4d125c98d05a1eed7518afaa361ddba"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af4d125c98d05a1eed7518afaa361ddba">PMHAL_PRCM_CLK_MCASP8_AHCLKX_freqList</a> []</td></tr>
<tr class="memdesc:af4d125c98d05a1eed7518afaa361ddba"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP8_AHCLKX. <br /></td></tr>
<tr class="separator:af4d125c98d05a1eed7518afaa361ddba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe56e1df487549d8bb276708956e4528"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe56e1df487549d8bb276708956e4528"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#abe56e1df487549d8bb276708956e4528">PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:abe56e1df487549d8bb276708956e4528"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK. <br /></td></tr>
<tr class="separator:abe56e1df487549d8bb276708956e4528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6badf41d2f09fa12b72c0a4c5f30c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e6badf41d2f09fa12b72c0a4c5f30c7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7e6badf41d2f09fa12b72c0a4c5f30c7">PMHAL_PRCM_CLK_QSPI_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a7e6badf41d2f09fa12b72c0a4c5f30c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_QSPI_GFCLK. <br /></td></tr>
<tr class="separator:a7e6badf41d2f09fa12b72c0a4c5f30c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e41d117b1e5976d8c1fc8c91ec910d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66e41d117b1e5976d8c1fc8c91ec910d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a66e41d117b1e5976d8c1fc8c91ec910d">PMHAL_PRCM_CLK_L4PER3_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a66e41d117b1e5976d8c1fc8c91ec910d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER3_L3_GICLK. <br /></td></tr>
<tr class="separator:a66e41d117b1e5976d8c1fc8c91ec910d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383b223604848b78eb9b625a7315775a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a383b223604848b78eb9b625a7315775a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a383b223604848b78eb9b625a7315775a">PMHAL_PRCM_CLK_L4PER3_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a383b223604848b78eb9b625a7315775a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER3_L4_GICLK. <br /></td></tr>
<tr class="separator:a383b223604848b78eb9b625a7315775a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef8a4d9f1a826a305df17dd58e1f6f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ef8a4d9f1a826a305df17dd58e1f6f8"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a9ef8a4d9f1a826a305df17dd58e1f6f8">PMHAL_PRCM_CLK_TIMER13_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a9ef8a4d9f1a826a305df17dd58e1f6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER13_GFCLK. <br /></td></tr>
<tr class="separator:a9ef8a4d9f1a826a305df17dd58e1f6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeac5114fa480178fb1076a5e7a577b2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeac5114fa480178fb1076a5e7a577b2c"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aeac5114fa480178fb1076a5e7a577b2c">PMHAL_PRCM_CLK_TIMER14_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:aeac5114fa480178fb1076a5e7a577b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER14_GFCLK. <br /></td></tr>
<tr class="separator:aeac5114fa480178fb1076a5e7a577b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379ee07eafe320a6fa570019154e37b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a379ee07eafe320a6fa570019154e37b7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a379ee07eafe320a6fa570019154e37b7">PMHAL_PRCM_CLK_TIMER15_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a379ee07eafe320a6fa570019154e37b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER15_GFCLK. <br /></td></tr>
<tr class="separator:a379ee07eafe320a6fa570019154e37b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb2a6bc7bd521fed1df270ef9bcb3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93bb2a6bc7bd521fed1df270ef9bcb3e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a93bb2a6bc7bd521fed1df270ef9bcb3e">PMHAL_PRCM_CLK_TIMER16_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a93bb2a6bc7bd521fed1df270ef9bcb3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER16_GFCLK. <br /></td></tr>
<tr class="separator:a93bb2a6bc7bd521fed1df270ef9bcb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c2281c0df3959e46011b037377d3e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22c2281c0df3959e46011b037377d3e5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a22c2281c0df3959e46011b037377d3e5">PMHAL_PRCM_CLK_L4SEC_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a22c2281c0df3959e46011b037377d3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4SEC_L3_GICLK. <br /></td></tr>
<tr class="separator:a22c2281c0df3959e46011b037377d3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f517d6f68b69ed88b332fc26eb706b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03f517d6f68b69ed88b332fc26eb706b"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a03f517d6f68b69ed88b332fc26eb706b">PMHAL_PRCM_CLK_L4SEC_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a03f517d6f68b69ed88b332fc26eb706b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4SEC_L4_GICLK. <br /></td></tr>
<tr class="separator:a03f517d6f68b69ed88b332fc26eb706b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8e628b4a97bb150e1c945345bb8f76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d8e628b4a97bb150e1c945345bb8f76"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a0d8e628b4a97bb150e1c945345bb8f76">PMHAL_PRCM_CLK_MPU_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0d8e628b4a97bb150e1c945345bb8f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MPU_GCLK. <br /></td></tr>
<tr class="separator:a0d8e628b4a97bb150e1c945345bb8f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7026b515f60a9c3b48a57a63ad10eff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7026b515f60a9c3b48a57a63ad10eff"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ab7026b515f60a9c3b48a57a63ad10eff">PMHAL_PRCM_CLK_PCIE_32K_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab7026b515f60a9c3b48a57a63ad10eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PCIE_32K_GFCLK. <br /></td></tr>
<tr class="separator:ab7026b515f60a9c3b48a57a63ad10eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b315bebbf8cb8da036ce167744e900"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08b315bebbf8cb8da036ce167744e900"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a08b315bebbf8cb8da036ce167744e900">PMHAL_PRCM_CLK_PCIE_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a08b315bebbf8cb8da036ce167744e900"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PCIE_L3_GICLK. <br /></td></tr>
<tr class="separator:a08b315bebbf8cb8da036ce167744e900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2958a9decf08274b51f3c07c0d204c05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2958a9decf08274b51f3c07c0d204c05"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2958a9decf08274b51f3c07c0d204c05">PMHAL_PRCM_CLK_PCIE_PHY_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a2958a9decf08274b51f3c07c0d204c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PCIE_PHY_GCLK. <br /></td></tr>
<tr class="separator:a2958a9decf08274b51f3c07c0d204c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeac5de27e2e2e3e371766bcc3ed90719"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeac5de27e2e2e3e371766bcc3ed90719"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#aeac5de27e2e2e3e371766bcc3ed90719">PMHAL_PRCM_CLK_PCIE_PHY_DIV_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:aeac5de27e2e2e3e371766bcc3ed90719"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PCIE_PHY_DIV_GCLK. <br /></td></tr>
<tr class="separator:aeac5de27e2e2e3e371766bcc3ed90719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d1ded86b9ba8879e568f86e5636e1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3d1ded86b9ba8879e568f86e5636e1c"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ac3d1ded86b9ba8879e568f86e5636e1c">PMHAL_PRCM_CLK_PCIE_REF_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ac3d1ded86b9ba8879e568f86e5636e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PCIE_REF_GFCLK. <br /></td></tr>
<tr class="separator:ac3d1ded86b9ba8879e568f86e5636e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05f3ad9a80dc1e7305d72fb37fd3218"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af05f3ad9a80dc1e7305d72fb37fd3218"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#af05f3ad9a80dc1e7305d72fb37fd3218">PMHAL_PRCM_CLK_PCIE_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:af05f3ad9a80dc1e7305d72fb37fd3218"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PCIE_SYS_GFCLK. <br /></td></tr>
<tr class="separator:af05f3ad9a80dc1e7305d72fb37fd3218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f952da0cff5114bde8e5a3db07ee3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47f952da0cff5114bde8e5a3db07ee3d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a47f952da0cff5114bde8e5a3db07ee3d">PMHAL_PRCM_CLK_RTC_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a47f952da0cff5114bde8e5a3db07ee3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RTC_L4_GICLK. <br /></td></tr>
<tr class="separator:a47f952da0cff5114bde8e5a3db07ee3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d21e09a69ac51d889e91b55e7fbb0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42d21e09a69ac51d889e91b55e7fbb0c"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a42d21e09a69ac51d889e91b55e7fbb0c">PMHAL_PRCM_CLK_RTC_AUX_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a42d21e09a69ac51d889e91b55e7fbb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RTC_AUX_CLK. <br /></td></tr>
<tr class="separator:a42d21e09a69ac51d889e91b55e7fbb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b4947677d31d8f26b8555e4429c8dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48b4947677d31d8f26b8555e4429c8dc"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a48b4947677d31d8f26b8555e4429c8dc">PMHAL_PRCM_CLK_VIP1_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a48b4947677d31d8f26b8555e4429c8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_VIP1_GCLK. <br /></td></tr>
<tr class="separator:a48b4947677d31d8f26b8555e4429c8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c1a355b302f02be244ac566f2dc3c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97c1a355b302f02be244ac566f2dc3c8"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a97c1a355b302f02be244ac566f2dc3c8">PMHAL_PRCM_CLK_VIP2_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a97c1a355b302f02be244ac566f2dc3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_VIP2_GCLK. <br /></td></tr>
<tr class="separator:a97c1a355b302f02be244ac566f2dc3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e1c3d947178a43bbea472f43193ce8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70e1c3d947178a43bbea472f43193ce8"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a70e1c3d947178a43bbea472f43193ce8">PMHAL_PRCM_CLK_VIP3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a70e1c3d947178a43bbea472f43193ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_VIP3_GCLK. <br /></td></tr>
<tr class="separator:a70e1c3d947178a43bbea472f43193ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fda2f7eca3cb8de4b2f96a0c4206214"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fda2f7eca3cb8de4b2f96a0c4206214"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6fda2f7eca3cb8de4b2f96a0c4206214">PMHAL_PRCM_CLK_VPE_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a6fda2f7eca3cb8de4b2f96a0c4206214"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_VPE_GCLK. <br /></td></tr>
<tr class="separator:a6fda2f7eca3cb8de4b2f96a0c4206214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7737f0dfc5205a7347640e09cd283c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f7737f0dfc5205a7347640e09cd283c"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7f7737f0dfc5205a7347640e09cd283c">PMHAL_PRCM_CLK_EMU_SYS_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a7f7737f0dfc5205a7347640e09cd283c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EMU_SYS_CLK. <br /></td></tr>
<tr class="separator:a7f7737f0dfc5205a7347640e09cd283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c52dcb748b1f661eaccd6cedeb330e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c52dcb748b1f661eaccd6cedeb330e1"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7c52dcb748b1f661eaccd6cedeb330e1">PMHAL_PRCM_CLK_ADC_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a7c52dcb748b1f661eaccd6cedeb330e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ADC_GFCLK. <br /></td></tr>
<tr class="separator:a7c52dcb748b1f661eaccd6cedeb330e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb58536b4b1c9d03c366136117592a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6eb58536b4b1c9d03c366136117592a7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a6eb58536b4b1c9d03c366136117592a7">PMHAL_PRCM_CLK_ADC_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a6eb58536b4b1c9d03c366136117592a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ADC_L3_GICLK. <br /></td></tr>
<tr class="separator:a6eb58536b4b1c9d03c366136117592a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23dbe9097e63c599d28e7a9038502b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae23dbe9097e63c599d28e7a9038502b0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ae23dbe9097e63c599d28e7a9038502b0">PMHAL_PRCM_CLK_FUNC_32K_CLK_freqList</a> []</td></tr>
<tr class="memdesc:ae23dbe9097e63c599d28e7a9038502b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_FUNC_32K_CLK. <br /></td></tr>
<tr class="separator:ae23dbe9097e63c599d28e7a9038502b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f3227bce24b2c5dadc44cdc80fdc1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94f3227bce24b2c5dadc44cdc80fdc1a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a94f3227bce24b2c5dadc44cdc80fdc1a">PMHAL_PRCM_CLK_WKUPAON_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a94f3227bce24b2c5dadc44cdc80fdc1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_WKUPAON_GICLK. <br /></td></tr>
<tr class="separator:a94f3227bce24b2c5dadc44cdc80fdc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3c95bc253ebc59a7eba6ad53909ee3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d3c95bc253ebc59a7eba6ad53909ee3"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a7d3c95bc253ebc59a7eba6ad53909ee3">PMHAL_PRCM_CLK_DCAN1_SYS_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a7d3c95bc253ebc59a7eba6ad53909ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DCAN1_SYS_CLK. <br /></td></tr>
<tr class="separator:a7d3c95bc253ebc59a7eba6ad53909ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3adb3ac4f045454dcc51466294c1b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe3adb3ac4f045454dcc51466294c1b0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#afe3adb3ac4f045454dcc51466294c1b0">PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:afe3adb3ac4f045454dcc51466294c1b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK. <br /></td></tr>
<tr class="separator:afe3adb3ac4f045454dcc51466294c1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb6e21540266ed34648317434a59a94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbb6e21540266ed34648317434a59a94"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#adbb6e21540266ed34648317434a59a94">PMHAL_PRCM_CLK_WKUPAON_IO_SRCOMP_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:adbb6e21540266ed34648317434a59a94"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_WKUPAON_IO_SRCOMP_GFCLK. <br /></td></tr>
<tr class="separator:adbb6e21540266ed34648317434a59a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d08533521c1357af020b4b4a8cd3dd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d08533521c1357af020b4b4a8cd3dd7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a1d08533521c1357af020b4b4a8cd3dd7">PMHAL_PRCM_CLK_TIMER1_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a1d08533521c1357af020b4b4a8cd3dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER1_GFCLK. <br /></td></tr>
<tr class="separator:a1d08533521c1357af020b4b4a8cd3dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd8d5a95d8caa761873780e27bd6c50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fd8d5a95d8caa761873780e27bd6c50"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a2fd8d5a95d8caa761873780e27bd6c50">PMHAL_PRCM_CLK_SECURE_32K_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a2fd8d5a95d8caa761873780e27bd6c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SECURE_32K_CLK. <br /></td></tr>
<tr class="separator:a2fd8d5a95d8caa761873780e27bd6c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e5d7eaee9abdae215f8ca9ab51d9d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73e5d7eaee9abdae215f8ca9ab51d9d4"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a73e5d7eaee9abdae215f8ca9ab51d9d4">PMHAL_PRCM_CLK_UART10_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a73e5d7eaee9abdae215f8ca9ab51d9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART10_GFCLK. <br /></td></tr>
<tr class="separator:a73e5d7eaee9abdae215f8ca9ab51d9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0de2899820ba0a950b76a574754ddd"><td class="memItemLeft" align="right" valign="top">pmlibClockRateAllFreqList_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#ade0de2899820ba0a950b76a574754ddd">pmlibClockRateAllClockFreq</a> []</td></tr>
<tr class="memdesc:ade0de2899820ba0a950b76a574754ddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array containing the frequency list for all the clocks in the device.  <a href="#ade0de2899820ba0a950b76a574754ddd">More...</a><br /></td></tr>
<tr class="separator:ade0de2899820ba0a950b76a574754ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c3c353ca0c3693346b788fbc931f8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___m_i_s_c.html#ga202e9d812d5190536c9cf083e1ff4e2c">pmhalPrcmClockId_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda2xx_8c.html#a03c3c353ca0c3693346b788fbc931f8d">gModuleGenericClkList</a> []</td></tr>
<tr class="memdesc:a03c3c353ca0c3693346b788fbc931f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array containing the mapping for which clock of the module can be referred to by PMHAL_PRCM_CLK_GENERIC in the Set and Get API.  <a href="#a03c3c353ca0c3693346b788fbc931f8d">More...</a><br /></td></tr>
<tr class="separator:a03c3c353ca0c3693346b788fbc931f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PMLIB Clock Rate Data Base used by Clock Rate Manager. </p>
<dl class="section note"><dt>Note</dt><dd>This file is auto generated from the Clock Rate xlsm. DO NOT Modify Manually. </dd></dl>
</div><h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a03c3c353ca0c3693346b788fbc931f8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___m_i_s_c.html#ga202e9d812d5190536c9cf083e1ff4e2c">pmhalPrcmClockId_t</a> gModuleGenericClkList[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array containing the mapping for which clock of the module can be referred to by PMHAL_PRCM_CLK_GENERIC in the Set and Get API. </p>
<p>Structure defining generic clocks supported for a MOD ID. </p>

</div>
</div>
<a class="anchor" id="ade0de2899820ba0a950b76a574754ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">pmlibClockRateAllFreqList_t pmlibClockRateAllClockFreq[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array containing the frequency list for all the clocks in the device. </p>
<p>Structure defining Clock freq configuration details for a given CLKID. </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
