{:input (genetic.crossover/dumb-crossover 1532332900 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_9_10 , \\wire:missing_edge , wire2_19, wire26_41, wire27_46);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_9_10 ;\n  wire \\wire0_:missing_9_10 ;\n  wire \\wire11_:missing ;\n  wire wire13_14_16;\n  wire wire13_14_16_17;\n  wire \\wire13_:missing ;\n  wire \\wire15_:missing_42 ;\n  wire \\wire16_:missing ;\n  wire wire18;\n  wire wire19_24;\n  wire wire20;\n  wire wire23;\n  input wire26_41;\n  wire wire26_41;\n  output wire27_46;\n  wire wire27_46;\n  wire \\wire28_:missing_42 ;\n  output wire2_19;\n  wire wire2_19;\n  wire wire30_38;\n  wire wire32_40_47;\n  wire \\wire32_:missing ;\n  wire wire33_46;\n  wire \\wire33_:missing ;\n  wire \\wire34_:missing ;\n  wire \\wire35_:missing ;\n  wire wire36_17;\n  wire wire36_18;\n  wire wire36_35;\n  wire wire36_35_37_39;\n  wire wire36_40;\n  wire wire36_45;\n  wire \\wire36_:missing_10_12 ;\n  wire \\wire36_:missing_21 ;\n  wire \\wire36_:missing_37 ;\n  wire \\wire36_:missing_39 ;\n  wire \\wire36_:missing_43_44 ;\n  wire wire38_40;\n  wire \\wire3_:missing_20_23 ;\n  wire wire45;\n  wire wire4_11;\n  wire wire5_10;\n  wire wire6_14;\n  wire wire7_15;\n  wire \\wire7_:missing ;\n  wire wire8_46_24;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_46_25 ;\n  wire \\wire:missing_47 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_11 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire13_:missing  = 4'h4 >> { wire13_14_16, wire13_14_16_17 };\n  assign wire6_14 = 4'h8 >> { wire13_14_16, wire13_14_16_17 };\n  assign wire7_15 = 4'h6 >> { \\wire:missing_edge , \\wire15_:missing_42  };\n  assign \\wire16_:missing  = 4'h8 >> { \\wire:missing_edge , wire13_14_16_17 };\n  assign \\wire:missing_edge  = 2'h1 >> wire5_10;\n  assign wire30_38 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire32_:missing  = 2'h1 >> wire32_40_47;\n  assign \\wire33_:missing  = 2'h1 >> wire33_46;\n  assign \\wire34_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire35_:missing  = 4'h6 >> { wire36_35_37_39, wire36_35 };\n  assign \\wire36_:missing_10_12  = 4'h8 >> { \\wire36_:missing_39 , \\wire36_:missing_37  };\n  assign \\wire:missing_edge  = 2'h1 >> wire6_14;\n  assign \\wire:missing_edge  = 4'h8 >> { wire36_35_37_39, \\wire36_:missing_37  };\n  assign wire38_40 = 4'h8 >> { \\wire:missing_edge , wire30_38 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire36_35_37_39, \\wire36_:missing_39  };\n  assign wire32_40_47 = 4'h8 >> { wire36_40, wire38_40 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire36_:missing_43_44 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire36_:missing_43_44 ;\n  assign \\wire7_:missing  = 2'h1 >> wire7_15;\n  assign \\wire:missing_edge  = 2'h1 >> wire8_46_24;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire0_:missing_9_10  };\n  assign wire5_10 = 4'h8 >> { \\wire36_:missing_10_12 , \\wire0_:missing_9_10  };\n  assign \\wire11_:missing  = 4'h8 >> { \\wire:missing_edge , wire4_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire36_:missing_10_12 , \\wire:missing_edge  };\n  assign \\wire3_:missing_20_23  = 1'h0;\n  assign \\wire28_:missing_42  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_47  = wire32_40_47;\n  assign \\wire:missing_46_25  = \\wire:missing_46 ;\n  assign wire45 = wire36_45;\n  assign \\wire15_:missing_42  = \\wire28_:missing_42 ;\n  assign \\wire:missing_41  = wire26_41;\n  assign \\wire:missing_edge  = \\wire:missing_46_25 ;\n  assign wire19_24 = wire8_46_24;\n  assign wire23 = \\wire3_:missing_20_23 ;\n  assign \\wire:missing_22  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire36_:missing_21 ;\n  assign wire20 = \\wire3_:missing_20_23 ;\n  assign wire2_19 = wire19_24;\n  assign wire18 = wire36_18;\n  assign wire13_14_16_17 = wire36_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:3.1-103.10\" *)\nmodule postsynth(\\wire0_:missing_9_10 , \\wire:missing_edge , wire2_19, wire26_41, wire27_46);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:5.9-5.29\" *)\n  input \\wire0_:missing_9_10 ;\n  wire \\wire0_:missing_9_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:7.8-7.24\" *)\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:11.8-11.27\" *)\n  wire \\wire15_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:14.8-14.17\" *)\n  wire wire19_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:15.8-15.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:16.8-16.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:17.9-17.18\" *)\n  input wire26_41;\n  wire wire26_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:19.10-19.19\" *)\n  output wire27_46;\n  wire wire27_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:21.8-21.27\" *)\n  wire \\wire28_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:22.10-22.18\" *)\n  output wire2_19;\n  wire wire2_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:24.8-24.17\" *)\n  wire wire30_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:29.8-29.24\" *)\n  wire \\wire34_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:38.8-38.27\" *)\n  wire \\wire36_:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:42.8-42.17\" *)\n  wire wire38_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:43.8-43.29\" *)\n  wire \\wire3_:missing_20_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:45.8-45.16\" *)\n  wire wire4_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:48.8-48.16\" *)\n  wire wire7_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:49.8-49.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:50.8-50.19\" *)\n  wire wire8_46_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:52.8-52.24\" *)\n  wire \\wire:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:53.8-53.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:54.8-54.24\" *)\n  wire \\wire:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:55.8-55.27\" *)\n  wire \\wire:missing_46_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/89175D23.v:57.9-57.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire11_:missing  = 1'h0;\n  assign \\wire15_:missing_42  = 1'h0;\n  assign wire19_24 = 1'hx;\n  assign wire20 = 1'h0;\n  assign wire23 = 1'h0;\n  assign wire27_46 = 1'hx;\n  assign \\wire28_:missing_42  = 1'h0;\n  assign wire2_19 = 1'hx;\n  assign wire30_38 = 1'h0;\n  assign \\wire34_:missing  = 1'h0;\n  assign \\wire36_:missing_21  = 1'h1;\n  assign wire38_40 = 1'h0;\n  assign \\wire3_:missing_20_23  = 1'h0;\n  assign wire4_11 = 1'h0;\n  assign wire7_15 = 1'h1;\n  assign \\wire7_:missing  = 1'h0;\n  assign wire8_46_24 = 1'hx;\n  assign \\wire:missing_22  = 1'h1;\n  assign \\wire:missing_41  = wire26_41;\n  assign \\wire:missing_46  = 1'h1;\n  assign \\wire:missing_46_25  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:22:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x/src/top.v'.\nSBY  3:22:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] Copy '/tmp/fuzzmount2DDF5D8C/89175D23.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x/src/89175D23.v'.\nSBY  3:22:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] Copy '/tmp/fuzzmount2DDF5D8C/89175D23.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x/src/89175D23.post.v'.\nSBY  3:22:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] engine_0: abc pdr\nSBY  3:22:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:22:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] base: Warning: Wire presynth.\\wire2_19 is used but has no driver.\nSBY  3:22:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] base: Warning: Wire presynth.\\wire27_46 is used but has no driver.\nSBY  3:22:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] base: finished (returncode=0)\nSBY  3:22:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:22:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] aig: Warning: Wire presynth.\\wire2_19 is used but has no driver.\nSBY  3:22:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] aig: Warning: Wire presynth.\\wire27_46 is used but has no driver.\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] aig: finished (returncode=0)\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] engine_0: Warning: The network has no constraints.\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] engine_0: finished (returncode=0)\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] engine_0: Status returned by engine: FAIL\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x'.\nSBY  3:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpydr_ib2x] DONE (FAIL, rc=2)\n", :err ""}}}