--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf -ucf
Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 1916 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.311ns.
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_2 (ILOGIC_X1Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.285ns (2.104 - 1.819)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y10.DQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    ILOGIC_X1Y62.SR      net (fanout=236)      6.313   reset_Homade
    ILOGIC_X1Y62.CLK0    Tirsrck               0.567   Inst_debounce4/delay1<2>
                                                       Inst_debounce4/delay1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.271ns (0.958ns logic, 6.313ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_3 (ILOGIC_X7Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.244ns (2.063 - 1.819)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y10.DQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    ILOGIC_X7Y60.SR      net (fanout=236)      5.483   reset_Homade
    ILOGIC_X7Y60.CLK0    Tirsrck               0.567   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (0.958ns logic, 5.483ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_4 (ILOGIC_X7Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.244ns (2.063 - 1.819)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y10.DQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    ILOGIC_X7Y61.SR      net (fanout=236)      5.483   reset_Homade
    ILOGIC_X7Y61.CLK0    Tirsrck               0.567   Inst_debounce4/delay1<4>
                                                       Inst_debounce4/delay1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (0.958ns logic, 5.483ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X13Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.CQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X13Y42.C5      net (fanout=2)        0.057   Inst_debounce4/delay2<2>
    SLICE_X13Y42.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X33Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y54.BQ      Tcko                  0.198   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X33Y54.B5      net (fanout=1)        0.067   My_E190/XLXI_29/COUNT<1>
    SLICE_X33Y54.CLK     Tah         (-Th)    -0.155   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Mcount_COUNT_xor<2>11
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_1 (SLICE_X13Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          Inst_debounce4/delay3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to Inst_debounce4/delay3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X13Y42.B5      net (fanout=2)        0.075   Inst_debounce4/delay2<1>
    SLICE_X13Y42.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<1>_rt
                                                       Inst_debounce4/delay3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.353ns logic, 0.075ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 8.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: Inst_debounce4/delay1<0>/SR
  Logical resource: Inst_debounce4/delay1_0/SR
  Location pin: ILOGIC_X8Y63.SR
  Clock network: reset_Homade
--------------------------------------------------------------------------------
Slack: 8.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: Inst_debounce4/delay1<1>/SR
  Logical resource: Inst_debounce4/delay1_1/SR
  Location pin: ILOGIC_X8Y62.SR
  Clock network: reset_Homade
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 2275169598 paths analyzed, 10698 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.934ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit (RAMB8_X1Y12.ADDRBRDADDR2), 5902 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.278ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.459 - 0.463)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X11Y47.DQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X13Y45.D3          net (fanout=9)        0.728   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X13Y45.DMUX        Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X14Y45.C2          net (fanout=4)        0.934   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X14Y45.CMUX        Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMC
    SLICE_X16Y43.C4          net (fanout=3)        0.761   my_Master/HCU_Master/retbus<4>
    SLICE_X16Y43.CMUX        Tilo                  0.343   my_Master/HCU_Master/wr_data<5>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15451
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1545_f7
    SLICE_X17Y44.A2          net (fanout=1)        0.793   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1544
    SLICE_X17Y44.A           Tilo                  0.259   my_Master/HCU_Master/PC_adr<6>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15412
    SLICE_X17Y43.A4          net (fanout=1)        0.434   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<4>
    SLICE_X17Y43.AMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<4>_01
    RAMB8_X1Y12.ADDRBRDADDR2 net (fanout=31)       3.398   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<4>_0
    RAMB8_X1Y12.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.278ns (2.230ns logic, 7.048ns route)
                                                           (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.231ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.459 - 0.461)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X11Y45.DQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X13Y45.D1          net (fanout=9)        0.681   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X13Y45.DMUX        Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X14Y45.C2          net (fanout=4)        0.934   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X14Y45.CMUX        Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMC
    SLICE_X16Y43.C4          net (fanout=3)        0.761   my_Master/HCU_Master/retbus<4>
    SLICE_X16Y43.CMUX        Tilo                  0.343   my_Master/HCU_Master/wr_data<5>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15451
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1545_f7
    SLICE_X17Y44.A2          net (fanout=1)        0.793   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1544
    SLICE_X17Y44.A           Tilo                  0.259   my_Master/HCU_Master/PC_adr<6>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15412
    SLICE_X17Y43.A4          net (fanout=1)        0.434   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<4>
    SLICE_X17Y43.AMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<4>_01
    RAMB8_X1Y12.ADDRBRDADDR2 net (fanout=31)       3.398   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<4>_0
    RAMB8_X1Y12.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.231ns (2.230ns logic, 7.001ns route)
                                                           (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.226ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.459 - 0.463)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X11Y47.CQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X13Y45.D5          net (fanout=9)        0.676   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X13Y45.DMUX        Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X14Y45.C2          net (fanout=4)        0.934   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X14Y45.CMUX        Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMC
    SLICE_X16Y43.C4          net (fanout=3)        0.761   my_Master/HCU_Master/retbus<4>
    SLICE_X16Y43.CMUX        Tilo                  0.343   my_Master/HCU_Master/wr_data<5>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15451
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1545_f7
    SLICE_X17Y44.A2          net (fanout=1)        0.793   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1544
    SLICE_X17Y44.A           Tilo                  0.259   my_Master/HCU_Master/PC_adr<6>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15412
    SLICE_X17Y43.A4          net (fanout=1)        0.434   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<4>
    SLICE_X17Y43.AMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<4>_01
    RAMB8_X1Y12.ADDRBRDADDR2 net (fanout=31)       3.398   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<4>_0
    RAMB8_X1Y12.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[51].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.226ns (2.230ns logic, 6.996ns route)
                                                           (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit (RAMB8_X0Y10.ADDRBRDADDR0), 4656 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.273ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.460 - 0.461)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X11Y45.DQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X13Y46.A2          net (fanout=9)        0.817   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X13Y46.A           Tilo                  0.259   my_Master/Xslaves[1].Yslaves[0].One_salve/N2busld<8>
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X14Y45.B1          net (fanout=4)        0.829   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X14Y45.BMUX        Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X15Y42.C4          net (fanout=2)        0.679   my_Master/HCU_Master/retbus<2>
    SLICE_X15Y42.C           Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1521
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X15Y43.B4          net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1465
    SLICE_X15Y43.B           Tilo                  0.259   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X15Y43.A5          net (fanout=1)        0.187   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X15Y43.A           Tilo                  0.259   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1469
    SLICE_X16Y43.B3          net (fanout=1)        0.511   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X16Y43.BMUX        Tilo                  0.251   my_Master/HCU_Master/wr_data<5>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_01
    RAMB8_X0Y10.ADDRBRDADDR0 net (fanout=31)       3.473   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_0
    RAMB8_X0Y10.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.273ns (2.289ns logic, 6.984ns route)
                                                           (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.150ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.460 - 0.463)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X11Y47.DQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X13Y45.D3          net (fanout=9)        0.728   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X13Y45.D           Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003431
    SLICE_X14Y45.B3          net (fanout=4)        0.795   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
    SLICE_X14Y45.BMUX        Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X15Y42.C4          net (fanout=2)        0.679   my_Master/HCU_Master/retbus<2>
    SLICE_X15Y42.C           Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1521
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X15Y43.B4          net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1465
    SLICE_X15Y43.B           Tilo                  0.259   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X15Y43.A5          net (fanout=1)        0.187   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X15Y43.A           Tilo                  0.259   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1469
    SLICE_X16Y43.B3          net (fanout=1)        0.511   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X16Y43.BMUX        Tilo                  0.251   my_Master/HCU_Master/wr_data<5>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_01
    RAMB8_X0Y10.ADDRBRDADDR0 net (fanout=31)       3.473   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_0
    RAMB8_X0Y10.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.150ns (2.289ns logic, 6.861ns route)
                                                           (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.103ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.460 - 0.461)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X11Y45.DQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X13Y45.D1          net (fanout=9)        0.681   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X13Y45.D           Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003431
    SLICE_X14Y45.B3          net (fanout=4)        0.795   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
    SLICE_X14Y45.BMUX        Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X15Y42.C4          net (fanout=2)        0.679   my_Master/HCU_Master/retbus<2>
    SLICE_X15Y42.C           Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1521
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X15Y43.B4          net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1465
    SLICE_X15Y43.B           Tilo                  0.259   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X15Y43.A5          net (fanout=1)        0.187   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X15Y43.A           Tilo                  0.259   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1469
    SLICE_X16Y43.B3          net (fanout=1)        0.511   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X16Y43.BMUX        Tilo                  0.251   my_Master/HCU_Master/wr_data<5>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_01
    RAMB8_X0Y10.ADDRBRDADDR0 net (fanout=31)       3.473   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_0
    RAMB8_X0Y10.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.103ns (2.289ns logic, 6.814ns route)
                                                           (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit (RAMB8_X0Y10.ADDRBRDADDR1), 5568 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.115ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.460 - 0.461)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X11Y45.DQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X13Y46.A2          net (fanout=9)        0.817   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X13Y46.A           Tilo                  0.259   my_Master/Xslaves[1].Yslaves[0].One_salve/N2busld<8>
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X14Y45.B1          net (fanout=4)        0.829   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X14Y45.B           Tilo                  0.203   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB_D1
    SLICE_X13Y45.A4          net (fanout=2)        0.467   my_Master/HCU_Master/retbus<3>
    SLICE_X13Y45.A           Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1528
    SLICE_X13Y44.C5          net (fanout=1)        0.325   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1526
    SLICE_X13Y44.C           Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1529
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15212
    SLICE_X15Y43.C5          net (fanout=1)        0.374   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15210
    SLICE_X15Y43.C           Tilo                  0.259   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15213
    SLICE_X17Y43.C1          net (fanout=1)        0.605   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>
    SLICE_X17Y43.CMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_01
    RAMB8_X0Y10.ADDRBRDADDR1 net (fanout=31)       3.405   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_0
    RAMB8_X0Y10.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.115ns (2.293ns logic, 6.822ns route)
                                                           (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.992ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.460 - 0.463)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X11Y47.DQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X13Y45.D3          net (fanout=9)        0.728   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X13Y45.D           Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003431
    SLICE_X14Y45.B3          net (fanout=4)        0.795   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
    SLICE_X14Y45.B           Tilo                  0.203   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB_D1
    SLICE_X13Y45.A4          net (fanout=2)        0.467   my_Master/HCU_Master/retbus<3>
    SLICE_X13Y45.A           Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1528
    SLICE_X13Y44.C5          net (fanout=1)        0.325   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1526
    SLICE_X13Y44.C           Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1529
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15212
    SLICE_X15Y43.C5          net (fanout=1)        0.374   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15210
    SLICE_X15Y43.C           Tilo                  0.259   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15213
    SLICE_X17Y43.C1          net (fanout=1)        0.605   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>
    SLICE_X17Y43.CMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_01
    RAMB8_X0Y10.ADDRBRDADDR1 net (fanout=31)       3.405   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_0
    RAMB8_X0Y10.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          8.992ns (2.293ns logic, 6.699ns route)
                                                           (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.945ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.460 - 0.461)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X11Y45.DQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X13Y45.D1          net (fanout=9)        0.681   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X13Y45.D           Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003431
    SLICE_X14Y45.B3          net (fanout=4)        0.795   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
    SLICE_X14Y45.B           Tilo                  0.203   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB_D1
    SLICE_X13Y45.A4          net (fanout=2)        0.467   my_Master/HCU_Master/retbus<3>
    SLICE_X13Y45.A           Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1528
    SLICE_X13Y44.C5          net (fanout=1)        0.325   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1526
    SLICE_X13Y44.C           Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT1529
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15212
    SLICE_X15Y43.C5          net (fanout=1)        0.374   my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15210
    SLICE_X15Y43.C           Tilo                  0.259   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_24_o_PC_adr[1]_mux_82_OUT15213
    SLICE_X17Y43.C1          net (fanout=1)        0.605   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>
    SLICE_X17Y43.CMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_01
    RAMB8_X0Y10.ADDRBRDADDR1 net (fanout=31)       3.405   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_0
    RAMB8_X0Y10.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[52].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          8.945ns (2.293ns logic, 6.652ns route)
                                                           (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (SLICE_X16Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_0 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.216ns (0.949 - 0.733)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_0 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_0
    SLICE_X16Y42.A6      net (fanout=1)        0.225   Inst_debounce4/delay3<0>
    SLICE_X16Y42.CLK     Tah         (-Th)    -0.190   my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXN_6
                                                       Inst_debounce4/outp<0>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.434ns logic, 0.225ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (SLICE_X10Y41.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_3 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.228ns (0.961 - 0.733)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.DQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_3
    SLICE_X10Y41.A4      net (fanout=2)        0.314   Inst_debounce4/delay2<3>
    SLICE_X10Y41.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXN_6
                                                       Inst_debounce4/outp<3>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.395ns logic, 0.314ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point My_arbitre/state_FSM_FFd1 (SLICE_X14Y44.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_4 (FF)
  Destination:          My_arbitre/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.222ns (0.959 - 0.737)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_4 to My_arbitre/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.DQ      Tcko                  0.200   Inst_debounce4/delay2<4>
                                                       Inst_debounce4/delay2_4
    SLICE_X14Y44.A2      net (fanout=3)        0.356   Inst_debounce4/delay2<4>
    SLICE_X14Y44.CLK     Tah         (-Th)    -0.197   My_arbitre/state_FSM_FFd1
                                                       My_arbitre/state_FSM_FFd1-In11
                                                       My_arbitre/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.397ns logic, 0.356ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: my_Master/Inst_mem_Master/multi_bank[57].bank/Mram_RAM64bit/CLKAWRCLK
  Logical resource: my_Master/Inst_mem_Master/multi_bank[57].bank/Mram_RAM64bit/CLKAWRCLK
  Location pin: RAMB8_X0Y20.CLKAWRCLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: my_Master/Inst_mem_Master/multi_bank[57].bank/Mram_RAM64bit/CLKBRDCLK
  Logical resource: my_Master/Inst_mem_Master/multi_bank[57].bank/Mram_RAM64bit/CLKBRDCLK
  Location pin: RAMB8_X0Y20.CLKBRDCLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: my_Master/Inst_mem_Master/multi_bank[49].bank/Mram_RAM64bit/CLKAWRCLK
  Logical resource: my_Master/Inst_mem_Master/multi_bank[49].bank/Mram_RAM64bit/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      9.467ns|            0|            0|            0|   2275171514|
| TS_clk_gen_clk0               |     10.000ns|      7.311ns|          N/A|            0|            0|         1916|            0|
| TS_clk_gen_clkdv              |     20.000ns|     18.934ns|          N/A|            0|            0|   2275169598|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   18.062|    9.467|    7.427|    3.258|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2275171514 paths, 0 nets, and 32214 connections

Design statistics:
   Minimum period:  18.934ns{1}   (Maximum frequency:  52.815MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  9 10:57:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 393 MB



