Time resolution is 1 ps
@40000 === AXI4-Stream Processor Testbench Started ===
@40000
*** TEST: CH0 and CH1 sending packets ***
@50000
=== Starting packet transmission on CH0 (Size: 5) ===
>> GEN CH0: a2=a2 a1=a1 a0=a0 → DATA=a2a1a0
@50000
=== Starting packet transmission on CH1 (Size: 5) ===
>> GEN CH1: a2=a2 a1=a1 a0=a0 → DATA=a2a1a0
@65000 CH0 SENT BEAT 1/5: DATA=a2a1a0, LAST=0
>> GEN CH0: a2=a5 a1=a4 a0=a3 → DATA=a5a4a3
@65000 CH1 SENT BEAT 1/5: DATA=a2a1a0, LAST=0
>> GEN CH1: a2=a5 a1=a4 a0=a3 → DATA=a5a4a3
@85000 CH0 SENT BEAT 2/5: DATA=a5a4a3, LAST=0
>> GEN CH0: a2=a8 a1=a7 a0=a6 → DATA=a8a7a6
@85000 CH1 SENT BEAT 2/5: DATA=a5a4a3, LAST=0
>> GEN CH1: a2=a8 a1=a7 a0=a6 → DATA=a8a7a6
@105000 CH0 SENT BEAT 3/5: DATA=a8a7a6, LAST=0
>> GEN CH0: a2=ab a1=aa a0=a9 → DATA=abaaa9
@105000 CH1 SENT BEAT 3/5: DATA=a8a7a6, LAST=0
>> GEN CH1: a2=ab a1=aa a0=a9 → DATA=abaaa9
@125000 CH0 SENT BEAT 4/5: DATA=abaaa9, LAST=0
>> GEN CH0: a2=ae a1=ad a0=ac → DATA=aeadac
@125000 CH1 SENT BEAT 4/5: DATA=abaaa9, LAST=0
>> GEN CH1: a2=ae a1=ad a0=ac → DATA=aeadac
@125000 											[DUT]->  buffer_1: a3_a3_a2_a2_a1_a1_a0_a0
@125000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@125000 											[DUT]->  buffer_3: 00_00_00_00_00_00_a8_a8
@125000 											[DUT] switch_select : 0
@125000   buffer_a : 1 , buffer_b : 1 buffer_c : 0 
@135000                              -> MASTER_OUTPUT: a3_a3_a2_a2_a1_a1_a0_a0 LAST=0
@135000 											[DUT]->  buffer_1: a3_a3_a2_a2_a1_a1_a0_a0
@135000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@135000 											[DUT]->  buffer_3: 00_00_00_00_00_00_a8_a8
@135000 											[DUT] switch_select : 1
@135000   buffer_a : 0 , buffer_b : 1 buffer_c : 0 
@145000 CH0 SENT BEAT 5/5: DATA=aeadac, LAST=1
@145000 === Completed packet transmission on CH0 ===

@145000 CH1 SENT BEAT 5/5: DATA=aeadac, LAST=1
@145000 === Completed packet transmission on CH1 ===

@145000                              -> MASTER_OUTPUT: a7_a7_a6_a6_a5_a5_a4_a4 LAST=0
@145000 											[DUT]->  buffer_1: a3_a3_a2_a2_a1_a1_a0_a0
@145000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@145000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@145000 											[DUT] switch_select : 2
@145000   buffer_a : 0 , buffer_b : 0 buffer_c : 1 
@155000                              -> MASTER_OUTPUT: ab_ab_aa_aa_a9_a9_a8_a8 LAST=0
@155000 											[DUT]->  buffer_1: a3_a3_a2_a2_a1_a1_a0_a0
@155000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@155000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@155000 											[DUT] switch_select : 3
@155000   buffer_a : 0 , buffer_b : 0 buffer_c : 0 
@185000                              -> MASTER_OUTPUT: 00_00_ae_ae_ad_ad_ac_ac LAST=0
@185000 											[DUT]->  buffer_1: 00_00_ae_ae_ad_ad_ac_ac
@185000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@185000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@185000 											[DUT] switch_select : 0
@185000   buffer_a : 1 , buffer_b : 0 buffer_c : 0 
@195000                              -> MASTER_OUTPUT: 00_00_ae_ae_ad_ad_ac_ac LAST=0
@195000 											[DUT]->  buffer_1: 00_00_ae_ae_ad_ad_ac_ac
@195000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@195000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@195000 											[DUT] switch_select : 1
@195000   buffer_a : 0 , buffer_b : 0 buffer_c : 0 
@215000
*** TEST: CH0 and CH1 sending packets ***
@225000
=== Starting packet transmission on CH0 (Size: 5) ===
>> GEN CH0: a2=b1 a1=b0 a0=af → DATA=b1b0af
@225000
=== Starting packet transmission on CH1 (Size: 5) ===
>> GEN CH1: a2=b1 a1=b0 a0=af → DATA=b1b0af
@235000 CH0 SENT BEAT 1/5: DATA=b1b0af, LAST=0
>> GEN CH0: a2=b4 a1=b3 a0=b2 → DATA=b4b3b2
@235000 CH1 SENT BEAT 1/5: DATA=b1b0af, LAST=0
>> GEN CH1: a2=b4 a1=b3 a0=b2 → DATA=b4b3b2
@255000 CH0 SENT BEAT 2/5: DATA=b4b3b2, LAST=0
>> GEN CH0: a2=b7 a1=b6 a0=b5 → DATA=b7b6b5
@255000 CH1 SENT BEAT 2/5: DATA=b4b3b2, LAST=0
>> GEN CH1: a2=b7 a1=b6 a0=b5 → DATA=b7b6b5
@275000 CH0 SENT BEAT 3/5: DATA=b7b6b5, LAST=0
>> GEN CH0: