## list of settings for present release
set rel "1.00a"
set vcrel "1.00a"
set layout_tag "final release"
set p4_release_root "products/lpddr54/project/d887-lpddr54-gf12lpp18"
##for TC release to include hbm diode
#set p4_release_root "products/lpddr54/project/d887-lpddr54-gf12lpp18 products/ddr54/project/d807-ddr54-gf12lpp18"
#set releaseBranch "rel1.10_1.10a_rel_"
set process "gf12lpp-18"
set metal_stack "11M_3Mx_4Cx_2Kx_2Gx_LB"
set metal_stack_ip "7M_3Mx_4Cx"
set metal_stack_cover "11M_3Mx_4Cx_2Kx_2Gx_LB"
## legal pin layers
set layers "M1 M2 M3 C4 C5 C6 C7 OVERLAP"
## legal supply pin layers
set supply_pins "C7 M7"
set supply_pins_override(dwc_ddrphy_lcdl_ew) "C4 M4"
#set supply_pins_override(dwc_ddrphy_bdl) "M4"
set supply_pins_override(dwc_ddrphy_techrevision) "C4 M4"
set supply_pins_override(dwc_ddrphy_utility_blocks) "G1 G2 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphy_repeater_blocks) "G1 G2 MTOP MTOP-1"
## list of cells to seed CTL directories
set releaseCtlMacro {dwc_ddrphy_lcdl_ew dwc_ddrphy_pclk_master_ew dwc_ddrphy_pclk_rx_ew dwc_ddrphy_rxreplica_ew dwc_ddrphy_se_io_ew}
## reference GDS files for DI
#set reference_gds(dwc_ddrphy_sec_io) {dwc_ddrphy_sec_io_IntLoadFill.gds.gz dwc_ddrphy_sec_io_InternalLoad.gds.gz}
## days since release files were created, for pin check/timing collateral validation
set reference_date_time "14 days ago"
set timing_libs {nldm}
## release GDS/CDL, default 'calibre'
##   allows using 'icv' GDS/CDL files for release, **only** applies to TSMC N7 where Calibre is waived
##   allows using 'HIPRE' GDS/CDL files from GenHiprePkg
set release_gds_cdl "icv"
## release GDS of shim macros, default 'drcint'
#set release_gds_shim "drcint"
## version for LEF comparison
#set lef_diff_rel "1.00a_pre1"
## cells to prune from CDL
set cdl_prune_cells "cvcp* cvpp* vflag*"
## macros that are PHYV only and can have autogen Verilog/LIB files
set releasePhyvMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_decapvaa dwc_ddrphy_decapvaa_tile dwc_ddrphy_vddqclamp_ns maesdclamp18 dwc_ddrphy_vddclamp dwc_ddrphy_decapvaa_vdd2_ew dwc_ddrphy_decapvaa_vdd2_ns dwc_ddrphy_vddqclamp_2x2_ew dwc_ddrphy_vddqclamp_4x1_ew dwc_ddrphy_vddqclamp_4x1_ns dwc_ddrphy_vdd2clamp_4x1_ew dwc_ddrphy_techrevision}
## macros that are only shims, only LEF/GDS
set releaseShimMacro {dwc_ddrphy_se_io_ew_overlay dwc_ddrphymaster_top_ew_gradient}
## macros to ignore for CKT release to DI
#set releaseIgnoreMacro {dwc_ddrphy_rxac_ns dwc_ddrphy_rxdq_ns dwc_ddrphy_rxdqs_ns dwc_ddrphy_txfe_ns dwc_ddrphy_txfedqs_ns dwc_ddrphy_txbe_ns dwc_ddrphy_bdl dwc_ddrphy_dqsenreplica_ns}
## content of Repeatr library macro for CKT release to customer
set repeater_name {dwc_ddrphy_repeater_cells dwc_ddrphy_repeater_blocks} 
#_cells
set releaseMacro{dwc_ddrphy_repeater_cells} {dwc_ddrphy_rpt1ch_cell_ew dwc_ddrphy_rpt2ch_cell_ew}
#_blocks
set releaseMacro{dwc_ddrphy_repeater_blocks} {dwc_ddrphy_rpt1ch_ew dwc_ddrphy_rpt2ch_ew}
## contents of UTILITY library macro for CKT release to customer
set utility_name {dwc_ddrphy_utility_cells dwc_ddrphy_utility_blocks}
#_cells
set releaseMacro{dwc_ddrphy_utility_cells} {dwc_ddrphy_decapvdd2_1by4x1_cell_ew dwc_ddrphy_decapvdd2_1x1_cell_ew dwc_ddrphy_decapvdd2_4x1_cell_ew dwc_ddrphy_decapvdd_1by4x1_cell_ew dwc_ddrphy_decapvdd_1x1_cell_ew dwc_ddrphy_decapvdd_4x1_cell_ew dwc_ddrphy_decapvddhd_1by4x1_cell_ew dwc_ddrphy_decapvddhd_1x1_cell_ew dwc_ddrphy_decapvddhd_4x1_cell_ew dwc_ddrphy_decapvddq_1by4x1_cell_ew dwc_ddrphy_decapvddq_1x1_cell_ew dwc_ddrphy_decapvddq_4x1_cell_ew dwc_ddrphy_decapvddqhd_1by4x1_cell_ew dwc_ddrphy_decapvddqhd_1x1_cell_ew dwc_ddrphy_decapvddqhd_4x1_cell_ew dwc_ddrphy_endcell_cell_ew} 
#_blocks
set releaseMacro{dwc_ddrphy_utility_blocks} {dwc_ddrphy_decapvddq_1by4x1_ew  dwc_ddrphy_decapvddq_1x1_ew  dwc_ddrphy_decapvddq_4x1_ew  dwc_ddrphy_decapvdd_1by4x1_ew  dwc_ddrphy_decapvdd_1x1_ew  dwc_ddrphy_decapvdd_4x1_ew  dwc_ddrphy_decapvddqhd_1by4x1_ew  dwc_ddrphy_decapvddqhd_1x1_ew  dwc_ddrphy_decapvddqhd_4x1_ew  dwc_ddrphy_decapvddhd_1by4x1_ew  dwc_ddrphy_decapvddhd_1x1_ew  dwc_ddrphy_decapvddhd_4x1_ew  dwc_ddrphy_endcell_ew  dwc_ddrphy_clamp_dbyte13_ew  dwc_ddrphy_clamp_dbyte12_ew  dwc_ddrphy_clamp_dbyte11_ew  dwc_ddrphy_clamp_dbyte10_ew  dwc_ddrphy_clamp_ac2r_ew  dwc_ddrphy_clamp_ac1r_ew  dwc_ddrphy_clamp_master_ew  dwc_ddrphy_vaaclamp_master_ew  dwc_ddrphy_decap_ac2r_ew  dwc_ddrphy_decap_ac1r_ew  dwc_ddrphy_decap_master_ew}
## DEF
set releaseDefMacro {dwc_ddrphy_testbenches/dwc_ddrphydiff_top_ew dwc_ddrphy_testbenches/dwc_ddrphymaster_top_ew dwc_ddrphy_testbenches/dwc_ddrphysec_top_ew dwc_ddrphy_testbenches/dwc_ddrphyse_top_ew}
##textchip specific macros
set releaseTCMacro {dwc_ddrphy_thermdiode dwc_ddrphy_vreftop_ew dwc_ddrphy_vddqclamp_4x1_ew dwc_ddrphy_vddqclamp_4x1_ns dwc_ddrphy_vdd2clamp_4x1_ew dwc_ddrphy_hbm_diode}
## layers to tag in UTILITY library macro for CKT release to customer
##   Note -tsmc read from 'process' variable, so not necessary for TSMC processes unless needing extra layers
set utility_tag_layers "63:63 60:63"
## email list for CKT release to DI
set releaseMailDist "gowan,golnar,mendizza,gauthamk,pagarwal,rinshar,chetana,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com"
## email list for CKT release of HSPICE, IBIS, and UTILITY release
set releasePmMailDist "gowan,golnar,mendizza,gauthamk,pagarwal,rinshar,chetana,sg-ddr-ckt-release@synopsys.com"
## email list for TC release
set releaseTCMailDist "galinad,gowan,golnar,mendizza,gauthamk,pagarwal,davies,sheraida,sg-ddr-ckt-release@synopsys.com"

set calibre_verifs "true"