{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649575978367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649575978368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 13:02:58 2022 " "Processing started: Sun Apr 10 13:02:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649575978368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575978368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xor_nn -c xor_nn " "Command: quartus_map --read_settings_files=on --write_settings_files=off xor_nn -c xor_nn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575978368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649575978515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649575978515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.v 1 1 " "Found 1 design units, including 1 entities, in source file neuron.v" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649575984302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575984302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.v 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.v" "" { Text "/home/krish/Downloads/xor_nn/sigmoid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649575984302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575984302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_nn.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_nn.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_nn " "Found entity 1: xor_nn" {  } { { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649575984303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575984303 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "neuron neuron.v(9) " "Verilog HDL Parameter Declaration warning at neuron.v(9): Parameter Declaration in module \"neuron\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1649575984303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xor_nn " "Elaborating entity \"xor_nn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649575984365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron neuron:n_1_1 " "Elaborating entity \"neuron\" for hierarchy \"neuron:n_1_1\"" {  } { { "xor_nn.v" "n_1_1" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575984373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.v(40) " "Verilog HDL assignment warning at neuron.v(40): truncated value with size 32 to match size of target (16)" {  } { { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649575984374 "|xor_nn|neuron:n_1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid neuron:n_1_1\|sigmoid:sig_uut " "Elaborating entity \"sigmoid\" for hierarchy \"neuron:n_1_1\|sigmoid:sig_uut\"" {  } { { "neuron.v" "sig_uut" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575984377 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 sigmoid.v(9) " "Net \"rom.data_a\" at sigmoid.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sigmoid.v" "" { Text "/home/krish/Downloads/xor_nn/sigmoid.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649575984377 "|neuron|sigmoid:sig_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 sigmoid.v(9) " "Net \"rom.waddr_a\" at sigmoid.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sigmoid.v" "" { Text "/home/krish/Downloads/xor_nn/sigmoid.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649575984377 "|neuron|sigmoid:sig_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 sigmoid.v(9) " "Net \"rom.we_a\" at sigmoid.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sigmoid.v" "" { Text "/home/krish/Downloads/xor_nn/sigmoid.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649575984377 "|neuron|sigmoid:sig_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron neuron:n_1_2 " "Elaborating entity \"neuron\" for hierarchy \"neuron:n_1_2\"" {  } { { "xor_nn.v" "n_1_2" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575984378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.v(40) " "Verilog HDL assignment warning at neuron.v(40): truncated value with size 32 to match size of target (16)" {  } { { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649575984378 "|xor_nn|neuron:n_1_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron neuron:n_2_1 " "Elaborating entity \"neuron\" for hierarchy \"neuron:n_2_1\"" {  } { { "xor_nn.v" "n_2_1" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575984381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.v(40) " "Verilog HDL assignment warning at neuron.v(40): truncated value with size 32 to match size of target (16)" {  } { { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649575984382 "|xor_nn|neuron:n_2_1"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neuron:n_2_1\|sigmoid:sig_uut\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neuron:n_2_1\|sigmoid:sig_uut\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/xor_nn.ram0_sigmoid_f987a096.hdl.mif " "Parameter INIT_FILE set to db/xor_nn.ram0_sigmoid_f987a096.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neuron:n_1_2\|sigmoid:sig_uut\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neuron:n_1_2\|sigmoid:sig_uut\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/xor_nn.ram0_sigmoid_f987a096.hdl.mif " "Parameter INIT_FILE set to db/xor_nn.ram0_sigmoid_f987a096.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neuron:n_1_1\|sigmoid:sig_uut\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neuron:n_1_1\|sigmoid:sig_uut\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/xor_nn.ram0_sigmoid_f987a096.hdl.mif " "Parameter INIT_FILE set to db/xor_nn.ram0_sigmoid_f987a096.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649575985395 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649575985395 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1649575985395 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n_1_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n_1_2\|Mult0\"" {  } { { "neuron.v" "Mult0" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n_1_2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n_1_2\|Mult1\"" {  } { { "neuron.v" "Mult1" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n_1_1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n_1_1\|Mult1\"" {  } { { "neuron.v" "Mult1" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n_1_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n_1_1\|Mult0\"" {  } { { "neuron.v" "Mult0" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985397 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1649575985397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron:n_2_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"neuron:n_2_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575985464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron:n_2_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"neuron:n_2_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/xor_nn.ram0_sigmoid_f987a096.hdl.mif " "Parameter \"INIT_FILE\" = \"db/xor_nn.ram0_sigmoid_f987a096.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985464 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649575985464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o471 " "Found entity 1: altsyncram_o471" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649575985522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575985522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/decode_eca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649575985556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575985556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ksb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ksb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ksb " "Found entity 1: mux_ksb" {  } { { "db/mux_ksb.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/mux_ksb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649575985586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575985586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575985591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/xor_nn.ram0_sigmoid_f987a096.hdl.mif " "Parameter \"INIT_FILE\" = \"db/xor_nn.ram0_sigmoid_f987a096.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985591 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649575985591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron:n_1_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\"" {  } { { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575985608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron:n_1_2\|lpm_mult:Mult0 " "Instantiated megafunction \"neuron:n_1_2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985609 ""}  } { { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649575985609 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core neuron:n_1_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575985619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder neuron:n_1_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575985623 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] neuron:n_1_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575985630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5oh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5oh " "Found entity 1: add_sub_5oh" {  } { { "db/add_sub_5oh.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/add_sub_5oh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649575985656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575985656 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] neuron:n_1_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575985658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bdh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bdh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bdh " "Found entity 1: add_sub_bdh" {  } { { "db/add_sub_bdh.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/add_sub_bdh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649575985684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575985684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add neuron:n_1_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575985686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] neuron:n_1_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575985688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9oh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9oh " "Found entity 1: add_sub_9oh" {  } { { "db/add_sub_9oh.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/add_sub_9oh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649575985714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575985714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neuron:n_1_2\|lpm_mult:Mult0\|altshift:external_latency_ffs neuron:n_1_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575985718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron:n_1_2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"neuron:n_1_2\|lpm_mult:Mult1\"" {  } { { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575985721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron:n_1_2\|lpm_mult:Mult1 " "Instantiated megafunction \"neuron:n_1_2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649575985721 ""}  } { { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649575985721 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a14 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a15 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a30 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a31 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 693 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a46 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1008 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a47 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a62 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1344 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a63 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1365 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a78 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a79 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1701 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a94 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2016 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a95 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2037 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a110 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a111 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2373 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a126 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2688 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a127 " "Synthesized away node \"neuron:n_1_1\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a14 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a15 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a30 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a31 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 693 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a46 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1008 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a47 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a62 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1344 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a63 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1365 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a78 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a79 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 1701 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a94 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2016 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a95 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2037 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a110 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a111 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2373 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a126 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2688 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a127 " "Synthesized away node \"neuron:n_1_2\|sigmoid:sig_uut\|altsyncram:rom_rtl_0\|altsyncram_o471:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_o471.tdf" "" { Text "/home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "/home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron.v" "" { Text "/home/krish/Downloads/xor_nn/neuron.v" 30 0 0 } } { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575985835 "|xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1649575985835 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1649575985835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649575986389 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649575988006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649575988241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649575988241 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[15\] " "No output dependent on input pin \"B\[15\]\"" {  } { { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575988372 "|xor_nn|B[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[15\] " "No output dependent on input pin \"A\[15\]\"" {  } { { "xor_nn.v" "" { Text "/home/krish/Downloads/xor_nn/xor_nn.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649575988372 "|xor_nn|A[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649575988372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "887 " "Implemented 887 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649575988372 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649575988372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "486 " "Implemented 486 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649575988372 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649575988372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649575988372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1089 " "Peak virtual memory: 1089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649575988383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 13:03:08 2022 " "Processing ended: Sun Apr 10 13:03:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649575988383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649575988383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649575988383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649575988383 ""}
