[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sun Jan 17 22:43:12 2021
[*]
[dumpfile] "/home/mike/GitHubRepos/MikeOpenHWGroup/core-v-verif/zero2printf/cv32/sim/core/verilator_tb.vcd"
[dumpfile_mtime] "Sun Jan 17 22:24:26 2021"
[dumpfile_size] 160537015
[savefile] "/home/mike/GitHubRepos/MikeOpenHWGroup/core-v-verif/zero2printf/cv32/sim/tools/gtk/cv32e40p_core_IO.gtkw"
[timestart] 58070
[size] 1920 948
[pos] -1 -1
*-13.000000 2040 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.tb_top_verilator.
[treeopen] TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.
[treeopen] TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.
[sst_width] 434
[signals_width] 346
[sst_expanded] 1
[sst_vpaned_height] 175
@200
-Clock and Reset
@28
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.clk_i
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.rst_ni
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.scan_cg_en_i
@200
-Configuration Inputs
@22
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.boot_addr_i[31:0]
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.mtvec_addr_i[31:0]
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.dm_halt_addr_i[31:0]
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.dm_exception_addr_i[31:0]
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.hart_id_i[31:0]
@200
-Aux Processor Unit I/O
@28
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.apu_req_o
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.apu_gnt_i
@22
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.apu_operands_o[95:0]
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.apu_op_o[5:0]
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.apu_flags_o[14:0]
@28
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.apu_rvalid_i
@22
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.apu_result_i[31:0]
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.apu_flags_i[4:0]
@200
-Special Control Signals
@28
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.fetch_enable_i
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.core_sleep_o
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.pulp_clock_en_i
@200
-Data Memory Interface
@28
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.data_req_o
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.data_gnt_i
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.data_rvalid_i
@22
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.data_addr_o[31:0]
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.data_be_o[3:0]
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.data_wdata_o[31:0]
@28
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.data_we_o
@22
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.data_rdata_i[31:0]
@200
-Debug Module Interface
@28
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.debug_req_i
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.debug_havereset_o
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.debug_running_o
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.debug_halted_o
@200
-Instruction Memory Interface
@29
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.instr_req_o
@28
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.instr_gnt_i
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.instr_rvalid_i
@22
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.instr_addr_o[31:0]
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.instr_rdata_i[31:0]
@200
-Interrupts
@22
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.irq_i[31:0]
@28
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.irq_ack_o
@22
TOP.tb_top_verilator.cv32e40p_tb_wrapper_i.cv32e40p_core_i.irq_id_o[4:0]
[pattern_trace] 1
[pattern_trace] 0
