cocci_test_suite() {
	struct pdc_ring_alloc cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 990 */;
	irqreturn_t cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 940 */;
	void *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 940 */;
	u32 *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 644 */;
	struct pdc_rx_ctx *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 591 */;
	struct brcm_message cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 584 */;
	struct dma64dd *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 524 */;
	struct device *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 523 */;
	u32 cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 521 */;
	dma_addr_t cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 520 */;
	struct pdc_state *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 520 */;
	void cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 519 */;
	struct dma64dd cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 50 */;
	char cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 492 */[16];
	const struct file_operations cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 478 */;
	char *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 428 */;
	loff_t *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 425 */;
	size_t cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 425 */;
	struct file *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 424 */;
	char __user *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 424 */;
	ssize_t cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 424 */;
	struct dentry *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 422 */;
	struct pdc_globals cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 419 */;
	struct pdc_globals {
		u32 num_spu;
	} cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 414 */;
	struct pdc_state {
		u8 pdc_idx;
		struct platform_device *pdev;
		struct mbox_controller mbc;
		unsigned int pdc_irq;
		struct tasklet_struct rx_tasklet;
		u32 rx_status_len;
		bool use_bcm_hdr;
		u32 pdc_resp_hdr_len;
		void __iomem *pdc_reg_vbase;
		struct dma_pool *ring_pool;
		struct dma_pool *rx_buf_pool;
		struct pdc_ring_alloc tx_ring_alloc;
		struct pdc_ring_alloc rx_ring_alloc;
		struct pdc_regs *regs;
		struct dma64_regs *txregs_64;
		struct dma64_regs *rxregs_64;
		struct dma64dd *txd_64;
		struct dma64dd *rxd_64;
		u32 ntxd;
		u32 nrxd;
		u32 nrxpost;
		u32 ntxpost;
		u32 txin;
		u32 tx_msg_start;
		u32 txout;
		u32 txin_numd[PDC_RING_ENTRIES];
		u32 rxin;
		u32 rx_msg_start;
		u32 last_rx_curr;
		u32 rxout;
		struct pdc_rx_ctx rx_ctx[PDC_RING_ENTRIES];
		struct scatterlist *src_sg[PDC_RING_ENTRIES];
		u32 pdc_requests;
		u32 pdc_replies;
		u32 last_tx_not_done;
		u32 tx_ring_full;
		u32 rx_ring_full;
		u32 txnobuf;
		u32 rxnobuf;
		u32 rx_oflow;
		enum pdc_hw hw_type;
	} cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 281 */;
	struct pdc_rx_ctx {
		void *rxp_ctx;
		struct scatterlist *dst_sg;
		u32 rxin_numd;
		void *resp_hdr;
		dma_addr_t resp_hdr_daddr;
	} cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 272 */;
	struct pdc_ring_alloc {
		dma_addr_t dmabase;
		void *vbase;
		u32 size;
	} cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 253 */;
	struct pdc_regs {
		u32 devcontrol;
		u32 devstatus;
		u32 PAD;
		u32 biststatus;
		u32 PAD[4];
		u32 intstatus;
		u32 intmask;
		u32 gptimer;
		u32 PAD;
		u32 intrcvlazy_0;
		u32 intrcvlazy_1;
		u32 intrcvlazy_2;
		u32 intrcvlazy_3;
		u32 PAD[48];
		u32 fa_intrecvlazy;
		u32 flowctlthresh;
		u32 wrrthresh;
		u32 gmac_idle_cnt_thresh;
		u32 PAD[4];
		u32 ifioaccessaddr;
		u32 ifioaccessbyte;
		u32 ifioaccessdata;
		u32 PAD[21];
		u32 phyaccess;
		u32 PAD;
		u32 phycontrol;
		u32 txqctl;
		u32 rxqctl;
		u32 gpioselect;
		u32 gpio_output_en;
		u32 PAD;
		u32 txq_rxq_mem_ctl;
		u32 memory_ecc_status;
		u32 serdes_ctl;
		u32 serdes_status0;
		u32 serdes_status1;
		u32 PAD[11];
		u32 clk_ctl_st;
		u32 hw_war;
		u32 pwrctl;
		u32 PAD[5];
#define PDC_NUM_DMA_RINGS 4
		struct dma64 dmaregs[PDC_NUM_DMA_RINGS];
	} cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 199 */;
	struct dma64 {
		struct dma64_regs dmaxmt;
		u32 PAD[2];
		struct dma64_regs dmarcv;
		u32 PAD[2];
	} cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 191 */;
	struct dma64_regs {
		u32 control;
		u32 ptr;
		u32 addrlow;
		u32 addrhigh;
		u32 status0;
		u32 status1;
	} cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 174 */;
	struct dma64dd {
		u32 ctrl1;
		u32 ctrl2;
		u32 addrlow;
		u32 addrhigh;
	} cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 166 */;
	struct platform_driver cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1634 */;
	struct pdc_dma_map {
		void *ctx;
	} cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 161 */;
	unsigned long cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1592 */;
	enum pdc_hw{FA_HW, PDC_HW,} cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 156 */;
	struct resource *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1536 */;
	const int *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1498 */;
	const struct of_device_id *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1497 */;
	struct device_node *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1496 */;
	struct platform_device *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1493 */;
	int cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1493 */;
	const struct of_device_id cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1474 */[];
	const int cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1472 */;
	struct mbox_controller *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1440 */;
	const struct mbox_chan_ops cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1418 */;
	struct dma64 *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1334 */;
	struct dma64 cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1299 */;
	u8 *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1298 */;
	struct dma64_regs *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1297 */;
	struct pdc_regs *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1296 */;
	struct brcm_message *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1198 */;
	bool cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1157 */;
	struct mbox_chan *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1157 */;
	struct scatterlist *cocci_id/* drivers/mailbox/bcm-pdc-mailbox.c 1104 */;
}
