// Seed: 2119320673
module module_0;
  logic id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wor id_10
);
  always @(id_6, negedge -1 == -1) id_1 = id_8;
  module_0 modCall_1 ();
  wire id_12;
endmodule
module module_2 #(
    parameter id_4 = 32'd75
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wor [1  /  1  + "" : id_4] id_9 = -1;
endmodule
