****************************************************
8 Bit Modulus up counter
****************************************************



module 8_mod_counter_47_up_bh (count,clk,rst,data);      // count till 46 and then return to start from 0

input [7:0] data;
input clk,rst;
output reg [7:0] count;

reg [7:0] count_reg; 

always @(posedge clk)

if (!rst | count_reg >= 8’d46)
	count_reg =< 8’d0;

else 
	count_reg <= count_reg + 1;

assign count = count_reg;

endmodule
