###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           16   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =           44   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         6100   # Number of read row buffer hits
num_reads_done                 =         6144   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         6144   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           44   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        28597   # Cyles of rank active rank.0
rank_active_cycles.1           =        32236   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =        71403   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        67764   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         6116   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           25   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            3   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            9   # Read request latency (cycles)
read_latency[40-59]            =           59   # Read request latency (cycles)
read_latency[60-79]            =           96   # Read request latency (cycles)
read_latency[80-99]            =          104   # Read request latency (cycles)
read_latency[100-119]          =          157   # Read request latency (cycles)
read_latency[120-139]          =          195   # Read request latency (cycles)
read_latency[140-159]          =          201   # Read request latency (cycles)
read_latency[160-179]          =          230   # Read request latency (cycles)
read_latency[180-199]          =          284   # Read request latency (cycles)
read_latency[200-]             =         4809   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =  9.63379e+06   # Refresh energy
read_energy                    =  2.90193e+07   # Read energy
act_energy                     =       697805   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.26812e+07   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.20349e+07   # Precharge standby energy rank.1
act_stb_energy.0               =  7.68687e+06   # Active standby energy rank.0
act_stb_energy.1               =  8.66504e+06   # Active standby energy rank.1
average_read_latency           =      368.283   # Average read request latency (cycles)
average_power                  =      804.189   # Average power (mW)
total_energy                   =  8.04189e+07   # Total energy (pJ)
average_interarrival           =      4.36165   # Average request interarrival latency (cycles)
average_bandwidth              =      6.24152   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           16   # Number of REF commands
num_ondemand_pres              =            9   # Number of ondemend PRE commands
num_pre_cmds                   =           53   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         6091   # Number of read row buffer hits
num_reads_done                 =         6145   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         6144   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           53   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        28596   # Cyles of rank active rank.0
rank_active_cycles.1           =        32237   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =        71404   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        67763   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         6117   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           25   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            3   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           40   # Read request latency (cycles)
read_latency[60-79]            =           86   # Read request latency (cycles)
read_latency[80-99]            =           78   # Read request latency (cycles)
read_latency[100-119]          =          145   # Read request latency (cycles)
read_latency[120-139]          =          197   # Read request latency (cycles)
read_latency[140-159]          =          194   # Read request latency (cycles)
read_latency[160-179]          =          209   # Read request latency (cycles)
read_latency[180-199]          =          312   # Read request latency (cycles)
read_latency[200-]             =         4884   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =  9.63379e+06   # Refresh energy
read_energy                    =  2.90193e+07   # Read energy
act_energy                     =       840538   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.26814e+07   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.20347e+07   # Precharge standby energy rank.1
act_stb_energy.0               =   7.6866e+06   # Active standby energy rank.0
act_stb_energy.1               =  8.66531e+06   # Active standby energy rank.1
average_read_latency           =       374.85   # Average read request latency (cycles)
average_power                  =      805.616   # Average power (mW)
total_energy                   =  8.05616e+07   # Total energy (pJ)
average_interarrival           =      4.36143   # Average request interarrival latency (cycles)
average_bandwidth              =      6.24254   # Average bandwidth
