## ğŸ‘‹ Hi there! | Engineering Circuits & Intelligence into Reality ğŸš€

<p>
  <a href="mailto:manimohan517@gmail.com">
    <img height="20" src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"/>
  </a>
  <a href="https://www.linkedin.com/in/tmanimohan/">
    <img height="20" src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/>
  </a>
  <a href="https://github.com/Manimohan05">
    <img height="20" src="https://img.shields.io/badge/GitHub-000000?style=for-the-badge&logo=github&logoColor=white" alt="GitHub"/>
  </a>
</p>

Hi, Iâ€™m **Manimohan Thiriloganathan** â€“ a final-year **Electronics & Telecommunication Engineering** undergraduate at the University of Moratuwa.  

ğŸ“ **Research Interests:**  
- Analog & Digital **Integrated Circuit Design (ICD)**  
- **VLSI** Systems & Design Methodologies  
- **Machine Learning (ML) & AI for Hardware Systems**  

âš¡ I specialize in **PLL/VCO design, FPGA-based computing, and ML-driven system optimization**.  
I am passionate about **collaborative research, open-source IC projects, and academic innovation**.  

---

### ğŸ¯ Current Focus Areas
- ğŸ§  **Analog/Mixed-Signal IC Design:** PLLs, VCOs, OTAs, Linear Power Supplies  
- ğŸ“¶ **VLSI & FPGA:** RTL design, FPGA acceleration (Zynq Ultrascale+, FINN, Vivado, Vitis)  
- ğŸ¤– **AI & ML:** YOLO-based object detection, surrogate modeling, biomedical AI  
- ğŸ”¬ **EDA & Simulation Tools:** Cadence, LTspice, Ngspice, KLayout, Xschem  

---

### ğŸ¤ Collaboration Goals
- Open to **academic research collaborations** in IC design & ML for hardware  
- Seeking opportunities in **Analog/Mixed-Signal IC Design, VLSI, and AI-Hardware integration**  

---

## ğŸ› ï¸ Technical Skills

### ğŸ“ Circuit Design & Simulation
<p>
  <img src="https://img.shields.io/badge/Cadence-000000?style=for-the-badge&logo=Cadence&logoColor=red"/>
  <img src="https://img.shields.io/badge/LTspice-DC322F?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Ngspice-333333?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/KLayout-0055FF?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Altium-000000?style=for-the-badge&logo=altiumdesigner&logoColor=gold"/>
</p>

### âš™ï¸ FPGA & Digital
<p>
  <img src="https://img.shields.io/badge/Vivado-CC0000?style=for-the-badge&logo=xilinx&logoColor=white"/>
  <img src="https://img.shields.io/badge/Vitis-800080?style=for-the-badge&logo=amd&logoColor=white"/>
  <img src="https://img.shields.io/badge/Quartus-0071C5?style=for-the-badge&logo=intel&logoColor=white"/>
</p>

### ğŸ¤– Machine Learning
<p>
  <img src="https://img.shields.io/badge/PyTorch-EE4C2C?style=for-the-badge&logo=pytorch&logoColor=white"/>
  <img src="https://img.shields.io/badge/TensorFlow-FF6F00?style=for-the-badge&logo=tensorflow&logoColor=white"/>
  <img src="https://img.shields.io/badge/Keras-D00000?style=for-the-badge&logo=keras&logoColor=white"/>
  <img src="https://img.shields.io/badge/HuggingFace-FFCC00?style=for-the-badge&logo=huggingface&logoColor=black"/>
</p>

### ğŸ’» Programming
<p>
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white"/>
  <img src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white"/>
  <img src="https://img.shields.io/badge/C-555555?style=for-the-badge&logo=c&logoColor=white"/>
  <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white"/>
  <img src="https://img.shields.io/badge/R-276DC3?style=for-the-badge&logo=r&logoColor=white"/>
  <img src="https://img.shields.io/badge/Julia-9558B2?style=for-the-badge&logo=julia&logoColor=white"/>
</p>

---

## ğŸ”¬ Featured Projects
- **Fractional-N PLL with LC-VCO (SKY130)** â†’ [Repo](https://github.com/Manimohan05/Analog_IC_Design.git)  
- **PLL Clock Multiplier (IHP SG13G2)** â†’ [Repo](https://github.com/SkillSurf/cmos-pll-ihp-sg13g2.git)  
- **FPGA-based License Plate Recognition** â†’ [Repo](https://github.com/avishkaherath/TO_July2025)  
- **YOLOv8 â€“ Densely Packed Product Detection** â†’ [Repo](https://github.com/Manimohan05/Project--Densely-packed-product-detection.git)  
- **ECG Heart Monitor** â†’ [Repo](https://github.com/Manimohan05/ECG-Heart-Monitor-Lab-project.git)  

---

## ğŸ† Achievements
- Deanâ€™s List (Sem 04, 06, 07, 08) ğŸ“  
- Winner â€“ Huawei ICT Competition 2022-23  
- IEEE Xtreme 16.0 & 18.0 Finalist âš¡  
- Varsity Battles Winner â€“ Colombo Stock Exchange (2024)  

---

## ğŸ“Š GitHub Analytics

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Manimohan05&layout=compact&theme=blueberry&hide_border=false" height="180" />
</p>

<p align="center">
  <img src="https://github-profile-trophy.vercel.app/?username=Manimohan05&theme=blueberry&no-frame=false&row=1&column=6" height="150" />
</p>
