# vsim -c -sv_seed 10 -cvgperinstance -voptargs="+acc" -coverage -voptargs="+cover=all" -assertdebug -voptargs="+ASSERTION_ON" "+UVM_VERBOSITY=UVM_LOW" "+UVM_TESTNAME=cxl_base_test" -l ../../../cxl/scratch_area/log/cxl_base_test_10/cxl_base_test_10.log -do "coverage save -onexit ../../../cxl/scratch_area/log/cxl_base_test_10/cxl_base_test_10.ucdb; run -all; exit" work.top 
# Start time: 11:06:18 on Oct 02,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.pcie_intf(fast__2)
# Loading work.pcie_axi_master(fast)
# Loading work.pcie_tlp_demux(fast)
# Loading work.pcie_axi_master_rd(fast)
# Loading work.pcie_axi_master_wr(fast)
# Loading work.pulse_merge(fast)
# Loading work.pcie_intf(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'in_tlp_strb'. The port definition is at: ../../../cxl/project_area/design/rtl/pcie_tlp_demux.v(40).
#    Time: 0 ns  Iteration: 0  Instance: /top/dut/pcie_tlp_demux_inst File: ../../../cxl/project_area/design/rtl/pcie_axi_master.v Line: 156
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'in_tlp_bar_id'. The port definition is at: ../../../cxl/project_area/design/rtl/pcie_tlp_demux.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /top/dut/pcie_tlp_demux_inst File: ../../../cxl/project_area/design/rtl/pcie_axi_master.v Line: 156
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'in_tlp_func_num'. The port definition is at: ../../../cxl/project_area/design/rtl/pcie_tlp_demux.v(44).
#    Time: 0 ns  Iteration: 0  Instance: /top/dut/pcie_tlp_demux_inst File: ../../../cxl/project_area/design/rtl/pcie_axi_master.v Line: 156
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'in_tlp_error'. The port definition is at: ../../../cxl/project_area/design/rtl/pcie_tlp_demux.v(45).
#    Time: 0 ns  Iteration: 0  Instance: /top/dut/pcie_tlp_demux_inst File: ../../../cxl/project_area/design/rtl/pcie_axi_master.v Line: 156
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# coverage save -onexit ../../../cxl/scratch_area/log/cxl_base_test_10/cxl_base_test_10.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test cxl_base_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------
# Name                               Type                    Size  Value
# ----------------------------------------------------------------------
# uvm_test_top                       cxl_base_test           -     @471 
#   env_h                            cxl_env                 -     @478 
#     comp_pcie_agent_h              comp_pcie_agent         -     @601 
#       cov_h                        comp_pcie_agent_cov     -     @762 
#         analysis_imp               uvm_analysis_imp        -     @769 
#         comp_pcie_agent_cov_port   uvm_analysis_imp        -     @780 
#       drv_h                        comp_pcie_agent_drv     -     @630 
#         rsp_port                   uvm_analysis_port       -     @645 
#         seq_item_port              uvm_seq_item_pull_port  -     @637 
#       mon_h                        comp_pcie_agent_mon     -     @623 
#         comp_pcie_agent_mon_port   uvm_analysis_port       -     @793 
#       sqr_h                        comp_pcie_agent_sqr     -     @653 
#         rsp_export                 uvm_analysis_export     -     @660 
#         seq_item_export            uvm_seq_item_pull_imp   -     @754 
#         arbitration_queue          array                   0     -    
#         lock_queue                 array                   0     -    
#         num_last_reqs              integral                32    'd1  
#         num_last_rsps              integral                32    'd1  
#     cxl_pcie_agent_h               cxl_pcie_agent          -     @615 
#       cov_h                        cxl_pcie_agent_cov      -     @950 
#         analysis_imp               uvm_analysis_imp        -     @957 
#         cxl_pcie_agent_cov_port    uvm_analysis_imp        -     @968 
#       drv_h                        cxl_pcie_agent_drv      -     @818 
#         rsp_port                   uvm_analysis_port       -     @833 
#         seq_item_port              uvm_seq_item_pull_port  -     @825 
#       mon_h                        cxl_pcie_agent_mon      -     @811 
#         cxl_pcie_agent_mon_port    uvm_analysis_port       -     @981 
#       sqr_h                        cxl_pcie_agent_sqr      -     @841 
#         rsp_export                 uvm_analysis_export     -     @848 
#         seq_item_export            uvm_seq_item_pull_imp   -     @942 
#         arbitration_queue          array                   0     -    
#         lock_queue                 array                   0     -    
#         num_last_reqs              integral                32    'd1  
#         num_last_rsps              integral                32    'd1  
#     req_pcie_agent_h               req_pcie_agent          -     @594 
#       cov_h                        req_pcie_agent_cov      -     @1138
#         analysis_imp               uvm_analysis_imp        -     @1145
#         req_pcie_agent_cov_port    uvm_analysis_imp        -     @1156
#       drv_h                        req_pcie_agent_drv      -     @1006
#         rsp_port                   uvm_analysis_port       -     @1021
#         seq_item_port              uvm_seq_item_pull_port  -     @1013
#       mon_h                        req_pcie_agent_mon      -     @999 
#         req_pcie_agent_mon_port    uvm_analysis_port       -     @1169
#       sqr_h                        req_pcie_agent_sqr      -     @1029
#         rsp_export                 uvm_analysis_export     -     @1036
#         seq_item_export            uvm_seq_item_pull_imp   -     @1130
#         arbitration_queue          array                   0     -    
#         lock_queue                 array                   0     -    
#         num_last_reqs              integral                32    'd1  
#         num_last_rsps              integral                32    'd1  
#     reset_pcie_agent_h             reset_pcie_agent        -     @608 
#       cov_h                        reset_pcie_agent_cov    -     @1326
#         analysis_imp               uvm_analysis_imp        -     @1333
#         reset_pcie_agent_cov_port  uvm_analysis_imp        -     @1344
#       drv_h                        reset_pcie_agent_drv    -     @1194
#         rsp_port                   uvm_analysis_port       -     @1209
#         seq_item_port              uvm_seq_item_pull_port  -     @1201
#       mon_h                        reset_pcie_agent_mon    -     @1187
#         reset_pcie_agent_mon_port  uvm_analysis_port       -     @1357
#       sqr_h                        reset_pcie_agent_sqr    -     @1217
#         rsp_export                 uvm_analysis_export     -     @1224
#         seq_item_export            uvm_seq_item_pull_imp   -     @1318
#         arbitration_queue          array                   0     -    
#         lock_queue                 array                   0     -    
#         num_last_reqs              integral                32    'd1  
#         num_last_rsps              integral                32    'd1  
#     v_sqr_h                        cxl_virtual_sqr         -     @485 
#       comp_pcie_agent_sqr_h        comp_pcie_agent_sqr     -     @1488
#         rsp_export                 uvm_analysis_export     -     @1495
#         seq_item_export            uvm_seq_item_pull_imp   -     @1589
#         arbitration_queue          array                   0     -    
#         lock_queue                 array                   0     -    
#         num_last_reqs              integral                32    'd1  
#         num_last_rsps              integral                32    'd1  
#       cxl_pcie_agent_sqr_h         cxl_pcie_agent_sqr      -     @1706
#         rsp_export                 uvm_analysis_export     -     @1713
#         seq_item_export            uvm_seq_item_pull_imp   -     @1807
#         arbitration_queue          array                   0     -    
#         lock_queue                 array                   0     -    
#         num_last_reqs              integral                32    'd1  
#         num_last_rsps              integral                32    'd1  
#       req_pcie_agent_sqr_h         req_pcie_agent_sqr      -     @1379
#         rsp_export                 uvm_analysis_export     -     @1386
#         seq_item_export            uvm_seq_item_pull_imp   -     @1480
#         arbitration_queue          array                   0     -    
#         lock_queue                 array                   0     -    
#         num_last_reqs              integral                32    'd1  
#         num_last_rsps              integral                32    'd1  
#       reset_pcie_agent_sqr_h       reset_pcie_agent_sqr    -     @1597
#         rsp_export                 uvm_analysis_export     -     @1604
#         seq_item_export            uvm_seq_item_pull_imp   -     @1698
#         arbitration_queue          array                   0     -    
#         lock_queue                 array                   0     -    
#         num_last_reqs              integral                32    'd1  
#         num_last_rsps              integral                32    'd1  
#       rsp_export                   uvm_analysis_export     -     @492 
#       seq_item_export              uvm_seq_item_pull_imp   -     @586 
#       arbitration_queue            array                   0     -    
#       lock_queue                   array                   0     -    
#       num_last_reqs                integral                32    'd1  
#       num_last_rsps                integral                32    'd1  
# ----------------------------------------------------------------------
# 
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 72 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   comp_pcie_agent
#   comp_pcie_agent_cov
#   comp_pcie_agent_drv
#   comp_pcie_agent_mon
#   comp_pcie_agent_sqr
#   comp_tx
#   cxl_base_seq
#   cxl_base_test
#   cxl_env
#   cxl_pcie_agent
#   cxl_pcie_agent_cov
#   cxl_pcie_agent_drv
#   cxl_pcie_agent_mon
#   cxl_pcie_agent_sqr
#   cxl_tx
#   cxl_virtual_sqr
#   output_pcie_agent
#   output_pcie_agent_mon
#   output_tx
#   questa_uvm_recorder
#   req_pcie_agent
#   req_pcie_agent_cov
#   req_pcie_agent_drv
#   req_pcie_agent_mon
#   req_pcie_agent_sqr
#   req_tx
#   reset_pcie_agent
#   reset_pcie_agent_cov
#   reset_pcie_agent_drv
#   reset_pcie_agent_mon
#   reset_pcie_agent_sqr
#   reset_tx
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO ../../../cxl/project_area/verif/agents/reset_pcie_agent/reset_pcie_agent_mon.sv(40) @ 0: uvm_test_top.env_h.reset_pcie_agent_h.mon_h [reset_pcie_agent_mon] Monitor Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/reset_pcie_agent/reset_pcie_agent_cov.sv(50) @ 0: uvm_test_top.env_h.reset_pcie_agent_h.cov_h [reset_pcie_agent_COV] From Coverage Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/req_pcie_agent/req_pcie_agent_mon.sv(40) @ 0: uvm_test_top.env_h.req_pcie_agent_h.mon_h [req_pcie_agent_mon] Monitor Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/req_pcie_agent/req_pcie_agent_cov.sv(50) @ 0: uvm_test_top.env_h.req_pcie_agent_h.cov_h [req_pcie_agent_COV] From Coverage Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/cxl_pcie_agent/cxl_pcie_agent_mon.sv(40) @ 0: uvm_test_top.env_h.cxl_pcie_agent_h.mon_h [cxl_pcie_agent_mon] Monitor Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/cxl_pcie_agent/cxl_pcie_agent_cov.sv(50) @ 0: uvm_test_top.env_h.cxl_pcie_agent_h.cov_h [cxl_pcie_agent_COV] From Coverage Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/comp_pcie_agent/comp_pcie_agent_mon.sv(40) @ 0: uvm_test_top.env_h.comp_pcie_agent_h.mon_h [comp_pcie_agent_mon] Monitor Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/comp_pcie_agent/comp_pcie_agent_cov.sv(50) @ 0: uvm_test_top.env_h.comp_pcie_agent_h.cov_h [comp_pcie_agent_COV] From Coverage Run Phase
# **************************************************
# ****************** TEST Summary ******************
# **************************************************
# **************************************************
# ****************** TEST  PASSED ******************
# **************************************************
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   10
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [UVMTOP]     1
# [comp_pcie_agent_COV]     1
# [comp_pcie_agent_mon]     1
# [cxl_pcie_agent_COV]     1
# [cxl_pcie_agent_mon]     1
# [req_pcie_agent_COV]     1
# [req_pcie_agent_mon]     1
# [reset_pcie_agent_COV]     1
# [reset_pcie_agent_mon]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 216  Instance: /top
# Saving coverage database on exit...
# End time: 11:06:36 on Oct 02,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 4
