Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -d +UVM=+UVM -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4100] "C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/top_tb.sv" Line 3. Module top_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort.v" Line 9. Module bubble_sort has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_8_2.v" Line 9. Module bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_8_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort_flow_control_loop_pipe_sequential_init.v" Line 11. Module bubble_sort_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/top_tb.sv" Line 3. Module top_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort.v" Line 9. Module bubble_sort has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_8_2.v" Line 9. Module bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_8_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort_flow_control_loop_pipe_sequential_init.v" Line 11. Module bubble_sort_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/FPGA_projects/Research/bubble_sort/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/FPGA_projects/Research/bubble_sort/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.sort_if_default
Compiling module xil_defaultlib.bubble_sort_flow_control_loop_pi...
Compiling module xil_defaultlib.bubble_sort_bubble_sort_Pipeline...
Compiling module xil_defaultlib.bubble_sort
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
