// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_pp0_stage0 = 40'd16;
parameter    ap_ST_fsm_state7 = 40'd32;
parameter    ap_ST_fsm_state8 = 40'd64;
parameter    ap_ST_fsm_state9 = 40'd128;
parameter    ap_ST_fsm_state10 = 40'd256;
parameter    ap_ST_fsm_state11 = 40'd512;
parameter    ap_ST_fsm_state12 = 40'd1024;
parameter    ap_ST_fsm_state13 = 40'd2048;
parameter    ap_ST_fsm_state14 = 40'd4096;
parameter    ap_ST_fsm_state15 = 40'd8192;
parameter    ap_ST_fsm_state16 = 40'd16384;
parameter    ap_ST_fsm_state17 = 40'd32768;
parameter    ap_ST_fsm_state18 = 40'd65536;
parameter    ap_ST_fsm_state19 = 40'd131072;
parameter    ap_ST_fsm_state20 = 40'd262144;
parameter    ap_ST_fsm_state21 = 40'd524288;
parameter    ap_ST_fsm_state22 = 40'd1048576;
parameter    ap_ST_fsm_state23 = 40'd2097152;
parameter    ap_ST_fsm_state24 = 40'd4194304;
parameter    ap_ST_fsm_state25 = 40'd8388608;
parameter    ap_ST_fsm_state26 = 40'd16777216;
parameter    ap_ST_fsm_state27 = 40'd33554432;
parameter    ap_ST_fsm_state28 = 40'd67108864;
parameter    ap_ST_fsm_state29 = 40'd134217728;
parameter    ap_ST_fsm_state30 = 40'd268435456;
parameter    ap_ST_fsm_state31 = 40'd536870912;
parameter    ap_ST_fsm_state32 = 40'd1073741824;
parameter    ap_ST_fsm_state33 = 40'd2147483648;
parameter    ap_ST_fsm_state34 = 40'd4294967296;
parameter    ap_ST_fsm_state35 = 40'd8589934592;
parameter    ap_ST_fsm_state36 = 40'd17179869184;
parameter    ap_ST_fsm_state37 = 40'd34359738368;
parameter    ap_ST_fsm_state38 = 40'd68719476736;
parameter    ap_ST_fsm_state39 = 40'd137438953472;
parameter    ap_ST_fsm_state40 = 40'd274877906944;
parameter    ap_ST_fsm_state41 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [9:0] layer_in_V_address0;
reg    layer_in_V_ce0;
reg    layer_in_V_we0;
wire   [15:0] layer_in_V_q0;
reg   [31:0] sX_3;
reg   [31:0] sY_3;
reg   [31:0] pY_3;
reg   [31:0] pX_3;
wire   [9:0] w12_V_address0;
reg    w12_V_ce0;
wire   [382:0] w12_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln316_fu_2071_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state40;
reg   [15:0] acc_V_63_0_reg_1157;
reg   [15:0] acc_V_62_0_reg_1170;
reg   [15:0] acc_V_61_0_reg_1183;
reg   [15:0] acc_V_60_0_reg_1196;
reg   [15:0] acc_V_59_0_reg_1209;
reg   [15:0] acc_V_58_0_reg_1222;
reg   [15:0] acc_V_57_0_reg_1235;
reg   [15:0] acc_V_56_0_reg_1248;
reg   [15:0] acc_V_55_0_reg_1261;
reg   [15:0] acc_V_54_0_reg_1274;
reg   [15:0] acc_V_53_0_reg_1287;
reg   [15:0] acc_V_52_0_reg_1300;
reg   [15:0] acc_V_51_0_reg_1313;
reg   [15:0] acc_V_50_0_reg_1326;
reg   [15:0] acc_V_49_0_reg_1339;
reg   [15:0] acc_V_48_0_reg_1352;
reg   [15:0] acc_V_47_0_reg_1365;
reg   [15:0] acc_V_46_0_reg_1378;
reg   [15:0] acc_V_45_0_reg_1391;
reg   [15:0] acc_V_44_0_reg_1404;
reg   [15:0] acc_V_43_0_reg_1417;
reg   [15:0] acc_V_42_0_reg_1430;
reg   [15:0] acc_V_41_0_reg_1443;
reg   [15:0] acc_V_40_0_reg_1456;
reg   [15:0] acc_V_39_0_reg_1469;
reg   [15:0] acc_V_38_0_reg_1482;
reg   [15:0] acc_V_37_0_reg_1495;
reg   [15:0] acc_V_36_0_reg_1508;
reg   [15:0] acc_V_35_0_reg_1521;
reg   [15:0] acc_V_34_0_reg_1534;
reg   [15:0] acc_V_33_0_reg_1547;
reg   [15:0] acc_V_32_0_reg_1560;
reg   [15:0] acc_V_31_0_reg_1573;
reg   [15:0] acc_V_30_0_reg_1586;
reg   [15:0] acc_V_29_0_reg_1599;
reg   [15:0] acc_V_28_0_reg_1612;
reg   [15:0] acc_V_27_0_reg_1625;
reg   [15:0] acc_V_26_0_reg_1638;
reg   [15:0] acc_V_25_0_reg_1651;
reg   [15:0] acc_V_24_0_reg_1664;
reg   [15:0] acc_V_23_0_reg_1677;
reg   [15:0] acc_V_22_0_reg_1690;
reg   [15:0] acc_V_21_0_reg_1703;
reg   [15:0] acc_V_20_0_reg_1716;
reg   [15:0] acc_V_19_0_reg_1729;
reg   [15:0] acc_V_18_0_reg_1742;
reg   [15:0] acc_V_17_0_reg_1755;
reg   [15:0] acc_V_16_0_reg_1768;
reg   [15:0] acc_V_15_0_reg_1781;
reg   [15:0] acc_V_14_0_reg_1794;
reg   [15:0] acc_V_13_0_reg_1807;
reg   [15:0] acc_V_12_0_reg_1820;
reg   [15:0] acc_V_11_0_reg_1833;
reg   [15:0] acc_V_10_0_reg_1846;
reg   [15:0] acc_V_9_0_reg_1859;
reg   [15:0] acc_V_8_0_reg_1872;
reg   [15:0] acc_V_7_0_reg_1885;
reg   [15:0] acc_V_6_0_reg_1898;
reg   [15:0] acc_V_5_0_reg_1911;
reg   [15:0] acc_V_4_0_reg_1924;
reg   [15:0] acc_V_3_0_reg_1937;
reg   [15:0] acc_V_2_0_reg_1950;
reg   [15:0] acc_V_1_0_reg_1963;
reg   [15:0] acc_V_0_0_reg_1976;
reg   [9:0] in_index_reg_1989;
reg    ap_block_state1;
wire   [7:0] i_fu_2065_p2;
reg   [7:0] i_reg_4912;
wire    ap_CS_fsm_state2;
wire   [6:0] i1_fu_2077_p2;
reg    ap_block_state3;
reg   [31:0] sX_3_load_reg_4925;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done;
wire   [0:0] icmp_ln327_fu_2092_p2;
reg   [0:0] icmp_ln327_reg_4930;
reg   [31:0] sY_3_load_reg_4935;
wire   [0:0] icmp_ln327_10_fu_2102_p2;
reg   [0:0] icmp_ln327_10_reg_4940;
reg   [31:0] pY_3_load_reg_4945;
reg   [31:0] pX_3_load_reg_4951;
wire   [0:0] and_ln327_8_fu_2160_p2;
reg   [0:0] and_ln327_8_reg_4957;
wire   [0:0] icmp_ln324_fu_2166_p2;
reg   [0:0] icmp_ln324_reg_4961;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] ir_fu_2172_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [15:0] acc_0_V_fu_3661_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] acc_1_V_fu_3667_p2;
wire   [15:0] acc_2_V_fu_3673_p2;
wire   [15:0] acc_3_V_fu_3679_p2;
wire   [15:0] acc_4_V_fu_3685_p2;
wire   [15:0] acc_5_V_fu_3691_p2;
wire   [15:0] acc_6_V_fu_3697_p2;
wire   [15:0] acc_7_V_fu_3703_p2;
wire   [15:0] acc_8_V_fu_3709_p2;
wire   [15:0] acc_9_V_fu_3715_p2;
wire   [15:0] acc_10_V_fu_3721_p2;
wire   [15:0] acc_11_V_fu_3727_p2;
wire   [15:0] acc_12_V_fu_3733_p2;
wire   [15:0] acc_13_V_fu_3739_p2;
wire   [15:0] acc_14_V_fu_3745_p2;
wire   [15:0] acc_15_V_fu_3751_p2;
wire   [15:0] acc_16_V_fu_3757_p2;
wire   [15:0] acc_17_V_fu_3763_p2;
wire   [15:0] acc_18_V_fu_3769_p2;
wire   [15:0] acc_19_V_fu_3775_p2;
wire   [15:0] acc_20_V_fu_3781_p2;
wire   [15:0] acc_21_V_fu_3787_p2;
wire   [15:0] acc_22_V_fu_3793_p2;
wire   [15:0] acc_23_V_fu_3799_p2;
wire   [15:0] acc_24_V_fu_3805_p2;
wire   [15:0] acc_25_V_fu_3811_p2;
wire   [15:0] acc_26_V_fu_3817_p2;
wire   [15:0] acc_27_V_fu_3823_p2;
wire   [15:0] acc_28_V_fu_3829_p2;
wire   [15:0] acc_29_V_fu_3835_p2;
wire   [15:0] acc_30_V_fu_3841_p2;
wire   [15:0] acc_31_V_fu_3847_p2;
wire   [15:0] acc_32_V_fu_3853_p2;
wire   [15:0] acc_33_V_fu_3859_p2;
wire   [15:0] acc_34_V_fu_3865_p2;
wire   [15:0] acc_35_V_fu_3871_p2;
wire   [15:0] acc_36_V_fu_3877_p2;
wire   [15:0] acc_37_V_fu_3883_p2;
wire   [15:0] acc_38_V_fu_3889_p2;
wire   [15:0] acc_39_V_fu_3895_p2;
wire   [15:0] acc_40_V_fu_3901_p2;
wire   [15:0] acc_41_V_fu_3907_p2;
wire   [15:0] acc_42_V_fu_3913_p2;
wire   [15:0] acc_43_V_fu_3919_p2;
wire   [15:0] acc_44_V_fu_3925_p2;
wire   [15:0] acc_45_V_fu_3931_p2;
wire   [15:0] acc_46_V_fu_3937_p2;
wire   [15:0] acc_47_V_fu_3943_p2;
wire   [15:0] acc_48_V_fu_3949_p2;
wire   [15:0] acc_49_V_fu_3955_p2;
wire   [15:0] acc_50_V_fu_3961_p2;
wire   [15:0] acc_51_V_fu_3967_p2;
wire   [15:0] acc_52_V_fu_3973_p2;
wire   [15:0] acc_53_V_fu_3979_p2;
wire   [15:0] acc_54_V_fu_3985_p2;
wire   [15:0] acc_55_V_fu_3991_p2;
wire   [15:0] acc_56_V_fu_3997_p2;
wire   [15:0] acc_57_V_fu_4003_p2;
wire   [15:0] acc_58_V_fu_4009_p2;
wire   [15:0] acc_59_V_fu_4015_p2;
wire   [15:0] acc_60_V_fu_4021_p2;
wire   [15:0] acc_61_V_fu_4027_p2;
wire   [15:0] acc_62_V_fu_4033_p2;
wire   [15:0] acc_63_V_fu_4039_p2;
wire   [6:0] i_ic_fu_4051_p2;
reg   [6:0] i_ic_reg_5303;
wire    ap_CS_fsm_state39;
wire   [0:0] icmp_ln339_fu_4045_p2;
wire   [0:0] icmp_ln347_fu_4062_p2;
reg   [0:0] icmp_ln347_reg_5313;
wire   [31:0] select_ln357_fu_4129_p3;
wire   [0:0] icmp_ln351_fu_4108_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg   [5:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_idle;
wire   [5:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_data_V_ce0;
wire   [9:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_d0;
reg   [7:0] i_0_i_reg_1135;
wire    ap_CS_fsm_state41;
reg   [6:0] i1_0_i_reg_1146;
wire   [0:0] icmp_ln313_fu_2059_p2;
wire    ap_block_pp0_stage0;
reg   [6:0] i_ic_0_i_reg_2000;
wire    ap_CS_fsm_state38;
reg   [31:0] storemerge_i_reg_2011;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln318_fu_2083_p1;
wire   [63:0] zext_ln332_fu_2178_p1;
wire   [63:0] zext_ln341_fu_4057_p1;
wire   [31:0] select_ln362_fu_4083_p3;
wire   [31:0] add_ln355_fu_4113_p2;
wire   [31:0] add_ln360_fu_4067_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire   [30:0] tmp_9_fu_2112_p4;
wire   [30:0] tmp_10_fu_2132_p4;
wire   [0:0] icmp_ln327_11_fu_2122_p2;
wire   [0:0] icmp_ln327_12_fu_2142_p2;
wire   [0:0] and_ln327_7_fu_2154_p2;
wire   [0:0] and_ln327_fu_2148_p2;
wire  signed [5:0] trunc_ln332_fu_2184_p1;
wire  signed [20:0] mul_ln1118_fu_4148_p2;
wire  signed [5:0] tmp_142_fu_2205_p4;
wire  signed [20:0] mul_ln1118_130_fu_4155_p2;
wire  signed [5:0] tmp_143_fu_2228_p4;
wire  signed [20:0] mul_ln1118_131_fu_4162_p2;
wire  signed [5:0] tmp_144_fu_2251_p4;
wire  signed [20:0] mul_ln1118_132_fu_4169_p2;
wire  signed [5:0] tmp_145_fu_2274_p4;
wire  signed [20:0] mul_ln1118_133_fu_4176_p2;
wire  signed [5:0] tmp_146_fu_2297_p4;
wire  signed [20:0] mul_ln1118_134_fu_4183_p2;
wire  signed [5:0] tmp_147_fu_2320_p4;
wire  signed [20:0] mul_ln1118_135_fu_4190_p2;
wire  signed [5:0] tmp_148_fu_2343_p4;
wire  signed [20:0] mul_ln1118_136_fu_4197_p2;
wire  signed [5:0] tmp_149_fu_2366_p4;
wire  signed [20:0] mul_ln1118_137_fu_4204_p2;
wire  signed [5:0] tmp_150_fu_2389_p4;
wire  signed [20:0] mul_ln1118_138_fu_4211_p2;
wire  signed [5:0] tmp_151_fu_2412_p4;
wire  signed [20:0] mul_ln1118_139_fu_4218_p2;
wire  signed [5:0] tmp_152_fu_2435_p4;
wire  signed [20:0] mul_ln1118_140_fu_4225_p2;
wire  signed [5:0] tmp_153_fu_2458_p4;
wire  signed [20:0] mul_ln1118_141_fu_4232_p2;
wire  signed [5:0] tmp_154_fu_2481_p4;
wire  signed [20:0] mul_ln1118_142_fu_4239_p2;
wire  signed [5:0] tmp_155_fu_2504_p4;
wire  signed [20:0] mul_ln1118_143_fu_4246_p2;
wire  signed [5:0] tmp_156_fu_2527_p4;
wire  signed [20:0] mul_ln1118_144_fu_4253_p2;
wire  signed [5:0] tmp_157_fu_2550_p4;
wire  signed [20:0] mul_ln1118_145_fu_4260_p2;
wire  signed [5:0] tmp_158_fu_2573_p4;
wire  signed [20:0] mul_ln1118_146_fu_4267_p2;
wire  signed [5:0] tmp_159_fu_2596_p4;
wire  signed [20:0] mul_ln1118_147_fu_4274_p2;
wire  signed [5:0] tmp_160_fu_2619_p4;
wire  signed [20:0] mul_ln1118_148_fu_4281_p2;
wire  signed [5:0] tmp_161_fu_2642_p4;
wire  signed [20:0] mul_ln1118_149_fu_4288_p2;
wire  signed [5:0] tmp_162_fu_2665_p4;
wire  signed [20:0] mul_ln1118_150_fu_4295_p2;
wire  signed [5:0] tmp_163_fu_2688_p4;
wire  signed [20:0] mul_ln1118_151_fu_4302_p2;
wire  signed [5:0] tmp_164_fu_2711_p4;
wire  signed [20:0] mul_ln1118_152_fu_4309_p2;
wire  signed [5:0] tmp_165_fu_2734_p4;
wire  signed [20:0] mul_ln1118_153_fu_4316_p2;
wire  signed [5:0] tmp_166_fu_2757_p4;
wire  signed [20:0] mul_ln1118_154_fu_4323_p2;
wire  signed [5:0] tmp_167_fu_2780_p4;
wire  signed [20:0] mul_ln1118_155_fu_4330_p2;
wire  signed [5:0] tmp_168_fu_2803_p4;
wire  signed [20:0] mul_ln1118_156_fu_4337_p2;
wire  signed [5:0] tmp_169_fu_2826_p4;
wire  signed [20:0] mul_ln1118_157_fu_4344_p2;
wire  signed [5:0] tmp_170_fu_2849_p4;
wire  signed [20:0] mul_ln1118_158_fu_4351_p2;
wire  signed [5:0] tmp_171_fu_2872_p4;
wire  signed [20:0] mul_ln1118_159_fu_4358_p2;
wire  signed [5:0] tmp_172_fu_2895_p4;
wire  signed [20:0] mul_ln1118_160_fu_4365_p2;
wire  signed [5:0] tmp_173_fu_2918_p4;
wire  signed [20:0] mul_ln1118_161_fu_4372_p2;
wire  signed [5:0] tmp_174_fu_2941_p4;
wire  signed [20:0] mul_ln1118_162_fu_4379_p2;
wire  signed [5:0] tmp_175_fu_2964_p4;
wire  signed [20:0] mul_ln1118_163_fu_4386_p2;
wire  signed [5:0] tmp_176_fu_2987_p4;
wire  signed [20:0] mul_ln1118_164_fu_4393_p2;
wire  signed [5:0] tmp_177_fu_3010_p4;
wire  signed [20:0] mul_ln1118_165_fu_4400_p2;
wire  signed [5:0] tmp_178_fu_3033_p4;
wire  signed [20:0] mul_ln1118_166_fu_4407_p2;
wire  signed [5:0] tmp_179_fu_3056_p4;
wire  signed [20:0] mul_ln1118_167_fu_4414_p2;
wire  signed [5:0] tmp_180_fu_3079_p4;
wire  signed [20:0] mul_ln1118_168_fu_4421_p2;
wire  signed [5:0] tmp_181_fu_3102_p4;
wire  signed [20:0] mul_ln1118_169_fu_4428_p2;
wire  signed [5:0] tmp_182_fu_3125_p4;
wire  signed [20:0] mul_ln1118_170_fu_4435_p2;
wire  signed [5:0] tmp_183_fu_3148_p4;
wire  signed [20:0] mul_ln1118_171_fu_4442_p2;
wire  signed [5:0] tmp_184_fu_3171_p4;
wire  signed [20:0] mul_ln1118_172_fu_4449_p2;
wire  signed [5:0] tmp_185_fu_3194_p4;
wire  signed [20:0] mul_ln1118_173_fu_4456_p2;
wire  signed [5:0] tmp_186_fu_3217_p4;
wire  signed [20:0] mul_ln1118_174_fu_4463_p2;
wire  signed [5:0] tmp_187_fu_3240_p4;
wire  signed [20:0] mul_ln1118_175_fu_4470_p2;
wire  signed [5:0] tmp_188_fu_3263_p4;
wire  signed [20:0] mul_ln1118_176_fu_4477_p2;
wire  signed [5:0] tmp_189_fu_3286_p4;
wire  signed [20:0] mul_ln1118_177_fu_4484_p2;
wire  signed [5:0] tmp_190_fu_3309_p4;
wire  signed [20:0] mul_ln1118_178_fu_4491_p2;
wire  signed [5:0] tmp_191_fu_3332_p4;
wire  signed [20:0] mul_ln1118_179_fu_4498_p2;
wire  signed [5:0] tmp_192_fu_3355_p4;
wire  signed [20:0] mul_ln1118_180_fu_4505_p2;
wire  signed [5:0] tmp_193_fu_3378_p4;
wire  signed [20:0] mul_ln1118_181_fu_4512_p2;
wire  signed [5:0] tmp_194_fu_3401_p4;
wire  signed [20:0] mul_ln1118_182_fu_4519_p2;
wire  signed [5:0] tmp_195_fu_3424_p4;
wire  signed [20:0] mul_ln1118_183_fu_4526_p2;
wire  signed [5:0] tmp_196_fu_3447_p4;
wire  signed [20:0] mul_ln1118_184_fu_4533_p2;
wire  signed [5:0] tmp_197_fu_3470_p4;
wire  signed [20:0] mul_ln1118_185_fu_4540_p2;
wire  signed [5:0] tmp_198_fu_3493_p4;
wire  signed [20:0] mul_ln1118_186_fu_4547_p2;
wire  signed [5:0] tmp_199_fu_3516_p4;
wire  signed [20:0] mul_ln1118_187_fu_4554_p2;
wire  signed [5:0] tmp_200_fu_3539_p4;
wire  signed [20:0] mul_ln1118_188_fu_4561_p2;
wire  signed [5:0] tmp_201_fu_3562_p4;
wire  signed [20:0] mul_ln1118_189_fu_4568_p2;
wire  signed [5:0] tmp_202_fu_3585_p4;
wire  signed [20:0] mul_ln1118_190_fu_4575_p2;
wire  signed [5:0] tmp_203_fu_3608_p4;
wire  signed [20:0] mul_ln1118_191_fu_4582_p2;
wire   [4:0] tmp_5_fu_3631_p4;
wire  signed [4:0] mul_ln1118_192_fu_3645_p0;
wire  signed [15:0] mul_ln1118_192_fu_3645_p1;
wire  signed [20:0] sext_ln1116_cast_fu_2188_p1;
wire   [20:0] mul_ln1118_192_fu_3645_p2;
wire   [15:0] trunc_ln_fu_2196_p4;
wire   [15:0] trunc_ln708_1_fu_2219_p4;
wire   [15:0] trunc_ln708_2_fu_2242_p4;
wire   [15:0] trunc_ln708_3_fu_2265_p4;
wire   [15:0] trunc_ln708_4_fu_2288_p4;
wire   [15:0] trunc_ln708_5_fu_2311_p4;
wire   [15:0] trunc_ln708_6_fu_2334_p4;
wire   [15:0] trunc_ln708_7_fu_2357_p4;
wire   [15:0] trunc_ln708_8_fu_2380_p4;
wire   [15:0] trunc_ln708_9_fu_2403_p4;
wire   [15:0] trunc_ln708_10_fu_2426_p4;
wire   [15:0] trunc_ln708_11_fu_2449_p4;
wire   [15:0] trunc_ln708_12_fu_2472_p4;
wire   [15:0] trunc_ln708_13_fu_2495_p4;
wire   [15:0] trunc_ln708_14_fu_2518_p4;
wire   [15:0] trunc_ln708_15_fu_2541_p4;
wire   [15:0] trunc_ln708_16_fu_2564_p4;
wire   [15:0] trunc_ln708_17_fu_2587_p4;
wire   [15:0] trunc_ln708_18_fu_2610_p4;
wire   [15:0] trunc_ln708_19_fu_2633_p4;
wire   [15:0] trunc_ln708_20_fu_2656_p4;
wire   [15:0] trunc_ln708_21_fu_2679_p4;
wire   [15:0] trunc_ln708_22_fu_2702_p4;
wire   [15:0] trunc_ln708_23_fu_2725_p4;
wire   [15:0] trunc_ln708_24_fu_2748_p4;
wire   [15:0] trunc_ln708_25_fu_2771_p4;
wire   [15:0] trunc_ln708_26_fu_2794_p4;
wire   [15:0] trunc_ln708_27_fu_2817_p4;
wire   [15:0] trunc_ln708_28_fu_2840_p4;
wire   [15:0] trunc_ln708_29_fu_2863_p4;
wire   [15:0] trunc_ln708_30_fu_2886_p4;
wire   [15:0] trunc_ln708_31_fu_2909_p4;
wire   [15:0] trunc_ln708_32_fu_2932_p4;
wire   [15:0] trunc_ln708_33_fu_2955_p4;
wire   [15:0] trunc_ln708_34_fu_2978_p4;
wire   [15:0] trunc_ln708_35_fu_3001_p4;
wire   [15:0] trunc_ln708_36_fu_3024_p4;
wire   [15:0] trunc_ln708_37_fu_3047_p4;
wire   [15:0] trunc_ln708_38_fu_3070_p4;
wire   [15:0] trunc_ln708_39_fu_3093_p4;
wire   [15:0] trunc_ln708_40_fu_3116_p4;
wire   [15:0] trunc_ln708_41_fu_3139_p4;
wire   [15:0] trunc_ln708_42_fu_3162_p4;
wire   [15:0] trunc_ln708_43_fu_3185_p4;
wire   [15:0] trunc_ln708_44_fu_3208_p4;
wire   [15:0] trunc_ln708_45_fu_3231_p4;
wire   [15:0] trunc_ln708_46_fu_3254_p4;
wire   [15:0] trunc_ln708_47_fu_3277_p4;
wire   [15:0] trunc_ln708_48_fu_3300_p4;
wire   [15:0] trunc_ln708_49_fu_3323_p4;
wire   [15:0] trunc_ln708_50_fu_3346_p4;
wire   [15:0] trunc_ln708_51_fu_3369_p4;
wire   [15:0] trunc_ln708_52_fu_3392_p4;
wire   [15:0] trunc_ln708_53_fu_3415_p4;
wire   [15:0] trunc_ln708_54_fu_3438_p4;
wire   [15:0] trunc_ln708_55_fu_3461_p4;
wire   [15:0] trunc_ln708_56_fu_3484_p4;
wire   [15:0] trunc_ln708_57_fu_3507_p4;
wire   [15:0] trunc_ln708_58_fu_3530_p4;
wire   [15:0] trunc_ln708_59_fu_3553_p4;
wire   [15:0] trunc_ln708_60_fu_3576_p4;
wire   [15:0] trunc_ln708_61_fu_3599_p4;
wire   [15:0] trunc_ln708_62_fu_3622_p4;
wire   [15:0] trunc_ln708_s_fu_3651_p4;
wire   [31:0] add_ln362_fu_4078_p2;
wire   [31:0] add_ln357_fu_4124_p2;
wire  signed [15:0] mul_ln1118_fu_4148_p1;
wire  signed [15:0] mul_ln1118_130_fu_4155_p1;
wire  signed [15:0] mul_ln1118_131_fu_4162_p1;
wire  signed [15:0] mul_ln1118_132_fu_4169_p1;
wire  signed [15:0] mul_ln1118_133_fu_4176_p1;
wire  signed [15:0] mul_ln1118_134_fu_4183_p1;
wire  signed [15:0] mul_ln1118_135_fu_4190_p1;
wire  signed [15:0] mul_ln1118_136_fu_4197_p1;
wire  signed [15:0] mul_ln1118_137_fu_4204_p1;
wire  signed [15:0] mul_ln1118_138_fu_4211_p1;
wire  signed [15:0] mul_ln1118_139_fu_4218_p1;
wire  signed [15:0] mul_ln1118_140_fu_4225_p1;
wire  signed [15:0] mul_ln1118_141_fu_4232_p1;
wire  signed [15:0] mul_ln1118_142_fu_4239_p1;
wire  signed [15:0] mul_ln1118_143_fu_4246_p1;
wire  signed [15:0] mul_ln1118_144_fu_4253_p1;
wire  signed [15:0] mul_ln1118_145_fu_4260_p1;
wire  signed [15:0] mul_ln1118_146_fu_4267_p1;
wire  signed [15:0] mul_ln1118_147_fu_4274_p1;
wire  signed [15:0] mul_ln1118_148_fu_4281_p1;
wire  signed [15:0] mul_ln1118_149_fu_4288_p1;
wire  signed [15:0] mul_ln1118_150_fu_4295_p1;
wire  signed [15:0] mul_ln1118_151_fu_4302_p1;
wire  signed [15:0] mul_ln1118_152_fu_4309_p1;
wire  signed [15:0] mul_ln1118_153_fu_4316_p1;
wire  signed [15:0] mul_ln1118_154_fu_4323_p1;
wire  signed [15:0] mul_ln1118_155_fu_4330_p1;
wire  signed [15:0] mul_ln1118_156_fu_4337_p1;
wire  signed [15:0] mul_ln1118_157_fu_4344_p1;
wire  signed [15:0] mul_ln1118_158_fu_4351_p1;
wire  signed [15:0] mul_ln1118_159_fu_4358_p1;
wire  signed [15:0] mul_ln1118_160_fu_4365_p1;
wire  signed [15:0] mul_ln1118_161_fu_4372_p1;
wire  signed [15:0] mul_ln1118_162_fu_4379_p1;
wire  signed [15:0] mul_ln1118_163_fu_4386_p1;
wire  signed [15:0] mul_ln1118_164_fu_4393_p1;
wire  signed [15:0] mul_ln1118_165_fu_4400_p1;
wire  signed [15:0] mul_ln1118_166_fu_4407_p1;
wire  signed [15:0] mul_ln1118_167_fu_4414_p1;
wire  signed [15:0] mul_ln1118_168_fu_4421_p1;
wire  signed [15:0] mul_ln1118_169_fu_4428_p1;
wire  signed [15:0] mul_ln1118_170_fu_4435_p1;
wire  signed [15:0] mul_ln1118_171_fu_4442_p1;
wire  signed [15:0] mul_ln1118_172_fu_4449_p1;
wire  signed [15:0] mul_ln1118_173_fu_4456_p1;
wire  signed [15:0] mul_ln1118_174_fu_4463_p1;
wire  signed [15:0] mul_ln1118_175_fu_4470_p1;
wire  signed [15:0] mul_ln1118_176_fu_4477_p1;
wire  signed [15:0] mul_ln1118_177_fu_4484_p1;
wire  signed [15:0] mul_ln1118_178_fu_4491_p1;
wire  signed [15:0] mul_ln1118_179_fu_4498_p1;
wire  signed [15:0] mul_ln1118_180_fu_4505_p1;
wire  signed [15:0] mul_ln1118_181_fu_4512_p1;
wire  signed [15:0] mul_ln1118_182_fu_4519_p1;
wire  signed [15:0] mul_ln1118_183_fu_4526_p1;
wire  signed [15:0] mul_ln1118_184_fu_4533_p1;
wire  signed [15:0] mul_ln1118_185_fu_4540_p1;
wire  signed [15:0] mul_ln1118_186_fu_4547_p1;
wire  signed [15:0] mul_ln1118_187_fu_4554_p1;
wire  signed [15:0] mul_ln1118_188_fu_4561_p1;
wire  signed [15:0] mul_ln1118_189_fu_4568_p1;
wire  signed [15:0] mul_ln1118_190_fu_4575_p1;
wire  signed [15:0] mul_ln1118_191_fu_4582_p1;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1047;
reg    ap_condition_1049;
reg    ap_condition_613;
reg    ap_condition_771;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 40'd1;
#0 sX_3 = 32'd0;
#0 sY_3 = 32'd0;
#0 pY_3 = 32'd0;
#0 pX_3 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_start_reg = 1'b0;
end

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layb1s #(
    .DataWidth( 16 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
layer_in_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_address0),
    .ce0(layer_in_V_ce0),
    .we0(layer_in_V_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_d0),
    .q0(layer_in_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_w12_V #(
    .DataWidth( 383 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
w12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w12_V_address0),
    .ce0(w12_V_ce0),
    .q0(w12_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpb2s #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layebKp #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_d0),
    .output_V_q0(layer_in_V_q0)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U170(
    .din0(trunc_ln332_fu_2184_p1),
    .din1(mul_ln1118_fu_4148_p1),
    .dout(mul_ln1118_fu_4148_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U171(
    .din0(tmp_142_fu_2205_p4),
    .din1(mul_ln1118_130_fu_4155_p1),
    .dout(mul_ln1118_130_fu_4155_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U172(
    .din0(tmp_143_fu_2228_p4),
    .din1(mul_ln1118_131_fu_4162_p1),
    .dout(mul_ln1118_131_fu_4162_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U173(
    .din0(tmp_144_fu_2251_p4),
    .din1(mul_ln1118_132_fu_4169_p1),
    .dout(mul_ln1118_132_fu_4169_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U174(
    .din0(tmp_145_fu_2274_p4),
    .din1(mul_ln1118_133_fu_4176_p1),
    .dout(mul_ln1118_133_fu_4176_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U175(
    .din0(tmp_146_fu_2297_p4),
    .din1(mul_ln1118_134_fu_4183_p1),
    .dout(mul_ln1118_134_fu_4183_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U176(
    .din0(tmp_147_fu_2320_p4),
    .din1(mul_ln1118_135_fu_4190_p1),
    .dout(mul_ln1118_135_fu_4190_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U177(
    .din0(tmp_148_fu_2343_p4),
    .din1(mul_ln1118_136_fu_4197_p1),
    .dout(mul_ln1118_136_fu_4197_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U178(
    .din0(tmp_149_fu_2366_p4),
    .din1(mul_ln1118_137_fu_4204_p1),
    .dout(mul_ln1118_137_fu_4204_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U179(
    .din0(tmp_150_fu_2389_p4),
    .din1(mul_ln1118_138_fu_4211_p1),
    .dout(mul_ln1118_138_fu_4211_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U180(
    .din0(tmp_151_fu_2412_p4),
    .din1(mul_ln1118_139_fu_4218_p1),
    .dout(mul_ln1118_139_fu_4218_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U181(
    .din0(tmp_152_fu_2435_p4),
    .din1(mul_ln1118_140_fu_4225_p1),
    .dout(mul_ln1118_140_fu_4225_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U182(
    .din0(tmp_153_fu_2458_p4),
    .din1(mul_ln1118_141_fu_4232_p1),
    .dout(mul_ln1118_141_fu_4232_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U183(
    .din0(tmp_154_fu_2481_p4),
    .din1(mul_ln1118_142_fu_4239_p1),
    .dout(mul_ln1118_142_fu_4239_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U184(
    .din0(tmp_155_fu_2504_p4),
    .din1(mul_ln1118_143_fu_4246_p1),
    .dout(mul_ln1118_143_fu_4246_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U185(
    .din0(tmp_156_fu_2527_p4),
    .din1(mul_ln1118_144_fu_4253_p1),
    .dout(mul_ln1118_144_fu_4253_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U186(
    .din0(tmp_157_fu_2550_p4),
    .din1(mul_ln1118_145_fu_4260_p1),
    .dout(mul_ln1118_145_fu_4260_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U187(
    .din0(tmp_158_fu_2573_p4),
    .din1(mul_ln1118_146_fu_4267_p1),
    .dout(mul_ln1118_146_fu_4267_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U188(
    .din0(tmp_159_fu_2596_p4),
    .din1(mul_ln1118_147_fu_4274_p1),
    .dout(mul_ln1118_147_fu_4274_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U189(
    .din0(tmp_160_fu_2619_p4),
    .din1(mul_ln1118_148_fu_4281_p1),
    .dout(mul_ln1118_148_fu_4281_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U190(
    .din0(tmp_161_fu_2642_p4),
    .din1(mul_ln1118_149_fu_4288_p1),
    .dout(mul_ln1118_149_fu_4288_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U191(
    .din0(tmp_162_fu_2665_p4),
    .din1(mul_ln1118_150_fu_4295_p1),
    .dout(mul_ln1118_150_fu_4295_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U192(
    .din0(tmp_163_fu_2688_p4),
    .din1(mul_ln1118_151_fu_4302_p1),
    .dout(mul_ln1118_151_fu_4302_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U193(
    .din0(tmp_164_fu_2711_p4),
    .din1(mul_ln1118_152_fu_4309_p1),
    .dout(mul_ln1118_152_fu_4309_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U194(
    .din0(tmp_165_fu_2734_p4),
    .din1(mul_ln1118_153_fu_4316_p1),
    .dout(mul_ln1118_153_fu_4316_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U195(
    .din0(tmp_166_fu_2757_p4),
    .din1(mul_ln1118_154_fu_4323_p1),
    .dout(mul_ln1118_154_fu_4323_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U196(
    .din0(tmp_167_fu_2780_p4),
    .din1(mul_ln1118_155_fu_4330_p1),
    .dout(mul_ln1118_155_fu_4330_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U197(
    .din0(tmp_168_fu_2803_p4),
    .din1(mul_ln1118_156_fu_4337_p1),
    .dout(mul_ln1118_156_fu_4337_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U198(
    .din0(tmp_169_fu_2826_p4),
    .din1(mul_ln1118_157_fu_4344_p1),
    .dout(mul_ln1118_157_fu_4344_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U199(
    .din0(tmp_170_fu_2849_p4),
    .din1(mul_ln1118_158_fu_4351_p1),
    .dout(mul_ln1118_158_fu_4351_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U200(
    .din0(tmp_171_fu_2872_p4),
    .din1(mul_ln1118_159_fu_4358_p1),
    .dout(mul_ln1118_159_fu_4358_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U201(
    .din0(tmp_172_fu_2895_p4),
    .din1(mul_ln1118_160_fu_4365_p1),
    .dout(mul_ln1118_160_fu_4365_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U202(
    .din0(tmp_173_fu_2918_p4),
    .din1(mul_ln1118_161_fu_4372_p1),
    .dout(mul_ln1118_161_fu_4372_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U203(
    .din0(tmp_174_fu_2941_p4),
    .din1(mul_ln1118_162_fu_4379_p1),
    .dout(mul_ln1118_162_fu_4379_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U204(
    .din0(tmp_175_fu_2964_p4),
    .din1(mul_ln1118_163_fu_4386_p1),
    .dout(mul_ln1118_163_fu_4386_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U205(
    .din0(tmp_176_fu_2987_p4),
    .din1(mul_ln1118_164_fu_4393_p1),
    .dout(mul_ln1118_164_fu_4393_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U206(
    .din0(tmp_177_fu_3010_p4),
    .din1(mul_ln1118_165_fu_4400_p1),
    .dout(mul_ln1118_165_fu_4400_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U207(
    .din0(tmp_178_fu_3033_p4),
    .din1(mul_ln1118_166_fu_4407_p1),
    .dout(mul_ln1118_166_fu_4407_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U208(
    .din0(tmp_179_fu_3056_p4),
    .din1(mul_ln1118_167_fu_4414_p1),
    .dout(mul_ln1118_167_fu_4414_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U209(
    .din0(tmp_180_fu_3079_p4),
    .din1(mul_ln1118_168_fu_4421_p1),
    .dout(mul_ln1118_168_fu_4421_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U210(
    .din0(tmp_181_fu_3102_p4),
    .din1(mul_ln1118_169_fu_4428_p1),
    .dout(mul_ln1118_169_fu_4428_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U211(
    .din0(tmp_182_fu_3125_p4),
    .din1(mul_ln1118_170_fu_4435_p1),
    .dout(mul_ln1118_170_fu_4435_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U212(
    .din0(tmp_183_fu_3148_p4),
    .din1(mul_ln1118_171_fu_4442_p1),
    .dout(mul_ln1118_171_fu_4442_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U213(
    .din0(tmp_184_fu_3171_p4),
    .din1(mul_ln1118_172_fu_4449_p1),
    .dout(mul_ln1118_172_fu_4449_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U214(
    .din0(tmp_185_fu_3194_p4),
    .din1(mul_ln1118_173_fu_4456_p1),
    .dout(mul_ln1118_173_fu_4456_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U215(
    .din0(tmp_186_fu_3217_p4),
    .din1(mul_ln1118_174_fu_4463_p1),
    .dout(mul_ln1118_174_fu_4463_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U216(
    .din0(tmp_187_fu_3240_p4),
    .din1(mul_ln1118_175_fu_4470_p1),
    .dout(mul_ln1118_175_fu_4470_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U217(
    .din0(tmp_188_fu_3263_p4),
    .din1(mul_ln1118_176_fu_4477_p1),
    .dout(mul_ln1118_176_fu_4477_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U218(
    .din0(tmp_189_fu_3286_p4),
    .din1(mul_ln1118_177_fu_4484_p1),
    .dout(mul_ln1118_177_fu_4484_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U219(
    .din0(tmp_190_fu_3309_p4),
    .din1(mul_ln1118_178_fu_4491_p1),
    .dout(mul_ln1118_178_fu_4491_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U220(
    .din0(tmp_191_fu_3332_p4),
    .din1(mul_ln1118_179_fu_4498_p1),
    .dout(mul_ln1118_179_fu_4498_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U221(
    .din0(tmp_192_fu_3355_p4),
    .din1(mul_ln1118_180_fu_4505_p1),
    .dout(mul_ln1118_180_fu_4505_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U222(
    .din0(tmp_193_fu_3378_p4),
    .din1(mul_ln1118_181_fu_4512_p1),
    .dout(mul_ln1118_181_fu_4512_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U223(
    .din0(tmp_194_fu_3401_p4),
    .din1(mul_ln1118_182_fu_4519_p1),
    .dout(mul_ln1118_182_fu_4519_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U224(
    .din0(tmp_195_fu_3424_p4),
    .din1(mul_ln1118_183_fu_4526_p1),
    .dout(mul_ln1118_183_fu_4526_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U225(
    .din0(tmp_196_fu_3447_p4),
    .din1(mul_ln1118_184_fu_4533_p1),
    .dout(mul_ln1118_184_fu_4533_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U226(
    .din0(tmp_197_fu_3470_p4),
    .din1(mul_ln1118_185_fu_4540_p1),
    .dout(mul_ln1118_185_fu_4540_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U227(
    .din0(tmp_198_fu_3493_p4),
    .din1(mul_ln1118_186_fu_4547_p1),
    .dout(mul_ln1118_186_fu_4547_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U228(
    .din0(tmp_199_fu_3516_p4),
    .din1(mul_ln1118_187_fu_4554_p1),
    .dout(mul_ln1118_187_fu_4554_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U229(
    .din0(tmp_200_fu_3539_p4),
    .din1(mul_ln1118_188_fu_4561_p1),
    .dout(mul_ln1118_188_fu_4561_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U230(
    .din0(tmp_201_fu_3562_p4),
    .din1(mul_ln1118_189_fu_4568_p1),
    .dout(mul_ln1118_189_fu_4568_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U231(
    .din0(tmp_202_fu_3585_p4),
    .din1(mul_ln1118_190_fu_4575_p1),
    .dout(mul_ln1118_190_fu_4575_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U232(
    .din0(tmp_203_fu_3608_p4),
    .din1(mul_ln1118_191_fu_4582_p1),
    .dout(mul_ln1118_191_fu_4582_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln313_fu_2059_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2071_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2071_p2 == 1'd1))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_0_0_reg_1976 <= acc_0_V_fu_3661_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_1976 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_10_0_reg_1846 <= acc_10_V_fu_3721_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1846 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_11_0_reg_1833 <= acc_11_V_fu_3727_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1833 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_12_0_reg_1820 <= acc_12_V_fu_3733_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_1820 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_13_0_reg_1807 <= acc_13_V_fu_3739_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_1807 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_14_0_reg_1794 <= acc_14_V_fu_3745_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_1794 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_15_0_reg_1781 <= acc_15_V_fu_3751_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_1781 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_16_0_reg_1768 <= acc_16_V_fu_3757_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_1768 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_17_0_reg_1755 <= acc_17_V_fu_3763_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_1755 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_18_0_reg_1742 <= acc_18_V_fu_3769_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_1742 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_19_0_reg_1729 <= acc_19_V_fu_3775_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_1729 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_1_0_reg_1963 <= acc_1_V_fu_3667_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_1963 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_20_0_reg_1716 <= acc_20_V_fu_3781_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_1716 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_21_0_reg_1703 <= acc_21_V_fu_3787_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_1703 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_22_0_reg_1690 <= acc_22_V_fu_3793_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_1690 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_23_0_reg_1677 <= acc_23_V_fu_3799_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_1677 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_24_0_reg_1664 <= acc_24_V_fu_3805_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_1664 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_25_0_reg_1651 <= acc_25_V_fu_3811_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_1651 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_26_0_reg_1638 <= acc_26_V_fu_3817_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_1638 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_27_0_reg_1625 <= acc_27_V_fu_3823_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_1625 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_28_0_reg_1612 <= acc_28_V_fu_3829_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_1612 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_29_0_reg_1599 <= acc_29_V_fu_3835_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_1599 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_2_0_reg_1950 <= acc_2_V_fu_3673_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_1950 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_30_0_reg_1586 <= acc_30_V_fu_3841_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_1586 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_31_0_reg_1573 <= acc_31_V_fu_3847_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_1573 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_32_0_reg_1560 <= acc_32_V_fu_3853_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_32_0_reg_1560 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_33_0_reg_1547 <= acc_33_V_fu_3859_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_33_0_reg_1547 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_34_0_reg_1534 <= acc_34_V_fu_3865_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_34_0_reg_1534 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_35_0_reg_1521 <= acc_35_V_fu_3871_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_35_0_reg_1521 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_36_0_reg_1508 <= acc_36_V_fu_3877_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_36_0_reg_1508 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_37_0_reg_1495 <= acc_37_V_fu_3883_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_37_0_reg_1495 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_38_0_reg_1482 <= acc_38_V_fu_3889_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_38_0_reg_1482 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_39_0_reg_1469 <= acc_39_V_fu_3895_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_39_0_reg_1469 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_3_0_reg_1937 <= acc_3_V_fu_3679_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_1937 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_40_0_reg_1456 <= acc_40_V_fu_3901_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_40_0_reg_1456 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_41_0_reg_1443 <= acc_41_V_fu_3907_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_41_0_reg_1443 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_42_0_reg_1430 <= acc_42_V_fu_3913_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_42_0_reg_1430 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_43_0_reg_1417 <= acc_43_V_fu_3919_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_43_0_reg_1417 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_44_0_reg_1404 <= acc_44_V_fu_3925_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_44_0_reg_1404 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_45_0_reg_1391 <= acc_45_V_fu_3931_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_45_0_reg_1391 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_46_0_reg_1378 <= acc_46_V_fu_3937_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_46_0_reg_1378 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_47_0_reg_1365 <= acc_47_V_fu_3943_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_47_0_reg_1365 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_48_0_reg_1352 <= acc_48_V_fu_3949_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_48_0_reg_1352 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_49_0_reg_1339 <= acc_49_V_fu_3955_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_49_0_reg_1339 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_4_0_reg_1924 <= acc_4_V_fu_3685_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_1924 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_50_0_reg_1326 <= acc_50_V_fu_3961_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_50_0_reg_1326 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_51_0_reg_1313 <= acc_51_V_fu_3967_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_51_0_reg_1313 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_52_0_reg_1300 <= acc_52_V_fu_3973_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_52_0_reg_1300 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_53_0_reg_1287 <= acc_53_V_fu_3979_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_53_0_reg_1287 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_54_0_reg_1274 <= acc_54_V_fu_3985_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_54_0_reg_1274 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_55_0_reg_1261 <= acc_55_V_fu_3991_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_55_0_reg_1261 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_56_0_reg_1248 <= acc_56_V_fu_3997_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_56_0_reg_1248 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_57_0_reg_1235 <= acc_57_V_fu_4003_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_57_0_reg_1235 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_58_0_reg_1222 <= acc_58_V_fu_4009_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_58_0_reg_1222 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_59_0_reg_1209 <= acc_59_V_fu_4015_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_59_0_reg_1209 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_5_0_reg_1911 <= acc_5_V_fu_3691_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1911 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_60_0_reg_1196 <= acc_60_V_fu_4021_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_60_0_reg_1196 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_61_0_reg_1183 <= acc_61_V_fu_4027_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_61_0_reg_1183 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_62_0_reg_1170 <= acc_62_V_fu_4033_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_62_0_reg_1170 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_63_0_reg_1157 <= acc_63_V_fu_4039_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_63_0_reg_1157 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_6_0_reg_1898 <= acc_6_V_fu_3697_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1898 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_7_0_reg_1885 <= acc_7_V_fu_3703_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1885 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_8_0_reg_1872 <= acc_8_V_fu_3709_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1872 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4961 == 1'd0))) begin
        acc_V_9_0_reg_1859 <= acc_9_V_fu_3715_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1859 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2071_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2071_p2 == 1'd0))) begin
        i1_0_i_reg_1146 <= i1_fu_2077_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln313_fu_2059_p2 == 1'd0))) begin
        i1_0_i_reg_1146 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_0_i_reg_1135 <= i_reg_4912;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1135 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        i_ic_0_i_reg_2000 <= i_ic_reg_5303;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        i_ic_0_i_reg_2000 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_fu_2166_p2 == 1'd0))) begin
        in_index_reg_1989 <= ir_fu_2172_p2;
    end else if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_1989 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_1049)) begin
            pX_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_1047)) begin
            pX_3 <= add_ln360_fu_4067_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_771)) begin
            pY_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_613)) begin
            pY_3 <= add_ln355_fu_4113_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_1049)) begin
            sX_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_1047)) begin
            sX_3 <= select_ln362_fu_4083_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_771)) begin
            storemerge_i_reg_2011 <= 32'd0;
        end else if ((1'b1 == ap_condition_613)) begin
            storemerge_i_reg_2011 <= select_ln357_fu_4129_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln327_8_reg_4957 <= and_ln327_8_fu_2160_p2;
        icmp_ln327_10_reg_4940 <= icmp_ln327_10_fu_2102_p2;
        icmp_ln327_reg_4930 <= icmp_ln327_fu_2092_p2;
        pX_3_load_reg_4951 <= pX_3;
        pY_3_load_reg_4945 <= pY_3;
        sX_3_load_reg_4925 <= sX_3;
        sY_3_load_reg_4935 <= sY_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln327_8_reg_4957) & (1'b1 == ap_CS_fsm_state39))) begin
        i_ic_reg_5303 <= i_ic_fu_4051_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4912 <= i_fu_2065_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln324_reg_4961 <= icmp_ln324_fu_2166_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln339_fu_4045_p2 == 1'd1) | (1'd0 == and_ln327_8_reg_4957)))) begin
        icmp_ln347_reg_5313 <= icmp_ln347_fu_4062_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln347_reg_5313 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        sY_3 <= storemerge_i_reg_2011;
    end
end

always @ (*) begin
    if ((icmp_ln324_fu_2166_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_2059_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2071_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2071_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2071_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_2059_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_address0 = zext_ln332_fu_2178_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_address0;
    end else begin
        layer_in_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_ce0;
    end else begin
        layer_in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_output_V_we0;
    end else begin
        layer_in_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = zext_ln341_fu_4057_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = acc_V_62_0_reg_1170;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = acc_V_60_0_reg_1196;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = acc_V_58_0_reg_1222;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = acc_V_56_0_reg_1248;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = acc_V_54_0_reg_1274;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = acc_V_52_0_reg_1300;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = acc_V_50_0_reg_1326;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = acc_V_48_0_reg_1352;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = acc_V_46_0_reg_1378;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = acc_V_44_0_reg_1404;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = acc_V_42_0_reg_1430;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = acc_V_40_0_reg_1456;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = acc_V_38_0_reg_1482;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = acc_V_36_0_reg_1508;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_34_0_reg_1534;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_32_0_reg_1560;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_30_0_reg_1586;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_28_0_reg_1612;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_26_0_reg_1638;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_24_0_reg_1664;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_22_0_reg_1690;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_20_0_reg_1716;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_18_0_reg_1742;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_16_0_reg_1768;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_14_0_reg_1794;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_12_0_reg_1820;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_10_0_reg_1846;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = acc_V_8_0_reg_1872;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = acc_V_6_0_reg_1898;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = acc_V_4_0_reg_1924;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d0 = acc_V_2_0_reg_1950;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d0 = acc_V_0_0_reg_1976;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = acc_V_63_0_reg_1157;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = acc_V_61_0_reg_1183;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = acc_V_59_0_reg_1209;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = acc_V_57_0_reg_1235;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = acc_V_55_0_reg_1261;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = acc_V_53_0_reg_1287;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = acc_V_51_0_reg_1313;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = acc_V_49_0_reg_1339;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = acc_V_47_0_reg_1365;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = acc_V_45_0_reg_1391;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = acc_V_43_0_reg_1417;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = acc_V_41_0_reg_1443;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = acc_V_39_0_reg_1469;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = acc_V_37_0_reg_1495;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_35_0_reg_1521;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_33_0_reg_1547;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_31_0_reg_1573;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_29_0_reg_1599;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_27_0_reg_1625;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_25_0_reg_1651;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_23_0_reg_1677;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_21_0_reg_1703;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_19_0_reg_1729;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_17_0_reg_1755;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_15_0_reg_1781;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_13_0_reg_1807;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_11_0_reg_1833;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = acc_V_9_0_reg_1859;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = acc_V_7_0_reg_1885;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = acc_V_5_0_reg_1911;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d1 = acc_V_3_0_reg_1937;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d1 = acc_V_1_0_reg_1963;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2071_p2 == 1'd0))) begin
        tmpdata_V_address0 = zext_ln318_fu_2083_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2071_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2071_p2 == 1'd0))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2071_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2071_p2 == 1'd0))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w12_V_ce0 = 1'b1;
    end else begin
        w12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln313_fu_2059_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2071_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2071_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2071_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2071_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln327_8_fu_2160_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln327_8_fu_2160_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2166_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2166_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln339_fu_4045_p2 == 1'd1) | (1'd0 == and_ln327_8_reg_4957)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_3661_p2 = (acc_V_0_0_reg_1976 + trunc_ln_fu_2196_p4);

assign acc_10_V_fu_3721_p2 = (acc_V_10_0_reg_1846 + trunc_ln708_10_fu_2426_p4);

assign acc_11_V_fu_3727_p2 = (acc_V_11_0_reg_1833 + trunc_ln708_11_fu_2449_p4);

assign acc_12_V_fu_3733_p2 = (acc_V_12_0_reg_1820 + trunc_ln708_12_fu_2472_p4);

assign acc_13_V_fu_3739_p2 = (acc_V_13_0_reg_1807 + trunc_ln708_13_fu_2495_p4);

assign acc_14_V_fu_3745_p2 = (acc_V_14_0_reg_1794 + trunc_ln708_14_fu_2518_p4);

assign acc_15_V_fu_3751_p2 = (acc_V_15_0_reg_1781 + trunc_ln708_15_fu_2541_p4);

assign acc_16_V_fu_3757_p2 = (acc_V_16_0_reg_1768 + trunc_ln708_16_fu_2564_p4);

assign acc_17_V_fu_3763_p2 = (acc_V_17_0_reg_1755 + trunc_ln708_17_fu_2587_p4);

assign acc_18_V_fu_3769_p2 = (acc_V_18_0_reg_1742 + trunc_ln708_18_fu_2610_p4);

assign acc_19_V_fu_3775_p2 = (acc_V_19_0_reg_1729 + trunc_ln708_19_fu_2633_p4);

assign acc_1_V_fu_3667_p2 = (acc_V_1_0_reg_1963 + trunc_ln708_1_fu_2219_p4);

assign acc_20_V_fu_3781_p2 = (acc_V_20_0_reg_1716 + trunc_ln708_20_fu_2656_p4);

assign acc_21_V_fu_3787_p2 = (acc_V_21_0_reg_1703 + trunc_ln708_21_fu_2679_p4);

assign acc_22_V_fu_3793_p2 = (acc_V_22_0_reg_1690 + trunc_ln708_22_fu_2702_p4);

assign acc_23_V_fu_3799_p2 = (acc_V_23_0_reg_1677 + trunc_ln708_23_fu_2725_p4);

assign acc_24_V_fu_3805_p2 = (acc_V_24_0_reg_1664 + trunc_ln708_24_fu_2748_p4);

assign acc_25_V_fu_3811_p2 = (acc_V_25_0_reg_1651 + trunc_ln708_25_fu_2771_p4);

assign acc_26_V_fu_3817_p2 = (acc_V_26_0_reg_1638 + trunc_ln708_26_fu_2794_p4);

assign acc_27_V_fu_3823_p2 = (acc_V_27_0_reg_1625 + trunc_ln708_27_fu_2817_p4);

assign acc_28_V_fu_3829_p2 = (acc_V_28_0_reg_1612 + trunc_ln708_28_fu_2840_p4);

assign acc_29_V_fu_3835_p2 = (acc_V_29_0_reg_1599 + trunc_ln708_29_fu_2863_p4);

assign acc_2_V_fu_3673_p2 = (acc_V_2_0_reg_1950 + trunc_ln708_2_fu_2242_p4);

assign acc_30_V_fu_3841_p2 = (acc_V_30_0_reg_1586 + trunc_ln708_30_fu_2886_p4);

assign acc_31_V_fu_3847_p2 = (acc_V_31_0_reg_1573 + trunc_ln708_31_fu_2909_p4);

assign acc_32_V_fu_3853_p2 = (acc_V_32_0_reg_1560 + trunc_ln708_32_fu_2932_p4);

assign acc_33_V_fu_3859_p2 = (acc_V_33_0_reg_1547 + trunc_ln708_33_fu_2955_p4);

assign acc_34_V_fu_3865_p2 = (acc_V_34_0_reg_1534 + trunc_ln708_34_fu_2978_p4);

assign acc_35_V_fu_3871_p2 = (acc_V_35_0_reg_1521 + trunc_ln708_35_fu_3001_p4);

assign acc_36_V_fu_3877_p2 = (acc_V_36_0_reg_1508 + trunc_ln708_36_fu_3024_p4);

assign acc_37_V_fu_3883_p2 = (acc_V_37_0_reg_1495 + trunc_ln708_37_fu_3047_p4);

assign acc_38_V_fu_3889_p2 = (acc_V_38_0_reg_1482 + trunc_ln708_38_fu_3070_p4);

assign acc_39_V_fu_3895_p2 = (acc_V_39_0_reg_1469 + trunc_ln708_39_fu_3093_p4);

assign acc_3_V_fu_3679_p2 = (acc_V_3_0_reg_1937 + trunc_ln708_3_fu_2265_p4);

assign acc_40_V_fu_3901_p2 = (acc_V_40_0_reg_1456 + trunc_ln708_40_fu_3116_p4);

assign acc_41_V_fu_3907_p2 = (acc_V_41_0_reg_1443 + trunc_ln708_41_fu_3139_p4);

assign acc_42_V_fu_3913_p2 = (acc_V_42_0_reg_1430 + trunc_ln708_42_fu_3162_p4);

assign acc_43_V_fu_3919_p2 = (acc_V_43_0_reg_1417 + trunc_ln708_43_fu_3185_p4);

assign acc_44_V_fu_3925_p2 = (acc_V_44_0_reg_1404 + trunc_ln708_44_fu_3208_p4);

assign acc_45_V_fu_3931_p2 = (acc_V_45_0_reg_1391 + trunc_ln708_45_fu_3231_p4);

assign acc_46_V_fu_3937_p2 = (acc_V_46_0_reg_1378 + trunc_ln708_46_fu_3254_p4);

assign acc_47_V_fu_3943_p2 = (acc_V_47_0_reg_1365 + trunc_ln708_47_fu_3277_p4);

assign acc_48_V_fu_3949_p2 = (acc_V_48_0_reg_1352 + trunc_ln708_48_fu_3300_p4);

assign acc_49_V_fu_3955_p2 = (acc_V_49_0_reg_1339 + trunc_ln708_49_fu_3323_p4);

assign acc_4_V_fu_3685_p2 = (acc_V_4_0_reg_1924 + trunc_ln708_4_fu_2288_p4);

assign acc_50_V_fu_3961_p2 = (acc_V_50_0_reg_1326 + trunc_ln708_50_fu_3346_p4);

assign acc_51_V_fu_3967_p2 = (acc_V_51_0_reg_1313 + trunc_ln708_51_fu_3369_p4);

assign acc_52_V_fu_3973_p2 = (acc_V_52_0_reg_1300 + trunc_ln708_52_fu_3392_p4);

assign acc_53_V_fu_3979_p2 = (acc_V_53_0_reg_1287 + trunc_ln708_53_fu_3415_p4);

assign acc_54_V_fu_3985_p2 = (acc_V_54_0_reg_1274 + trunc_ln708_54_fu_3438_p4);

assign acc_55_V_fu_3991_p2 = (acc_V_55_0_reg_1261 + trunc_ln708_55_fu_3461_p4);

assign acc_56_V_fu_3997_p2 = (acc_V_56_0_reg_1248 + trunc_ln708_56_fu_3484_p4);

assign acc_57_V_fu_4003_p2 = (acc_V_57_0_reg_1235 + trunc_ln708_57_fu_3507_p4);

assign acc_58_V_fu_4009_p2 = (acc_V_58_0_reg_1222 + trunc_ln708_58_fu_3530_p4);

assign acc_59_V_fu_4015_p2 = (acc_V_59_0_reg_1209 + trunc_ln708_59_fu_3553_p4);

assign acc_5_V_fu_3691_p2 = (acc_V_5_0_reg_1911 + trunc_ln708_5_fu_2311_p4);

assign acc_60_V_fu_4021_p2 = (acc_V_60_0_reg_1196 + trunc_ln708_60_fu_3576_p4);

assign acc_61_V_fu_4027_p2 = (acc_V_61_0_reg_1183 + trunc_ln708_61_fu_3599_p4);

assign acc_62_V_fu_4033_p2 = (acc_V_62_0_reg_1170 + trunc_ln708_62_fu_3622_p4);

assign acc_63_V_fu_4039_p2 = (acc_V_63_0_reg_1157 + trunc_ln708_s_fu_3651_p4);

assign acc_6_V_fu_3697_p2 = (acc_V_6_0_reg_1898 + trunc_ln708_6_fu_2334_p4);

assign acc_7_V_fu_3703_p2 = (acc_V_7_0_reg_1885 + trunc_ln708_7_fu_2357_p4);

assign acc_8_V_fu_3709_p2 = (acc_V_8_0_reg_1872 + trunc_ln708_8_fu_2380_p4);

assign acc_9_V_fu_3715_p2 = (acc_V_9_0_reg_1859 + trunc_ln708_9_fu_2403_p4);

assign add_ln355_fu_4113_p2 = (pY_3_load_reg_4945 + 32'd1);

assign add_ln357_fu_4124_p2 = (sY_3_load_reg_4935 + 32'd1);

assign add_ln360_fu_4067_p2 = (pX_3_load_reg_4951 + 32'd1);

assign add_ln362_fu_4078_p2 = (sX_3_load_reg_4925 + 32'd1);

assign and_ln327_7_fu_2154_p2 = (icmp_ln327_12_fu_2142_p2 & icmp_ln327_11_fu_2122_p2);

assign and_ln327_8_fu_2160_p2 = (and_ln327_fu_2148_p2 & and_ln327_7_fu_2154_p2);

assign and_ln327_fu_2148_p2 = (icmp_ln327_fu_2092_p2 & icmp_ln327_10_fu_2102_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2071_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2071_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1047 = (((icmp_ln347_fu_4062_p2 == 1'd0) & (1'd0 == and_ln327_8_reg_4957)) | ((icmp_ln339_fu_4045_p2 == 1'd1) & (icmp_ln347_fu_4062_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_1049 = (((icmp_ln347_fu_4062_p2 == 1'd1) & (1'd0 == and_ln327_8_reg_4957)) | ((icmp_ln347_fu_4062_p2 == 1'd1) & (icmp_ln339_fu_4045_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_613 = (((icmp_ln347_fu_4062_p2 == 1'd1) & (icmp_ln351_fu_4108_p2 == 1'd0) & (1'd0 == and_ln327_8_reg_4957)) | ((icmp_ln347_fu_4062_p2 == 1'd1) & (icmp_ln339_fu_4045_p2 == 1'd1) & (icmp_ln351_fu_4108_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_771 = (((icmp_ln351_fu_4108_p2 == 1'd1) & (icmp_ln347_fu_4062_p2 == 1'd1) & (1'd0 == and_ln327_8_reg_4957)) | ((icmp_ln351_fu_4108_p2 == 1'd1) & (icmp_ln347_fu_4062_p2 == 1'd1) & (icmp_ln339_fu_4045_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_start_reg;

assign i1_fu_2077_p2 = (i1_0_i_reg_1146 + 7'd1);

assign i_fu_2065_p2 = (i_0_i_reg_1135 + 8'd1);

assign i_ic_fu_4051_p2 = (i_ic_0_i_reg_2000 + 7'd1);

assign icmp_ln313_fu_2059_p2 = ((i_0_i_reg_1135 == 8'd225) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_2071_p2 = ((i1_0_i_reg_1146 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_2166_p2 = ((in_index_reg_1989 == 10'd576) ? 1'b1 : 1'b0);

assign icmp_ln327_10_fu_2102_p2 = ((sY_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln327_11_fu_2122_p2 = (($signed(tmp_9_fu_2112_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln327_12_fu_2142_p2 = (($signed(tmp_10_fu_2132_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln327_fu_2092_p2 = ((sX_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln339_fu_4045_p2 = ((i_ic_0_i_reg_2000 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln347_fu_4062_p2 = ((pX_3_load_reg_4951 == 32'd14) ? 1'b1 : 1'b0);

assign icmp_ln351_fu_4108_p2 = ((pY_3_load_reg_4945 == 32'd14) ? 1'b1 : 1'b0);

assign ir_fu_2172_p2 = (in_index_reg_1989 + 10'd1);

assign mul_ln1118_130_fu_4155_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_131_fu_4162_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_132_fu_4169_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_133_fu_4176_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_134_fu_4183_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_135_fu_4190_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_136_fu_4197_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_137_fu_4204_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_138_fu_4211_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_139_fu_4218_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_140_fu_4225_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_141_fu_4232_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_142_fu_4239_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_143_fu_4246_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_144_fu_4253_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_145_fu_4260_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_146_fu_4267_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_147_fu_4274_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_148_fu_4281_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_149_fu_4288_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_150_fu_4295_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_151_fu_4302_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_152_fu_4309_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_153_fu_4316_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_154_fu_4323_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_155_fu_4330_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_156_fu_4337_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_157_fu_4344_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_158_fu_4351_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_159_fu_4358_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_160_fu_4365_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_161_fu_4372_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_162_fu_4379_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_163_fu_4386_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_164_fu_4393_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_165_fu_4400_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_166_fu_4407_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_167_fu_4414_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_168_fu_4421_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_169_fu_4428_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_170_fu_4435_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_171_fu_4442_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_172_fu_4449_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_173_fu_4456_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_174_fu_4463_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_175_fu_4470_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_176_fu_4477_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_177_fu_4484_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_178_fu_4491_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_179_fu_4498_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_180_fu_4505_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_181_fu_4512_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_182_fu_4519_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_183_fu_4526_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_184_fu_4533_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_185_fu_4540_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_186_fu_4547_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_187_fu_4554_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_188_fu_4561_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_189_fu_4568_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_190_fu_4575_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_191_fu_4582_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_192_fu_3645_p0 = tmp_5_fu_3631_p4;

assign mul_ln1118_192_fu_3645_p1 = sext_ln1116_cast_fu_2188_p1;

assign mul_ln1118_192_fu_3645_p2 = ($signed(mul_ln1118_192_fu_3645_p0) * $signed(mul_ln1118_192_fu_3645_p1));

assign mul_ln1118_fu_4148_p1 = sext_ln1116_cast_fu_2188_p1;

assign res_V_V_din = layer_out_i_q0;

assign select_ln357_fu_4129_p3 = ((icmp_ln327_10_reg_4940[0:0] === 1'b1) ? 32'd2 : add_ln357_fu_4124_p2);

assign select_ln362_fu_4083_p3 = ((icmp_ln327_reg_4930[0:0] === 1'b1) ? 32'd2 : add_ln362_fu_4078_p2);

assign sext_ln1116_cast_fu_2188_p1 = $signed(layer_in_V_q0);

assign start_out = real_start;

assign tmp_10_fu_2132_p4 = {{pX_3[31:1]}};

assign tmp_142_fu_2205_p4 = {{w12_V_q0[11:6]}};

assign tmp_143_fu_2228_p4 = {{w12_V_q0[17:12]}};

assign tmp_144_fu_2251_p4 = {{w12_V_q0[23:18]}};

assign tmp_145_fu_2274_p4 = {{w12_V_q0[29:24]}};

assign tmp_146_fu_2297_p4 = {{w12_V_q0[35:30]}};

assign tmp_147_fu_2320_p4 = {{w12_V_q0[41:36]}};

assign tmp_148_fu_2343_p4 = {{w12_V_q0[47:42]}};

assign tmp_149_fu_2366_p4 = {{w12_V_q0[53:48]}};

assign tmp_150_fu_2389_p4 = {{w12_V_q0[59:54]}};

assign tmp_151_fu_2412_p4 = {{w12_V_q0[65:60]}};

assign tmp_152_fu_2435_p4 = {{w12_V_q0[71:66]}};

assign tmp_153_fu_2458_p4 = {{w12_V_q0[77:72]}};

assign tmp_154_fu_2481_p4 = {{w12_V_q0[83:78]}};

assign tmp_155_fu_2504_p4 = {{w12_V_q0[89:84]}};

assign tmp_156_fu_2527_p4 = {{w12_V_q0[95:90]}};

assign tmp_157_fu_2550_p4 = {{w12_V_q0[101:96]}};

assign tmp_158_fu_2573_p4 = {{w12_V_q0[107:102]}};

assign tmp_159_fu_2596_p4 = {{w12_V_q0[113:108]}};

assign tmp_160_fu_2619_p4 = {{w12_V_q0[119:114]}};

assign tmp_161_fu_2642_p4 = {{w12_V_q0[125:120]}};

assign tmp_162_fu_2665_p4 = {{w12_V_q0[131:126]}};

assign tmp_163_fu_2688_p4 = {{w12_V_q0[137:132]}};

assign tmp_164_fu_2711_p4 = {{w12_V_q0[143:138]}};

assign tmp_165_fu_2734_p4 = {{w12_V_q0[149:144]}};

assign tmp_166_fu_2757_p4 = {{w12_V_q0[155:150]}};

assign tmp_167_fu_2780_p4 = {{w12_V_q0[161:156]}};

assign tmp_168_fu_2803_p4 = {{w12_V_q0[167:162]}};

assign tmp_169_fu_2826_p4 = {{w12_V_q0[173:168]}};

assign tmp_170_fu_2849_p4 = {{w12_V_q0[179:174]}};

assign tmp_171_fu_2872_p4 = {{w12_V_q0[185:180]}};

assign tmp_172_fu_2895_p4 = {{w12_V_q0[191:186]}};

assign tmp_173_fu_2918_p4 = {{w12_V_q0[197:192]}};

assign tmp_174_fu_2941_p4 = {{w12_V_q0[203:198]}};

assign tmp_175_fu_2964_p4 = {{w12_V_q0[209:204]}};

assign tmp_176_fu_2987_p4 = {{w12_V_q0[215:210]}};

assign tmp_177_fu_3010_p4 = {{w12_V_q0[221:216]}};

assign tmp_178_fu_3033_p4 = {{w12_V_q0[227:222]}};

assign tmp_179_fu_3056_p4 = {{w12_V_q0[233:228]}};

assign tmp_180_fu_3079_p4 = {{w12_V_q0[239:234]}};

assign tmp_181_fu_3102_p4 = {{w12_V_q0[245:240]}};

assign tmp_182_fu_3125_p4 = {{w12_V_q0[251:246]}};

assign tmp_183_fu_3148_p4 = {{w12_V_q0[257:252]}};

assign tmp_184_fu_3171_p4 = {{w12_V_q0[263:258]}};

assign tmp_185_fu_3194_p4 = {{w12_V_q0[269:264]}};

assign tmp_186_fu_3217_p4 = {{w12_V_q0[275:270]}};

assign tmp_187_fu_3240_p4 = {{w12_V_q0[281:276]}};

assign tmp_188_fu_3263_p4 = {{w12_V_q0[287:282]}};

assign tmp_189_fu_3286_p4 = {{w12_V_q0[293:288]}};

assign tmp_190_fu_3309_p4 = {{w12_V_q0[299:294]}};

assign tmp_191_fu_3332_p4 = {{w12_V_q0[305:300]}};

assign tmp_192_fu_3355_p4 = {{w12_V_q0[311:306]}};

assign tmp_193_fu_3378_p4 = {{w12_V_q0[317:312]}};

assign tmp_194_fu_3401_p4 = {{w12_V_q0[323:318]}};

assign tmp_195_fu_3424_p4 = {{w12_V_q0[329:324]}};

assign tmp_196_fu_3447_p4 = {{w12_V_q0[335:330]}};

assign tmp_197_fu_3470_p4 = {{w12_V_q0[341:336]}};

assign tmp_198_fu_3493_p4 = {{w12_V_q0[347:342]}};

assign tmp_199_fu_3516_p4 = {{w12_V_q0[353:348]}};

assign tmp_200_fu_3539_p4 = {{w12_V_q0[359:354]}};

assign tmp_201_fu_3562_p4 = {{w12_V_q0[365:360]}};

assign tmp_202_fu_3585_p4 = {{w12_V_q0[371:366]}};

assign tmp_203_fu_3608_p4 = {{w12_V_q0[377:372]}};

assign tmp_5_fu_3631_p4 = {{w12_V_q0[382:378]}};

assign tmp_9_fu_2112_p4 = {{pY_3[31:1]}};

assign trunc_ln332_fu_2184_p1 = w12_V_q0[5:0];

assign trunc_ln708_10_fu_2426_p4 = {{mul_ln1118_139_fu_4218_p2[20:5]}};

assign trunc_ln708_11_fu_2449_p4 = {{mul_ln1118_140_fu_4225_p2[20:5]}};

assign trunc_ln708_12_fu_2472_p4 = {{mul_ln1118_141_fu_4232_p2[20:5]}};

assign trunc_ln708_13_fu_2495_p4 = {{mul_ln1118_142_fu_4239_p2[20:5]}};

assign trunc_ln708_14_fu_2518_p4 = {{mul_ln1118_143_fu_4246_p2[20:5]}};

assign trunc_ln708_15_fu_2541_p4 = {{mul_ln1118_144_fu_4253_p2[20:5]}};

assign trunc_ln708_16_fu_2564_p4 = {{mul_ln1118_145_fu_4260_p2[20:5]}};

assign trunc_ln708_17_fu_2587_p4 = {{mul_ln1118_146_fu_4267_p2[20:5]}};

assign trunc_ln708_18_fu_2610_p4 = {{mul_ln1118_147_fu_4274_p2[20:5]}};

assign trunc_ln708_19_fu_2633_p4 = {{mul_ln1118_148_fu_4281_p2[20:5]}};

assign trunc_ln708_1_fu_2219_p4 = {{mul_ln1118_130_fu_4155_p2[20:5]}};

assign trunc_ln708_20_fu_2656_p4 = {{mul_ln1118_149_fu_4288_p2[20:5]}};

assign trunc_ln708_21_fu_2679_p4 = {{mul_ln1118_150_fu_4295_p2[20:5]}};

assign trunc_ln708_22_fu_2702_p4 = {{mul_ln1118_151_fu_4302_p2[20:5]}};

assign trunc_ln708_23_fu_2725_p4 = {{mul_ln1118_152_fu_4309_p2[20:5]}};

assign trunc_ln708_24_fu_2748_p4 = {{mul_ln1118_153_fu_4316_p2[20:5]}};

assign trunc_ln708_25_fu_2771_p4 = {{mul_ln1118_154_fu_4323_p2[20:5]}};

assign trunc_ln708_26_fu_2794_p4 = {{mul_ln1118_155_fu_4330_p2[20:5]}};

assign trunc_ln708_27_fu_2817_p4 = {{mul_ln1118_156_fu_4337_p2[20:5]}};

assign trunc_ln708_28_fu_2840_p4 = {{mul_ln1118_157_fu_4344_p2[20:5]}};

assign trunc_ln708_29_fu_2863_p4 = {{mul_ln1118_158_fu_4351_p2[20:5]}};

assign trunc_ln708_2_fu_2242_p4 = {{mul_ln1118_131_fu_4162_p2[20:5]}};

assign trunc_ln708_30_fu_2886_p4 = {{mul_ln1118_159_fu_4358_p2[20:5]}};

assign trunc_ln708_31_fu_2909_p4 = {{mul_ln1118_160_fu_4365_p2[20:5]}};

assign trunc_ln708_32_fu_2932_p4 = {{mul_ln1118_161_fu_4372_p2[20:5]}};

assign trunc_ln708_33_fu_2955_p4 = {{mul_ln1118_162_fu_4379_p2[20:5]}};

assign trunc_ln708_34_fu_2978_p4 = {{mul_ln1118_163_fu_4386_p2[20:5]}};

assign trunc_ln708_35_fu_3001_p4 = {{mul_ln1118_164_fu_4393_p2[20:5]}};

assign trunc_ln708_36_fu_3024_p4 = {{mul_ln1118_165_fu_4400_p2[20:5]}};

assign trunc_ln708_37_fu_3047_p4 = {{mul_ln1118_166_fu_4407_p2[20:5]}};

assign trunc_ln708_38_fu_3070_p4 = {{mul_ln1118_167_fu_4414_p2[20:5]}};

assign trunc_ln708_39_fu_3093_p4 = {{mul_ln1118_168_fu_4421_p2[20:5]}};

assign trunc_ln708_3_fu_2265_p4 = {{mul_ln1118_132_fu_4169_p2[20:5]}};

assign trunc_ln708_40_fu_3116_p4 = {{mul_ln1118_169_fu_4428_p2[20:5]}};

assign trunc_ln708_41_fu_3139_p4 = {{mul_ln1118_170_fu_4435_p2[20:5]}};

assign trunc_ln708_42_fu_3162_p4 = {{mul_ln1118_171_fu_4442_p2[20:5]}};

assign trunc_ln708_43_fu_3185_p4 = {{mul_ln1118_172_fu_4449_p2[20:5]}};

assign trunc_ln708_44_fu_3208_p4 = {{mul_ln1118_173_fu_4456_p2[20:5]}};

assign trunc_ln708_45_fu_3231_p4 = {{mul_ln1118_174_fu_4463_p2[20:5]}};

assign trunc_ln708_46_fu_3254_p4 = {{mul_ln1118_175_fu_4470_p2[20:5]}};

assign trunc_ln708_47_fu_3277_p4 = {{mul_ln1118_176_fu_4477_p2[20:5]}};

assign trunc_ln708_48_fu_3300_p4 = {{mul_ln1118_177_fu_4484_p2[20:5]}};

assign trunc_ln708_49_fu_3323_p4 = {{mul_ln1118_178_fu_4491_p2[20:5]}};

assign trunc_ln708_4_fu_2288_p4 = {{mul_ln1118_133_fu_4176_p2[20:5]}};

assign trunc_ln708_50_fu_3346_p4 = {{mul_ln1118_179_fu_4498_p2[20:5]}};

assign trunc_ln708_51_fu_3369_p4 = {{mul_ln1118_180_fu_4505_p2[20:5]}};

assign trunc_ln708_52_fu_3392_p4 = {{mul_ln1118_181_fu_4512_p2[20:5]}};

assign trunc_ln708_53_fu_3415_p4 = {{mul_ln1118_182_fu_4519_p2[20:5]}};

assign trunc_ln708_54_fu_3438_p4 = {{mul_ln1118_183_fu_4526_p2[20:5]}};

assign trunc_ln708_55_fu_3461_p4 = {{mul_ln1118_184_fu_4533_p2[20:5]}};

assign trunc_ln708_56_fu_3484_p4 = {{mul_ln1118_185_fu_4540_p2[20:5]}};

assign trunc_ln708_57_fu_3507_p4 = {{mul_ln1118_186_fu_4547_p2[20:5]}};

assign trunc_ln708_58_fu_3530_p4 = {{mul_ln1118_187_fu_4554_p2[20:5]}};

assign trunc_ln708_59_fu_3553_p4 = {{mul_ln1118_188_fu_4561_p2[20:5]}};

assign trunc_ln708_5_fu_2311_p4 = {{mul_ln1118_134_fu_4183_p2[20:5]}};

assign trunc_ln708_60_fu_3576_p4 = {{mul_ln1118_189_fu_4568_p2[20:5]}};

assign trunc_ln708_61_fu_3599_p4 = {{mul_ln1118_190_fu_4575_p2[20:5]}};

assign trunc_ln708_62_fu_3622_p4 = {{mul_ln1118_191_fu_4582_p2[20:5]}};

assign trunc_ln708_6_fu_2334_p4 = {{mul_ln1118_135_fu_4190_p2[20:5]}};

assign trunc_ln708_7_fu_2357_p4 = {{mul_ln1118_136_fu_4197_p2[20:5]}};

assign trunc_ln708_8_fu_2380_p4 = {{mul_ln1118_137_fu_4204_p2[20:5]}};

assign trunc_ln708_9_fu_2403_p4 = {{mul_ln1118_138_fu_4211_p2[20:5]}};

assign trunc_ln708_s_fu_3651_p4 = {{mul_ln1118_192_fu_3645_p2[20:5]}};

assign trunc_ln_fu_2196_p4 = {{mul_ln1118_fu_4148_p2[20:5]}};

assign w12_V_address0 = zext_ln332_fu_2178_p1;

assign zext_ln318_fu_2083_p1 = i1_0_i_reg_1146;

assign zext_ln332_fu_2178_p1 = in_index_reg_1989;

assign zext_ln341_fu_4057_p1 = i_ic_0_i_reg_2000;

endmodule //conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s
