<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Estimated Delay Added for Hold Timing Details</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Source Register</TH>
<TH>Destination Register</TH>
<TH>Delay Added in ns</TH>
</TR>
</thead><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_WAIT_DONE</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.526</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_LOAD_MATRICES</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.456</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_EXECUTE</TD>
<TD >npu_wrapper:npu_i|sa_ready_sig</TD>
<TD >0.356</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|INDEX[0]</TD>
<TD >UART:UART_inst|TX:C1|INDEX[1]</TD>
<TD >0.346</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[3]</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]</TD>
<TD >0.345</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_FINISH</TD>
<TD >npu_wrapper:npu_i|current_state.S_WAIT_DONE</TD>
<TD >0.345</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[2]</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]</TD>
<TD >0.340</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|INDEX[3]</TD>
<TD >UART:UART_inst|TX:C1|INDEX[1]</TD>
<TD >0.336</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|INDEX[2]</TD>
<TD >UART:UART_inst|TX:C1|TX_LINE</TD>
<TD >0.331</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_IDLE</TD>
<TD >npu_wrapper:npu_i|sa_ready_sig</TD>
<TD >0.330</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|current_state.WAIT_STABLE</TD>
<TD >debouncer:debounce_inst|current_state.IDLE</TD>
<TD >0.330</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[0]</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]</TD>
<TD >0.326</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|INDEX[1]</TD>
<TD >UART:UART_inst|TX:C1|INDEX[2]</TD>
<TD >0.314</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|DATAFLL[2]</TD>
<TD >UART:UART_inst|TX:C1|TX_LINE</TD>
<TD >0.301</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|DATAFLL[5]</TD>
<TD >UART:UART_inst|TX:C1|TX_LINE</TD>
<TD >0.301</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|DATAFLL[4]</TD>
<TD >UART:UART_inst|TX:C1|TX_LINE</TD>
<TD >0.301</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[1]</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]</TD>
<TD >0.296</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[19]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[18]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[16]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[17]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[15]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[13]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[12]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[11]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[10]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[9]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[8]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[7]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[6]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|counter[14]</TD>
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >0.293</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[8]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.282</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[4]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.282</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[3]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.282</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[7]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.282</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[6]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.248</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >npu_wrapper:npu_i|sa_ready_sig</TD>
<TD >0.246</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[12]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.234</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[10]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.234</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[9]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.234</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[6]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.234</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[5]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.234</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[0]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.232</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[3]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.228</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[5]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.228</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[2]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.225</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[1]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.225</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[0]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.225</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|\fsm_proc:rom_addr_counter[5]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.220</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|\fsm_proc:rom_addr_counter[4]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.220</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|\fsm_proc:rom_addr_counter[2]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.220</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|\fsm_proc:rom_addr_counter[1]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.220</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|\fsm_proc:rom_addr_counter[0]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.220</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|\fsm_proc:rom_addr_counter[6]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.220</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|tick_out</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.220</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|\fsm_proc:rom_addr_counter[3]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.220</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[2]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.211</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[4]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.211</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[1]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.206</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|current_state.WAIT_RELEASE</TD>
<TD >debouncer:debounce_inst|current_state.IDLE</TD>
<TD >0.160</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|current_state.IDLE</TD>
<TD >debouncer:debounce_inst|current_state.WAIT_STABLE</TD>
<TD >0.160</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >debouncer:debounce_inst|tick_out</TD>
<TD >0.146</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[11]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.087</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.079</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|expected_latency[4]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.079</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|expected_latency[3]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.079</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|expected_latency[1]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.079</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|expected_latency[0]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.079</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|expected_latency[2]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >0.079</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|sa_ready_sig</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[0]</TD>
<TD >0.042</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
