The first design, the adder. 
I will add the bigger blocks only, as making an AND or XOR from nand gates is not very interesting.
As in MRHD a full-adder is made in a sigle bit version and the 16 bit uses a lot of 1 bit blocks. I skipped the 4 bit one as the CPU is 16 bit in the end.
