
*** Running vivado
    with args -log control_motores_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_motores_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source control_motores_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 291.699 ; gain = 12.121
Command: synth_design -top control_motores_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 404.961 ; gain = 101.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'control_motores_wrapper' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'control_motores' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:14' bound to instance 'control_motores_i' of component 'control_motores' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'control_motores' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:37]
INFO: [Synth 8-3491] module 'control_motores_control_direccion_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_0_0_stub.vhdl:5' bound to instance 'control_direccion_0' of component 'control_motores_control_direccion_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:119]
INFO: [Synth 8-638] synthesizing module 'control_motores_control_direccion_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_control_direccion_1_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_1_0_stub.vhdl:5' bound to instance 'control_direccion_1' of component 'control_motores_control_direccion_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:126]
INFO: [Synth 8-638] synthesizing module 'control_motores_control_direccion_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_decoder_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'control_motores_decoder_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:133]
INFO: [Synth 8-638] synthesizing module 'control_motores_decoder_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_decoder_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_mod_m_counter_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_mod_m_counter_0_0_stub.vhdl:5' bound to instance 'mod_m_counter_0' of component 'control_motores_mod_m_counter_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:140]
INFO: [Synth 8-638] synthesizing module 'control_motores_mod_m_counter_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_mod_m_counter_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'control_motores_pwm_dc_motor_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_0_0_stub.vhdl:5' bound to instance 'pwm_dc_motor_0' of component 'control_motores_pwm_dc_motor_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:146]
INFO: [Synth 8-638] synthesizing module 'control_motores_pwm_dc_motor_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'control_motores_pwm_dc_motor_1_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_1_0_stub.vhdl:5' bound to instance 'pwm_dc_motor_1' of component 'control_motores_pwm_dc_motor_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:154]
INFO: [Synth 8-638] synthesizing module 'control_motores_pwm_dc_motor_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_1_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'control_motores' (1#1) [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'control_motores_wrapper' (2#1) [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 457.625 ; gain = 154.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 457.625 ; gain = 154.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp6/control_motores_control_direccion_0_0_in_context.xdc] for cell 'control_motores_i/control_direccion_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp6/control_motores_control_direccion_0_0_in_context.xdc] for cell 'control_motores_i/control_direccion_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp7/control_motores_decoder_0_0_in_context.xdc] for cell 'control_motores_i/decoder_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp7/control_motores_decoder_0_0_in_context.xdc] for cell 'control_motores_i/decoder_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp8/control_motores_mod_m_counter_0_0_in_context.xdc] for cell 'control_motores_i/mod_m_counter_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp8/control_motores_mod_m_counter_0_0_in_context.xdc] for cell 'control_motores_i/mod_m_counter_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp9/control_motores_pwm_dc_motor_0_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp9/control_motores_pwm_dc_motor_0_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp10/control_motores_pwm_dc_motor_1_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_1'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp10/control_motores_pwm_dc_motor_1_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_1'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp11/control_motores_control_direccion_1_0_in_context.xdc] for cell 'control_motores_i/control_direccion_1'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13660-DESKTOP-CDDJBQR/dcp11/control_motores_control_direccion_1_0_in_context.xdc] for cell 'control_motores_i/control_direccion_1'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:375]
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/control_motores_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/control_motores_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 760.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 760.836 ; gain = 457.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 760.836 ; gain = 457.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for control_motores_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/control_direccion_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/control_direccion_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/mod_m_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/pwm_dc_motor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/pwm_dc_motor_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 760.836 ; gain = 457.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 760.836 ; gain = 457.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 760.836 ; gain = 457.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 790.668 ; gain = 487.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 790.668 ; gain = 487.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 800.254 ; gain = 497.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 800.254 ; gain = 497.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 800.254 ; gain = 497.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 800.254 ; gain = 497.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 800.254 ; gain = 497.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 800.254 ; gain = 497.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 800.254 ; gain = 497.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |control_motores_control_direccion_0_0 |         1|
|2     |control_motores_control_direccion_1_0 |         1|
|3     |control_motores_decoder_0_0           |         1|
|4     |control_motores_mod_m_counter_0_0     |         1|
|5     |control_motores_pwm_dc_motor_0_0      |         1|
|6     |control_motores_pwm_dc_motor_1_0      |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |control_motores_control_direccion_0_0_bbox_0 |     1|
|2     |control_motores_control_direccion_1_0_bbox_1 |     1|
|3     |control_motores_decoder_0_0_bbox_2           |     1|
|4     |control_motores_mod_m_counter_0_0_bbox_3     |     1|
|5     |control_motores_pwm_dc_motor_0_0_bbox_4      |     1|
|6     |control_motores_pwm_dc_motor_1_0_bbox_5      |     1|
|7     |IBUF                                         |    12|
|8     |OBUF                                         |     6|
+------+---------------------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |    41|
|2     |  control_motores_i |control_motores |    23|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 800.254 ; gain = 497.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 800.254 ; gain = 193.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 800.254 ; gain = 497.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 809.625 ; gain = 517.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/control_motores_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_motores_wrapper_utilization_synth.rpt -pb control_motores_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 810.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 26 16:31:25 2021...

*** Running vivado
    with args -log control_motores_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_motores_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source control_motores_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 291.609 ; gain = 12.480
Command: synth_design -top control_motores_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 404.820 ; gain = 101.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'control_motores_wrapper' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'control_motores' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:14' bound to instance 'control_motores_i' of component 'control_motores' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'control_motores' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:37]
INFO: [Synth 8-3491] module 'control_motores_control_direccion_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_0_0_stub.vhdl:5' bound to instance 'control_direccion_0' of component 'control_motores_control_direccion_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:119]
INFO: [Synth 8-638] synthesizing module 'control_motores_control_direccion_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_control_direccion_1_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_1_0_stub.vhdl:5' bound to instance 'control_direccion_1' of component 'control_motores_control_direccion_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:126]
INFO: [Synth 8-638] synthesizing module 'control_motores_control_direccion_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_decoder_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'control_motores_decoder_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:133]
INFO: [Synth 8-638] synthesizing module 'control_motores_decoder_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_decoder_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_mod_m_counter_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_mod_m_counter_0_0_stub.vhdl:5' bound to instance 'mod_m_counter_0' of component 'control_motores_mod_m_counter_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:140]
INFO: [Synth 8-638] synthesizing module 'control_motores_mod_m_counter_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_mod_m_counter_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'control_motores_pwm_dc_motor_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_0_0_stub.vhdl:5' bound to instance 'pwm_dc_motor_0' of component 'control_motores_pwm_dc_motor_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:146]
INFO: [Synth 8-638] synthesizing module 'control_motores_pwm_dc_motor_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'control_motores_pwm_dc_motor_1_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_1_0_stub.vhdl:5' bound to instance 'pwm_dc_motor_1' of component 'control_motores_pwm_dc_motor_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:154]
INFO: [Synth 8-638] synthesizing module 'control_motores_pwm_dc_motor_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_1_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'control_motores' (1#1) [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'control_motores_wrapper' (2#1) [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 457.449 ; gain = 154.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 457.449 ; gain = 154.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp6/control_motores_control_direccion_0_0_in_context.xdc] for cell 'control_motores_i/control_direccion_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp6/control_motores_control_direccion_0_0_in_context.xdc] for cell 'control_motores_i/control_direccion_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp7/control_motores_decoder_0_0_in_context.xdc] for cell 'control_motores_i/decoder_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp7/control_motores_decoder_0_0_in_context.xdc] for cell 'control_motores_i/decoder_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp8/control_motores_mod_m_counter_0_0_in_context.xdc] for cell 'control_motores_i/mod_m_counter_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp8/control_motores_mod_m_counter_0_0_in_context.xdc] for cell 'control_motores_i/mod_m_counter_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp9/control_motores_pwm_dc_motor_0_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp9/control_motores_pwm_dc_motor_0_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp10/control_motores_pwm_dc_motor_1_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_1'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp10/control_motores_pwm_dc_motor_1_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_1'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp11/control_motores_control_direccion_1_0_in_context.xdc] for cell 'control_motores_i/control_direccion_1'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-6696-DESKTOP-CDDJBQR/dcp11/control_motores_control_direccion_1_0_in_context.xdc] for cell 'control_motores_i/control_direccion_1'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:375]
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/control_motores_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/control_motores_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 759.637 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 759.637 ; gain = 456.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 759.637 ; gain = 456.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for control_motores_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/control_direccion_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/control_direccion_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/mod_m_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/pwm_dc_motor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/pwm_dc_motor_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 759.637 ; gain = 456.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 759.637 ; gain = 456.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 759.637 ; gain = 456.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.109 ; gain = 487.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.109 ; gain = 487.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.688 ; gain = 497.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 800.688 ; gain = 497.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 800.688 ; gain = 497.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 800.688 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 800.688 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 800.688 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 800.688 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |control_motores_control_direccion_0_0 |         1|
|2     |control_motores_control_direccion_1_0 |         1|
|3     |control_motores_decoder_0_0           |         1|
|4     |control_motores_mod_m_counter_0_0     |         1|
|5     |control_motores_pwm_dc_motor_0_0      |         1|
|6     |control_motores_pwm_dc_motor_1_0      |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |control_motores_control_direccion_0_0_bbox_0 |     1|
|2     |control_motores_control_direccion_1_0_bbox_1 |     1|
|3     |control_motores_decoder_0_0_bbox_2           |     1|
|4     |control_motores_mod_m_counter_0_0_bbox_3     |     1|
|5     |control_motores_pwm_dc_motor_0_0_bbox_4      |     1|
|6     |control_motores_pwm_dc_motor_1_0_bbox_5      |     1|
|7     |IBUF                                         |    12|
|8     |OBUF                                         |     6|
+------+---------------------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |    41|
|2     |  control_motores_i |control_motores |    23|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 800.688 ; gain = 497.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 800.688 ; gain = 195.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 800.688 ; gain = 497.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 811.883 ; gain = 520.273
INFO: [Common 17-1381] The checkpoint 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/control_motores_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_motores_wrapper_utilization_synth.rpt -pb control_motores_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 812.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 26 16:35:13 2021...

*** Running vivado
    with args -log control_motores_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_motores_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source control_motores_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 292.188 ; gain = 12.164
Command: synth_design -top control_motores_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 405.656 ; gain = 102.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'control_motores_wrapper' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'control_motores' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:14' bound to instance 'control_motores_i' of component 'control_motores' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'control_motores' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:37]
INFO: [Synth 8-3491] module 'control_motores_control_direccion_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_0_0_stub.vhdl:5' bound to instance 'control_direccion_0' of component 'control_motores_control_direccion_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:119]
INFO: [Synth 8-638] synthesizing module 'control_motores_control_direccion_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_control_direccion_1_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_1_0_stub.vhdl:5' bound to instance 'control_direccion_1' of component 'control_motores_control_direccion_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:126]
INFO: [Synth 8-638] synthesizing module 'control_motores_control_direccion_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_decoder_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'control_motores_decoder_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:133]
INFO: [Synth 8-638] synthesizing module 'control_motores_decoder_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_decoder_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_mod_m_counter_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_mod_m_counter_0_0_stub.vhdl:5' bound to instance 'mod_m_counter_0' of component 'control_motores_mod_m_counter_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:140]
INFO: [Synth 8-638] synthesizing module 'control_motores_mod_m_counter_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_mod_m_counter_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'control_motores_pwm_dc_motor_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_0_0_stub.vhdl:5' bound to instance 'pwm_dc_motor_0' of component 'control_motores_pwm_dc_motor_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:146]
INFO: [Synth 8-638] synthesizing module 'control_motores_pwm_dc_motor_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'control_motores_pwm_dc_motor_1_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_1_0_stub.vhdl:5' bound to instance 'pwm_dc_motor_1' of component 'control_motores_pwm_dc_motor_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:154]
INFO: [Synth 8-638] synthesizing module 'control_motores_pwm_dc_motor_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_1_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'control_motores' (1#1) [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'control_motores_wrapper' (2#1) [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 458.266 ; gain = 155.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 458.266 ; gain = 155.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp6/control_motores_control_direccion_0_0_in_context.xdc] for cell 'control_motores_i/control_direccion_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp6/control_motores_control_direccion_0_0_in_context.xdc] for cell 'control_motores_i/control_direccion_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp7/control_motores_decoder_0_0_in_context.xdc] for cell 'control_motores_i/decoder_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp7/control_motores_decoder_0_0_in_context.xdc] for cell 'control_motores_i/decoder_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp8/control_motores_mod_m_counter_0_0_in_context.xdc] for cell 'control_motores_i/mod_m_counter_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp8/control_motores_mod_m_counter_0_0_in_context.xdc] for cell 'control_motores_i/mod_m_counter_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp9/control_motores_pwm_dc_motor_0_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp9/control_motores_pwm_dc_motor_0_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp10/control_motores_pwm_dc_motor_1_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_1'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp10/control_motores_pwm_dc_motor_1_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_1'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp11/control_motores_control_direccion_1_0_in_context.xdc] for cell 'control_motores_i/control_direccion_1'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-13176-DESKTOP-CDDJBQR/dcp11/control_motores_control_direccion_1_0_in_context.xdc] for cell 'control_motores_i/control_direccion_1'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:375]
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/control_motores_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/control_motores_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 759.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 759.848 ; gain = 456.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 759.848 ; gain = 456.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for control_motores_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/control_direccion_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/control_direccion_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/mod_m_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/pwm_dc_motor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/pwm_dc_motor_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 759.848 ; gain = 456.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 759.848 ; gain = 456.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 759.848 ; gain = 456.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 790.660 ; gain = 487.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 790.660 ; gain = 487.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 800.234 ; gain = 496.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.234 ; gain = 496.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.234 ; gain = 496.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.234 ; gain = 496.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.234 ; gain = 496.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.234 ; gain = 496.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.234 ; gain = 496.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |control_motores_control_direccion_0_0 |         1|
|2     |control_motores_control_direccion_1_0 |         1|
|3     |control_motores_decoder_0_0           |         1|
|4     |control_motores_mod_m_counter_0_0     |         1|
|5     |control_motores_pwm_dc_motor_0_0      |         1|
|6     |control_motores_pwm_dc_motor_1_0      |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |control_motores_control_direccion_0_0_bbox_0 |     1|
|2     |control_motores_control_direccion_1_0_bbox_1 |     1|
|3     |control_motores_decoder_0_0_bbox_2           |     1|
|4     |control_motores_mod_m_counter_0_0_bbox_3     |     1|
|5     |control_motores_pwm_dc_motor_0_0_bbox_4      |     1|
|6     |control_motores_pwm_dc_motor_1_0_bbox_5      |     1|
|7     |IBUF                                         |    12|
|8     |OBUF                                         |     6|
+------+---------------------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |    41|
|2     |  control_motores_i |control_motores |    23|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.234 ; gain = 496.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 800.234 ; gain = 195.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.234 ; gain = 496.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 809.016 ; gain = 516.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/control_motores_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_motores_wrapper_utilization_synth.rpt -pb control_motores_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 809.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 26 16:47:45 2021...

*** Running vivado
    with args -log control_motores_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_motores_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source control_motores_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 291.699 ; gain = 12.824
Command: synth_design -top control_motores_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 404.652 ; gain = 101.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'control_motores_wrapper' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'control_motores' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:14' bound to instance 'control_motores_i' of component 'control_motores' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'control_motores' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:37]
INFO: [Synth 8-3491] module 'control_motores_control_direccion_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_0_0_stub.vhdl:5' bound to instance 'control_direccion_0' of component 'control_motores_control_direccion_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:119]
INFO: [Synth 8-638] synthesizing module 'control_motores_control_direccion_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_control_direccion_1_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_1_0_stub.vhdl:5' bound to instance 'control_direccion_1' of component 'control_motores_control_direccion_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:126]
INFO: [Synth 8-638] synthesizing module 'control_motores_control_direccion_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_control_direccion_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_decoder_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'control_motores_decoder_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:133]
INFO: [Synth 8-638] synthesizing module 'control_motores_decoder_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_decoder_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'control_motores_mod_m_counter_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_mod_m_counter_0_0_stub.vhdl:5' bound to instance 'mod_m_counter_0' of component 'control_motores_mod_m_counter_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:140]
INFO: [Synth 8-638] synthesizing module 'control_motores_mod_m_counter_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_mod_m_counter_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'control_motores_pwm_dc_motor_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_0_0_stub.vhdl:5' bound to instance 'pwm_dc_motor_0' of component 'control_motores_pwm_dc_motor_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:146]
INFO: [Synth 8-638] synthesizing module 'control_motores_pwm_dc_motor_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'control_motores_pwm_dc_motor_1_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_1_0_stub.vhdl:5' bound to instance 'pwm_dc_motor_1' of component 'control_motores_pwm_dc_motor_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:154]
INFO: [Synth 8-638] synthesizing module 'control_motores_pwm_dc_motor_1_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/realtime/control_motores_pwm_dc_motor_1_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'control_motores' (1#1) [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/synth/control_motores.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'control_motores_wrapper' (2#1) [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/sources_1/bd/control_motores/hdl/control_motores_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 456.645 ; gain = 153.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 456.645 ; gain = 153.289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp6/control_motores_control_direccion_0_0_in_context.xdc] for cell 'control_motores_i/control_direccion_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp6/control_motores_control_direccion_0_0_in_context.xdc] for cell 'control_motores_i/control_direccion_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp7/control_motores_decoder_0_0_in_context.xdc] for cell 'control_motores_i/decoder_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp7/control_motores_decoder_0_0_in_context.xdc] for cell 'control_motores_i/decoder_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp8/control_motores_mod_m_counter_0_0_in_context.xdc] for cell 'control_motores_i/mod_m_counter_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp8/control_motores_mod_m_counter_0_0_in_context.xdc] for cell 'control_motores_i/mod_m_counter_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp9/control_motores_pwm_dc_motor_0_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp9/control_motores_pwm_dc_motor_0_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp10/control_motores_pwm_dc_motor_1_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_1'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp10/control_motores_pwm_dc_motor_1_0_in_context.xdc] for cell 'control_motores_i/pwm_dc_motor_1'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp11/control_motores_control_direccion_1_0_in_context.xdc] for cell 'control_motores_i/control_direccion_1'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/.Xil/Vivado-11992-DESKTOP-CDDJBQR/dcp11/control_motores_control_direccion_1_0_in_context.xdc] for cell 'control_motores_i/control_direccion_1'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:375]
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/control_motores_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/control_motores_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 759.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 759.996 ; gain = 456.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 759.996 ; gain = 456.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for control_motores_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/control_direccion_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/control_direccion_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/mod_m_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/pwm_dc_motor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_motores_i/pwm_dc_motor_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 759.996 ; gain = 456.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 759.996 ; gain = 456.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 759.996 ; gain = 456.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 790.547 ; gain = 487.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 790.547 ; gain = 487.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 800.117 ; gain = 496.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 800.117 ; gain = 496.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 800.117 ; gain = 496.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.117 ; gain = 496.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.117 ; gain = 496.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.117 ; gain = 496.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.117 ; gain = 496.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |control_motores_control_direccion_0_0 |         1|
|2     |control_motores_control_direccion_1_0 |         1|
|3     |control_motores_decoder_0_0           |         1|
|4     |control_motores_mod_m_counter_0_0     |         1|
|5     |control_motores_pwm_dc_motor_0_0      |         1|
|6     |control_motores_pwm_dc_motor_1_0      |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |control_motores_control_direccion_0_0_bbox_0 |     1|
|2     |control_motores_control_direccion_1_0_bbox_1 |     1|
|3     |control_motores_decoder_0_0_bbox_2           |     1|
|4     |control_motores_mod_m_counter_0_0_bbox_3     |     1|
|5     |control_motores_pwm_dc_motor_0_0_bbox_4      |     1|
|6     |control_motores_pwm_dc_motor_1_0_bbox_5      |     1|
|7     |IBUF                                         |    12|
|8     |OBUF                                         |     6|
+------+---------------------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |    41|
|2     |  control_motores_i |control_motores |    23|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.117 ; gain = 496.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 800.117 ; gain = 193.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.117 ; gain = 496.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 812.680 ; gain = 520.980
INFO: [Common 17-1381] The checkpoint 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm_Zed/control_motores_pwm_Zed.runs/synth_1/control_motores_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_motores_wrapper_utilization_synth.rpt -pb control_motores_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 813.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 26 17:00:18 2021...
