-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_51_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    trunc_ln48_mid2 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_shl_mid2 : IN STD_LOGIC_VECTOR (7 downto 0);
    scalar_V : IN STD_LOGIC_VECTOR (165 downto 0);
    slice_V_1_out : OUT STD_LOGIC_VECTOR (5 downto 0);
    slice_V_1_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_51_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln51_fu_92_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_Val2_s_fu_46 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_48_fu_143_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_p_Val2_load_16 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_fu_50 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_3_fu_98_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_j_2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_cast33_fu_111_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln52_1_fu_115_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln52_fu_121_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln52_fu_125_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln779_fu_131_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_cast17_fu_107_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_135_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Radix2wECC_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component Radix2wECC_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    j_fu_50_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then
                if ((icmp_ln51_fu_92_p2 = ap_const_lv1_0)) then 
                    j_fu_50 <= j_3_fu_98_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_50 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;

    p_Val2_s_fu_46_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then
                if ((icmp_ln51_fu_92_p2 = ap_const_lv1_0)) then 
                    p_Val2_s_fu_46 <= p_Result_48_fu_143_p4;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    p_Val2_s_fu_46 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln52_1_fu_115_p2 <= std_logic_vector(unsigned(trunc_ln48_mid2) + unsigned(j_cast33_fu_111_p1));
    add_ln52_fu_125_p2 <= std_logic_vector(unsigned(zext_ln52_fu_121_p1) + unsigned(p_shl_mid2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln51_fu_92_p2, ap_start_int)
    begin
        if (((icmp_ln51_fu_92_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_2_assign_proc : process(ap_CS_fsm_state1, ap_loop_init, j_fu_50)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_j_2 <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_j_2 <= j_fu_50;
        end if; 
    end process;


    ap_sig_allocacmp_p_Val2_load_16_assign_proc : process(ap_CS_fsm_state1, p_Val2_s_fu_46, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_p_Val2_load_16 <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_p_Val2_load_16 <= p_Val2_s_fu_46;
        end if; 
    end process;

    icmp_ln51_fu_92_p2 <= "1" when (ap_sig_allocacmp_j_2 = ap_const_lv3_6) else "0";
    j_3_fu_98_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_2) + unsigned(ap_const_lv3_1));
    j_cast17_fu_107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_2),32));
    j_cast33_fu_111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_2),6));
    
    p_Result_48_fu_143_p4_proc : process(ap_sig_allocacmp_p_Val2_load_16, j_cast17_fu_107_p1, p_Result_s_fu_135_p3)
    begin
        p_Result_48_fu_143_p4 <= ap_sig_allocacmp_p_Val2_load_16;
        if to_integer(unsigned(j_cast17_fu_107_p1)) >= ap_sig_allocacmp_p_Val2_load_16'low and to_integer(unsigned(j_cast17_fu_107_p1)) <= ap_sig_allocacmp_p_Val2_load_16'high then
            p_Result_48_fu_143_p4(to_integer(unsigned(j_cast17_fu_107_p1))) <= p_Result_s_fu_135_p3(0);
        end if;
    end process;

    p_Result_s_fu_135_p3 <= scalar_V(to_integer(unsigned(zext_ln779_fu_131_p1)) downto to_integer(unsigned(zext_ln779_fu_131_p1))) when (to_integer(unsigned(zext_ln779_fu_131_p1)) >= 0 and to_integer(unsigned(zext_ln779_fu_131_p1)) <=165) else "-";
    slice_V_1_out <= p_Val2_s_fu_46;

    slice_V_1_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln51_fu_92_p2, ap_start_int)
    begin
        if (((icmp_ln51_fu_92_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            slice_V_1_out_ap_vld <= ap_const_logic_1;
        else 
            slice_V_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln52_fu_121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_1_fu_115_p2),8));
    zext_ln779_fu_131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_fu_125_p2),32));
end behav;
