{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 15:42:08 2017 " "Info: Processing started: Mon May 29 15:42:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder4_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4_7-dataflow " "Info: Found design unit 1: decoder4_7-dataflow" {  } { { "decoder4_7.vhd" "" { Text "E:/Final318KendraYu/decoder4_7.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder4_7 " "Info: Found entity 1: decoder4_7" {  } { { "decoder4_7.vhd" "" { Text "E:/Final318KendraYu/decoder4_7.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Info: Found design unit 1: VGA_SYNC-a" {  } { { "VGA_SYNC.VHD" "" { Text "E:/Final318KendraYu/VGA_SYNC.VHD" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Info: Found entity 1: VGA_SYNC" {  } { { "VGA_SYNC.VHD" "" { Text "E:/Final318KendraYu/VGA_SYNC.VHD" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file delayen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delayen-example " "Info: Found design unit 1: delayen-example" {  } { { "delayen.vhd" "" { Text "E:/Final318KendraYu/delayen.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 delayen " "Info: Found entity 1: delayen" {  } { { "delayen.vhd" "" { Text "E:/Final318KendraYu/delayen.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutor2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tutor2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tutor2 " "Info: Found entity 1: tutor2" {  } { { "tutor2.bdf" "" { Schematic "E:/Final318KendraYu/tutor2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter7mod.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter7mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter7mod-SYN " "Info: Found design unit 1: lpm_counter7mod-SYN" {  } { { "lpm_counter7mod.vhd" "" { Text "E:/Final318KendraYu/lpm_counter7mod.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter7mod " "Info: Found entity 1: lpm_counter7mod" {  } { { "lpm_counter7mod.vhd" "" { Text "E:/Final318KendraYu/lpm_counter7mod.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter10.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter10-SYN " "Info: Found design unit 1: lpm_counter10-SYN" {  } { { "lpm_counter10.vhd" "" { Text "E:/Final318KendraYu/lpm_counter10.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter10 " "Info: Found entity 1: lpm_counter10" {  } { { "lpm_counter10.vhd" "" { Text "E:/Final318KendraYu/lpm_counter10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timestore.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timestore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timestore-example " "Info: Found design unit 1: timestore-example" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timestore " "Info: Found entity 1: timestore" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Info: Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "E:/Final318KendraYu/video_PLL.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Info: Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "E:/Final318KendraYu/video_PLL.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Info: Found design unit 1: clk_div-a" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-check " "Info: Found design unit 1: compare-check" {  } { { "compare.vhd" "" { Text "E:/Final318KendraYu/compare.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Info: Found entity 1: compare" {  } { { "compare.vhd" "" { Text "E:/Final318KendraYu/compare.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparing.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparing-check " "Info: Found design unit 1: comparing-check" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparing " "Info: Found entity 1: comparing" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-a " "Info: Found design unit 1: control-a" {  } { { "control.vhd" "" { Text "E:/Final318KendraYu/control.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "E:/Final318KendraYu/control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file finalproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Info: Found entity 1: FinalProject" {  } { { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Info: Found design unit 1: debounce-a" {  } { { "DEBOUNCE.VHD" "" { Text "E:/Final318KendraYu/DEBOUNCE.VHD" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "DEBOUNCE.VHD" "" { Text "E:/Final318KendraYu/DEBOUNCE.VHD" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-a " "Info: Found design unit 1: dec_7seg-a" {  } { { "DEC_7SEG.VHD" "" { Text "E:/Final318KendraYu/DEC_7SEG.VHD" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Info: Found entity 1: dec_7seg" {  } { { "DEC_7SEG.VHD" "" { Text "E:/Final318KendraYu/DEC_7SEG.VHD" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keycomp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file keycomp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keycomp " "Info: Found entity 1: keycomp" {  } { { "keycomp.bdf" "" { Schematic "E:/Final318KendraYu/keycomp.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Info: Found design unit 1: keyboard-a" {  } { { "KEYBOARD.VHD" "" { Text "E:/Final318KendraYu/KEYBOARD.VHD" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "KEYBOARD.VHD" "" { Text "E:/Final318KendraYu/KEYBOARD.VHD" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacomp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vgacomp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vgacomp " "Info: Found entity 1: vgacomp" {  } { { "vgacomp.bdf" "" { Schematic "E:/Final318KendraYu/vgacomp.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Info: Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Info: Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "E:/Final318KendraYu/lpm_counter0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "E:/Final318KendraYu/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "E:/Final318KendraYu/lpm_rom0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "E:/Final318KendraYu/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overview(donotinclude).bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file overview(donotinclude).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overview(donotinclude) " "Info: Found entity 1: overview(donotinclude)" {  } { { "overview(donotinclude).bdf" "" { Schematic "E:/Final318KendraYu/overview(donotinclude).bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8-scanning " "Info: Found design unit 1: reg8-scanning" {  } { { "reg8.vhd" "" { Text "E:/Final318KendraYu/reg8.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Info: Found entity 1: reg8" {  } { { "reg8.vhd" "" { Text "E:/Final318KendraYu/reg8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file score.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Score " "Info: Found entity 1: Score" {  } { { "score.vhd" "" { Text "E:/Final318KendraYu/score.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storedwordrom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file storedwordrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 storedWordRom-a " "Info: Found design unit 1: storedWordRom-a" {  } { { "StoredWordRom.vhd" "" { Text "E:/Final318KendraYu/StoredWordRom.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 StoredWordRom " "Info: Found entity 1: StoredWordRom" {  } { { "StoredWordRom.vhd" "" { Text "E:/Final318KendraYu/StoredWordRom.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tflip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tflip-example " "Info: Found design unit 1: tflip-example" {  } { { "tflip.vhd" "" { Text "E:/Final318KendraYu/tflip.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tflip " "Info: Found entity 1: tflip" {  } { { "tflip.vhd" "" { Text "E:/Final318KendraYu/tflip.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countercomp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file countercomp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 countercomp " "Info: Found entity 1: countercomp" {  } { { "countercomp.bdf" "" { Schematic "E:/Final318KendraYu/countercomp.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wordstorage.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wordstorage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WordStorage-logic " "Info: Found design unit 1: WordStorage-logic" {  } { { "WordStorage.vhd" "" { Text "E:/Final318KendraYu/WordStorage.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WordStorage " "Info: Found entity 1: WordStorage" {  } { { "WordStorage.vhd" "" { Text "E:/Final318KendraYu/WordStorage.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_changer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file color_changer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_changer-logic " "Info: Found design unit 1: color_changer-logic" {  } { { "color_changer.vhd" "" { Text "E:/Final318KendraYu/color_changer.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 color_changer " "Info: Found entity 1: color_changer" {  } { { "color_changer.vhd" "" { Text "E:/Final318KendraYu/color_changer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file char_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_display-logic " "Info: Found design unit 1: char_display-logic" {  } { { "Char_display.vhd" "" { Text "E:/Final318KendraYu/Char_display.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Char_display " "Info: Found entity 1: Char_display" {  } { { "Char_display.vhd" "" { Text "E:/Final318KendraYu/Char_display.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Info: Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "KEY\[3..1\] " "Warning: Not all bits in bus \"KEY\[3..1\]\" are used" {  } { { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 168 232 400 184 "KEY\[3\]" "" } { 464 96 264 480 "KEY\[1\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacomp vgacomp:inst " "Info: Elaborating entity \"vgacomp\" for hierarchy \"vgacomp:inst\"" {  } { { "FinalProject.bdf" "inst" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 128 448 688 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC vgacomp:inst\|VGA_SYNC:inst " "Info: Elaborating entity \"VGA_SYNC\" for hierarchy \"vgacomp:inst\|VGA_SYNC:inst\"" {  } { { "vgacomp.bdf" "inst" { Schematic "E:/Final318KendraYu/vgacomp.bdf" { { 528 808 1016 720 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst " "Info: Elaborating entity \"video_PLL\" for hierarchy \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\"" {  } { { "vga_sync.vhd" "video_PLL_inst" { Text "E:/Final318KendraYu/vga_sync.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "E:/Final318KendraYu/video_PLL.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "E:/Final318KendraYu/video_PLL.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "video_PLL.vhd" "" { Text "E:/Final318KendraYu/video_PLL.vhd" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_changer vgacomp:inst\|color_changer:inst3 " "Info: Elaborating entity \"color_changer\" for hierarchy \"vgacomp:inst\|color_changer:inst3\"" {  } { { "vgacomp.bdf" "inst3" { Schematic "E:/Final318KendraYu/vgacomp.bdf" { { 712 504 672 840 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_s color_changer.vhd(33) " "Warning (10492): VHDL Process Statement warning at color_changer.vhd(33): signal \"red_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_changer.vhd" "" { Text "E:/Final318KendraYu/color_changer.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue_s color_changer.vhd(34) " "Warning (10492): VHDL Process Statement warning at color_changer.vhd(34): signal \"blue_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_changer.vhd" "" { Text "E:/Final318KendraYu/color_changer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_s color_changer.vhd(35) " "Warning (10492): VHDL Process Statement warning at color_changer.vhd(35): signal \"green_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_changer.vhd" "" { Text "E:/Final318KendraYu/color_changer.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_lit color_changer.vhd(50) " "Warning (10492): VHDL Process Statement warning at color_changer.vhd(50): signal \"right_lit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_changer.vhd" "" { Text "E:/Final318KendraYu/color_changer.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "right_lit color_changer.vhd(40) " "Warning (10631): VHDL Process Statement warning at color_changer.vhd(40): inferring latch(es) for signal or variable \"right_lit\", which holds its previous value in one or more paths through the process" {  } { { "color_changer.vhd" "" { Text "E:/Final318KendraYu/color_changer.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoredWordRom vgacomp:inst\|StoredWordRom:inst4 " "Info: Elaborating entity \"StoredWordRom\" for hierarchy \"vgacomp:inst\|StoredWordRom:inst4\"" {  } { { "vgacomp.bdf" "inst4" { Schematic "E:/Final318KendraYu/vgacomp.bdf" { { 848 808 1000 976 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\"" {  } { { "StoredWordRom.vhd" "char_gen_rom" { Text "E:/Final318KendraYu/StoredWordRom.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\"" {  } { { "StoredWordRom.vhd" "" { Text "E:/Final318KendraYu/StoredWordRom.vhd" 24 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom " "Info: Instantiated megafunction \"vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Info: Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 512 " "Info: Parameter \"LPM_NUMWORDS\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE tcgrom.mif " "Info: Parameter \"LPM_FILE\" = \"tcgrom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "StoredWordRom.vhd" "" { Text "E:/Final318KendraYu/StoredWordRom.vhd" 24 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\|altrom:srom vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\|altrom:srom\", which is child of megafunction instantiation \"vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "StoredWordRom.vhd" "" { Text "E:/Final318KendraYu/StoredWordRom.vhd" 24 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "StoredWordRom.vhd" "" { Text "E:/Final318KendraYu/StoredWordRom.vhd" 24 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6401.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6401 " "Info: Found entity 1: altsyncram_6401" {  } { { "db/altsyncram_6401.tdf" "" { Text "E:/Final318KendraYu/db/altsyncram_6401.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6401 vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated " "Info: Elaborating entity \"altsyncram_6401\" for hierarchy \"vgacomp:inst\|StoredWordRom:inst4\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Char_display vgacomp:inst\|Char_display:inst2 " "Info: Elaborating entity \"Char_display\" for hierarchy \"vgacomp:inst\|Char_display:inst2\"" {  } { { "vgacomp.bdf" "inst2" { Schematic "E:/Final318KendraYu/vgacomp.bdf" { { 744 1760 1968 1000 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WordStorage vgacomp:inst\|WordStorage:inst5 " "Info: Elaborating entity \"WordStorage\" for hierarchy \"vgacomp:inst\|WordStorage:inst5\"" {  } { { "vgacomp.bdf" "inst5" { Schematic "E:/Final318KendraYu/vgacomp.bdf" { { 776 1360 1552 1000 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparing vgacomp:inst\|comparing:inst1 " "Info: Elaborating entity \"comparing\" for hierarchy \"vgacomp:inst\|comparing:inst1\"" {  } { { "vgacomp.bdf" "inst1" { Schematic "E:/Final318KendraYu/vgacomp.bdf" { { 976 1048 1264 1232 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Char_one comparing.vhd(37) " "Warning (10492): VHDL Process Statement warning at comparing.vhd(37): signal \"Char_one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_two comparing.vhd(38) " "Warning (10492): VHDL Process Statement warning at comparing.vhd(38): signal \"char_two\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_three comparing.vhd(39) " "Warning (10492): VHDL Process Statement warning at comparing.vhd(39): signal \"char_three\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_four comparing.vhd(40) " "Warning (10492): VHDL Process Statement warning at comparing.vhd(40): signal \"char_four\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_five comparing.vhd(41) " "Warning (10492): VHDL Process Statement warning at comparing.vhd(41): signal \"char_five\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_six comparing.vhd(42) " "Warning (10492): VHDL Process Statement warning at comparing.vhd(42): signal \"char_six\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_seven comparing.vhd(43) " "Warning (10492): VHDL Process Statement warning at comparing.vhd(43): signal \"char_seven\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_eight comparing.vhd(44) " "Warning (10492): VHDL Process Statement warning at comparing.vhd(44): signal \"char_eight\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_nine comparing.vhd(45) " "Warning (10492): VHDL Process Statement warning at comparing.vhd(45): signal \"char_nine\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_ten comparing.vhd(46) " "Warning (10492): VHDL Process Statement warning at comparing.vhd(46): signal \"char_ten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keycomp keycomp:inst4 " "Info: Elaborating entity \"keycomp\" for hierarchy \"keycomp:inst4\"" {  } { { "FinalProject.bdf" "inst4" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 224 40 216 352 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare keycomp:inst4\|compare:inst9 " "Info: Elaborating entity \"compare\" for hierarchy \"keycomp:inst4\|compare:inst9\"" {  } { { "keycomp.bdf" "inst9" { Schematic "E:/Final318KendraYu/keycomp.bdf" { { 344 1248 1368 440 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 keycomp:inst4\|reg8:inst8 " "Info: Elaborating entity \"reg8\" for hierarchy \"keycomp:inst4\|reg8:inst8\"" {  } { { "keycomp.bdf" "inst8" { Schematic "E:/Final318KendraYu/keycomp.bdf" { { 496 1064 1184 624 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_int reg8.vhd(22) " "Warning (10492): VHDL Process Statement warning at reg8.vhd(22): signal \"Q_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg8.vhd" "" { Text "E:/Final318KendraYu/reg8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control keycomp:inst4\|control:inst3 " "Info: Elaborating entity \"control\" for hierarchy \"keycomp:inst4\|control:inst3\"" {  } { { "keycomp.bdf" "inst3" { Schematic "E:/Final318KendraYu/keycomp.bdf" { { 408 704 848 504 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BC_LE control.vhd(97) " "Warning (10631): VHDL Process Statement warning at control.vhd(97): inferring latch(es) for signal or variable \"BC_LE\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "E:/Final318KendraYu/control.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MC_LE control.vhd(97) " "Warning (10631): VHDL Process Statement warning at control.vhd(97): inferring latch(es) for signal or variable \"MC_LE\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "E:/Final318KendraYu/control.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MC_LE control.vhd(97) " "Info (10041): Inferred latch for \"MC_LE\" at control.vhd(97)" {  } { { "control.vhd" "" { Text "E:/Final318KendraYu/control.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC_LE control.vhd(97) " "Info (10041): Inferred latch for \"BC_LE\" at control.vhd(97)" {  } { { "control.vhd" "" { Text "E:/Final318KendraYu/control.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keycomp:inst4\|keyboard:inst1 " "Info: Elaborating entity \"keyboard\" for hierarchy \"keycomp:inst4\|keyboard:inst1\"" {  } { { "keycomp.bdf" "inst1" { Schematic "E:/Final318KendraYu/keycomp.bdf" { { 232 672 880 360 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 keycomp:inst4\|lpm_rom0:inst11 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"keycomp:inst4\|lpm_rom0:inst11\"" {  } { { "keycomp.bdf" "inst11" { Schematic "E:/Final318KendraYu/keycomp.bdf" { { 592 792 952 672 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram keycomp:inst4\|lpm_rom0:inst11\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"keycomp:inst4\|lpm_rom0:inst11\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "E:/Final318KendraYu/lpm_rom0.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "keycomp:inst4\|lpm_rom0:inst11\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"keycomp:inst4\|lpm_rom0:inst11\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "E:/Final318KendraYu/lpm_rom0.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keycomp:inst4\|lpm_rom0:inst11\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"keycomp:inst4\|lpm_rom0:inst11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Info: Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Info: Parameter \"width_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.vhd" "" { Text "E:/Final318KendraYu/lpm_rom0.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2q61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2q61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2q61 " "Info: Found entity 1: altsyncram_2q61" {  } { { "db/altsyncram_2q61.tdf" "" { Text "E:/Final318KendraYu/db/altsyncram_2q61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2q61 keycomp:inst4\|lpm_rom0:inst11\|altsyncram:altsyncram_component\|altsyncram_2q61:auto_generated " "Info: Elaborating entity \"altsyncram_2q61\" for hierarchy \"keycomp:inst4\|lpm_rom0:inst11\|altsyncram:altsyncram_component\|altsyncram_2q61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tutor2 tutor2:inst1 " "Info: Elaborating entity \"tutor2\" for hierarchy \"tutor2:inst1\"" {  } { { "FinalProject.bdf" "inst1" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 440 320 536 600 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display tutor2:inst1\|LCD_Display:inst1 " "Info: Elaborating entity \"LCD_Display\" for hierarchy \"tutor2:inst1\|LCD_Display:inst1\"" {  } { { "tutor2.bdf" "inst1" { Schematic "E:/Final318KendraYu/tutor2.bdf" { { 352 62 406 480 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter7mod tutor2:inst1\|lpm_counter7mod:inst19 " "Info: Elaborating entity \"lpm_counter7mod\" for hierarchy \"tutor2:inst1\|lpm_counter7mod:inst19\"" {  } { { "tutor2.bdf" "inst19" { Schematic "E:/Final318KendraYu/tutor2.bdf" { { -200 456 600 -72 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tutor2:inst1\|lpm_counter7mod:inst19\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"tutor2:inst1\|lpm_counter7mod:inst19\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter7mod.vhd" "lpm_counter_component" { Text "E:/Final318KendraYu/lpm_counter7mod.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tutor2:inst1\|lpm_counter7mod:inst19\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"tutor2:inst1\|lpm_counter7mod:inst19\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter7mod.vhd" "" { Text "E:/Final318KendraYu/lpm_counter7mod.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tutor2:inst1\|lpm_counter7mod:inst19\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"tutor2:inst1\|lpm_counter7mod:inst19\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 6 " "Info: Parameter \"lpm_modulus\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter7mod.vhd" "" { Text "E:/Final318KendraYu/lpm_counter7mod.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ggk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggk " "Info: Found entity 1: cntr_ggk" {  } { { "db/cntr_ggk.tdf" "" { Text "E:/Final318KendraYu/db/cntr_ggk.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggk tutor2:inst1\|lpm_counter7mod:inst19\|lpm_counter:lpm_counter_component\|cntr_ggk:auto_generated " "Info: Elaborating entity \"cntr_ggk\" for hierarchy \"tutor2:inst1\|lpm_counter7mod:inst19\|lpm_counter:lpm_counter_component\|cntr_ggk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info: Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "E:/Final318KendraYu/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8cc tutor2:inst1\|lpm_counter7mod:inst19\|lpm_counter:lpm_counter_component\|cntr_ggk:auto_generated\|cmpr_8cc:cmpr2 " "Info: Elaborating entity \"cmpr_8cc\" for hierarchy \"tutor2:inst1\|lpm_counter7mod:inst19\|lpm_counter:lpm_counter_component\|cntr_ggk:auto_generated\|cmpr_8cc:cmpr2\"" {  } { { "db/cntr_ggk.tdf" "cmpr2" { Text "E:/Final318KendraYu/db/cntr_ggk.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div tutor2:inst1\|clk_div:inst7 " "Info: Elaborating entity \"clk_div\" for hierarchy \"tutor2:inst1\|clk_div:inst7\"" {  } { { "tutor2.bdf" "inst7" { Schematic "E:/Final318KendraYu/tutor2.bdf" { { 144 80 264 304 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter10 tutor2:inst1\|lpm_counter10:inst11 " "Info: Elaborating entity \"lpm_counter10\" for hierarchy \"tutor2:inst1\|lpm_counter10:inst11\"" {  } { { "tutor2.bdf" "inst11" { Schematic "E:/Final318KendraYu/tutor2.bdf" { { -32 456 600 96 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tutor2:inst1\|lpm_counter10:inst11\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"tutor2:inst1\|lpm_counter10:inst11\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter10.vhd" "lpm_counter_component" { Text "E:/Final318KendraYu/lpm_counter10.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tutor2:inst1\|lpm_counter10:inst11\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"tutor2:inst1\|lpm_counter10:inst11\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter10.vhd" "" { Text "E:/Final318KendraYu/lpm_counter10.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tutor2:inst1\|lpm_counter10:inst11\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"tutor2:inst1\|lpm_counter10:inst11\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Info: Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter10.vhd" "" { Text "E:/Final318KendraYu/lpm_counter10.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rhk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhk " "Info: Found entity 1: cntr_rhk" {  } { { "db/cntr_rhk.tdf" "" { Text "E:/Final318KendraYu/db/cntr_rhk.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rhk tutor2:inst1\|lpm_counter10:inst11\|lpm_counter:lpm_counter_component\|cntr_rhk:auto_generated " "Info: Elaborating entity \"cntr_rhk\" for hierarchy \"tutor2:inst1\|lpm_counter10:inst11\|lpm_counter:lpm_counter_component\|cntr_rhk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tflip tutor2:inst1\|tflip:inst9 " "Info: Elaborating entity \"tflip\" for hierarchy \"tutor2:inst1\|tflip:inst9\"" {  } { { "tutor2.bdf" "inst9" { Schematic "E:/Final318KendraYu/tutor2.bdf" { { 128 592 688 224 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev tflip.vhd(29) " "Warning (10492): VHDL Process Statement warning at tflip.vhd(29): signal \"prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tflip.vhd" "" { Text "E:/Final318KendraYu/tflip.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_not tflip.vhd(30) " "Warning (10492): VHDL Process Statement warning at tflip.vhd(30): signal \"prev_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tflip.vhd" "" { Text "E:/Final318KendraYu/tflip.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce tutor2:inst1\|debounce:inst8 " "Info: Elaborating entity \"debounce\" for hierarchy \"tutor2:inst1\|debounce:inst8\"" {  } { { "tutor2.bdf" "inst8" { Schematic "E:/Final318KendraYu/tutor2.bdf" { { 24 80 264 120 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayen tutor2:inst1\|delayen:inst17 " "Info: Elaborating entity \"delayen\" for hierarchy \"tutor2:inst1\|delayen:inst17\"" {  } { { "tutor2.bdf" "inst17" { Schematic "E:/Final318KendraYu/tutor2.bdf" { { -648 528 624 -552 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev delayen.vhd(55) " "Warning (10492): VHDL Process Statement warning at delayen.vhd(55): signal \"prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delayen.vhd" "" { Text "E:/Final318KendraYu/delayen.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_not delayen.vhd(56) " "Warning (10492): VHDL Process Statement warning at delayen.vhd(56): signal \"prev_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delayen.vhd" "" { Text "E:/Final318KendraYu/delayen.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timestore tutor2:inst1\|timestore:inst6 " "Info: Elaborating entity \"timestore\" for hierarchy \"tutor2:inst1\|timestore:inst6\"" {  } { { "tutor2.bdf" "inst6" { Schematic "E:/Final318KendraYu/tutor2.bdf" { { -72 1008 1160 120 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[0\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[0\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[0\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[1\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[1\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[1\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[2\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[2\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[2\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[3\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[3\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[3\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[4\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[4\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[4\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[5\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[5\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[5\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[6\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[6\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[6\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[7\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[7\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[7\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[8\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[8\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[8\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[8\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[9\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[9\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[9\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[9\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[10\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[10\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[10\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[10\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[11\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[11\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[11\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[11\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[12\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[12\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[12\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[12\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[13\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[13\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[13\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[13\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[14\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[14\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[14\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[14\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_num\[15\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_num\[15\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_num\[15\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_num\[15\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_d\[0\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_d\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_d\[0\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_d\[0\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_d\[1\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_d\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_d\[1\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_d\[1\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "concat_d\[2\] timestore.vhd(22) " "Error (10820): Netlist error at timestore.vhd(22): can't infer register for concat_d\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "concat_d\[2\] timestore.vhd(19) " "Info (10041): Inferred latch for \"concat_d\[2\]\" at timestore.vhd(19)" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "tutor2:inst1\|timestore:inst6 " "Error: Can't elaborate user hierarchy \"tutor2:inst1\|timestore:inst6\"" {  } { { "tutor2.bdf" "inst6" { Schematic "E:/Final318KendraYu/tutor2.bdf" { { -72 1008 1160 120 "inst6" "" } } } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 23 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 20 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Error: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 29 15:42:20 2017 " "Error: Processing ended: Mon May 29 15:42:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Error: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Error: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
