

================================================================
== Vivado HLS Report for 'adder'
================================================================
* Date:           Tue Nov 29 15:36:52 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sum
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    5|    5|         1|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data), !map !26

ST_1: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !30

ST_1: stg_6 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data), !map !34

ST_1: stg_7 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !38

ST_1: stg_8 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @adder_str) nounwind

ST_1: stg_9 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data, i1* %outStream_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_10 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data, i1* %inStream_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_11 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_12 [1/1] 1.57ns
:8  br label %1


 <State 2>: 2.44ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: i_cast1 [1/1] 0.00ns
:1  %i_cast1 = zext i3 %i to i32

ST_2: exitcond [1/1] 1.62ns
:2  %exitcond = icmp eq i3 %i, -3

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_2: i_1 [1/1] 0.80ns
:4  %i_1 = add i3 %i, 1

ST_2: stg_18 [1/1] 0.00ns
:5  br i1 %exitcond, label %3, label %2

ST_2: empty_2 [1/1] 0.00ns
:0  %empty_2 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %inStream_V_data, i1* %inStream_V_last_V)

ST_2: tmp_data [1/1] 0.00ns (grouped into LUT with out node tmp_data_1)
:1  %tmp_data = extractvalue { i32, i1 } %empty_2, 0

ST_2: tmp_last_V [1/1] 0.00ns
:2  %tmp_last_V = extractvalue { i32, i1 } %empty_2, 1

ST_2: tmp_data_1 [1/1] 2.44ns (out node of the LUT)
:3  %tmp_data_1 = add nsw i32 %tmp_data, %i_cast1

ST_2: stg_23 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %outStream_V_data, i1* %outStream_V_last_V, i32 %tmp_data_1, i1 %tmp_last_V)

ST_2: stg_24 [1/1] 0.00ns
:5  br label %1

ST_2: stg_25 [2/2] 0.00ns
:0  ret void


 <State 3>: 0.00ns
ST_3: stg_26 [1/2] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
