
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-1 for linux64 - Mar 08, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /user/stud/fall23/yl5334/.synopsys_dv_prefs.tcl
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
##################################################
# Read design and library
##################################################
# Set the top_level name
set top_level ibex_top
ibex_top
# In this file, libray path and libraries which are used are defined
source -verbose "../common_scripts/common.tcl" 
. /courses/ee6321/share/ibm13rflpvt/synopsys/ ~/ibex/ ~/ibex/rtl ~/ibex_/ibex ~/ibex_/opentitan/hw/ip/prim/rtl
dw_foundation.sldb
* scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
set hdlin_enable_rtldrc_info true
true
# Read verilog files
#read_verilog $(ls ~/ibex/rtl/*.sv)
#find ~/ibex/rtl/ -name "*.sv" | xargs echo read_verilog
set files [glob ../../../Verilog_files/*.v]
../../../Verilog_files/prim_clock_gating.v ../../../Verilog_files/ibex_top.v ../../../Verilog_files/ibex_wb_stage.v ../../../Verilog_files/ibex_pmp.v ../../../Verilog_files/ibex_multdiv_slow.v ../../../Verilog_files/ibex_register_file_ff.v ../../../Verilog_files/ibex_if_stage.v ../../../Verilog_files/ibex_multdiv_fast.v ../../../Verilog_files/ibex_prefetch_buffer.v ../../../Verilog_files/ibex_load_store_unit.v ../../../Verilog_files/ibex_lockstep.v ../../../Verilog_files/ibex_icache.v ../../../Verilog_files/ibex_decoder.v ../../../Verilog_files/ibex_dummy_instr.v ../../../Verilog_files/ibex_csr.v ../../../Verilog_files/ibex_ex_block.v ../../../Verilog_files/ibex_fetch_fifo.v ../../../Verilog_files/ibex_id_stage.v ../../../Verilog_files/ibex_counter.v ../../../Verilog_files/ibex_cs_registers.v ../../../Verilog_files/ibex_alu.v ../../../Verilog_files/ibex_controller.v ../../../Verilog_files/prim_generic_flop.v ../../../Verilog_files/ibex_compressed_decoder.v ../../../Verilog_files/ibex_core.v ../../../Verilog_files/prim_generic_buf.v ../../../Verilog_files/ibex_branch_predict.v
#cd ~/ibex/rtl
#read_sverilog ibex_alu.sv
#cd ~/ibex_syn/dc/ibex
foreach file $files {
  read_verilog $file
  analyze -f verilog $file
}
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.v

Inferred memory devices in process
	in routine prim_clock_gating line 16 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    en_latch_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.db:prim_clock_gating'
Loaded 1 design.
Current design is 'prim_clock_gating'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/prim_clock_gating.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v:432: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)

Inferred memory devices in process
	in routine ibex_top line 202 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.db:ibex_top'
Loaded 1 design.
Current design is 'ibex_top'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_top.v
Warning:  ../../../Verilog_files/ibex_top.v:432: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_wb_stage.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_wb_stage.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_wb_stage.db:ibex_wb_stage'
Loaded 1 design.
Current design is 'ibex_wb_stage'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_wb_stage.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:153: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:118: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:104: unsigned to signed assignment occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:149: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:147: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:88: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:111: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:101: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:41: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 130 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           135            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 144 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.db:ibex_pmp'
Loaded 1 design.
Current design is 'ibex_pmp'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_pmp.v
Warning:  ../../../Verilog_files/ibex_pmp.v:153: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:280: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:96: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:158: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:198: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:222: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 91 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            96            |    auto/auto     |
|           101            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 142 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           155            |    auto/auto     |
|           158            |    auto/auto     |
|           198            |    auto/auto     |
|           222            |    auto/auto     |
|           248            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_multdiv_slow line 263 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  op_a_shift_q_reg   | Flip-flop |  33   |  Y  | N  | Y  | N  | N  | N  | N  |
|   md_state_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  div_by_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| multdiv_count_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  op_b_shift_q_reg   | Flip-flop |  33   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| ibex_multdiv_slow/212 |   32   |    1    |      5       |
===========================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.db:ibex_multdiv_slow'
Loaded 1 design.
Current design is 'ibex_multdiv_slow'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_multdiv_slow.v
Warning:  ../../../Verilog_files/ibex_multdiv_slow.v:280: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v:190: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v:93: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ibex_register_file_ff line 87 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| g_rf_flops[1].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[2].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[3].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[4].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[5].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[6].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[7].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[8].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[9].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[10].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[11].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[12].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[13].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[14].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[15].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[16].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[17].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[18].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[19].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[20].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[21].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[22].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[23].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[24].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[25].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[26].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[27].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[28].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[29].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[30].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[31].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.db:ibex_register_file_ff'
Loaded 1 design.
Current design is 'ibex_register_file_ff'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_register_file_ff.v
Warning:  ../../../Verilog_files/ibex_register_file_ff.v:190: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v:558: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v:206: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 199 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           206            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 215 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           219            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_if_stage line 409 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| instr_valid_id_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_new_id_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine ibex_if_stage line 446 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|   illegal_c_insn_id_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| instr_is_compressed_id_o_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         pc_id_o_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     instr_rdata_id_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   instr_rdata_alu_id_o_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    instr_fetch_err_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| instr_fetch_err_plus2_o_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    instr_rdata_c_id_o_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.db:ibex_if_stage'
Loaded 1 design.
Current design is 'ibex_if_stage'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_if_stage.v
Warning:  ../../../Verilog_files/ibex_if_stage.v:558: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v:396: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v:334: signed to unsigned assignment occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v:236: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 223 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           236            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 316 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           331            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_multdiv_fast line 90 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| op_numerator_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  op_quotient_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  div_by_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  div_counter_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   md_state_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_multdiv_fast line 291 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
| gen_mult_fast.mult_state_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==========================================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| ibex_multdiv_fast/363 |   32   |    1    |      5       |
===========================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.db:ibex_multdiv_fast'
Loaded 1 design.
Current design is 'ibex_multdiv_fast'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_multdiv_fast.v
Warning:  ../../../Verilog_files/ibex_multdiv_fast.v:396: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v:74: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ibex_prefetch_buffer line 111 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stored_addr_q_reg  | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_prefetch_buffer line 127 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fetch_addr_q_reg   | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_prefetch_buffer line 152 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| rdata_outstanding_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  branch_discard_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     valid_req_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    discard_req_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.db:ibex_prefetch_buffer'
Loaded 1 design.
Current design is 'ibex_prefetch_buffer'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_prefetch_buffer.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:405: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:108: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:117: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:127: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:138: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:104: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:152: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:188: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:200: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:228: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:256: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 100 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
|           108            |    auto/auto     |
|           117            |    auto/auto     |
|           127            |    auto/auto     |
|           138            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 148 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           152            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 184 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           188            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 196 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 224 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           228            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 252 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           256            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 284 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           299            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 160 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 165 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_type_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| data_sign_ext_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data_we_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rdata_offset_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 179 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_last_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 367 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      pmp_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      lsu_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ls_fsm_cs_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| handle_misaligned_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.db:ibex_load_store_unit'
Loaded 1 design.
Current design is 'ibex_load_store_unit'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_load_store_unit.v
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:405: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v

Inferred memory devices in process
	in routine ibex_lockstep line 253 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|   shadow_inputs_q_reg   | Flip-flop |  318  |  Y  | N  | Y  | N  | N  | N  | N  |
| shadow_data_rdata_q_reg | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
| shadow_tag_rdata_q_reg  | Flip-flop |  88   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine ibex_lockstep line 308 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| core_outputs_q_reg  | Flip-flop | 1284  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_lockstep line 405 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| shadow_outputs_q_reg | Flip-flop |  428  |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.db:ibex_lockstep'
Loaded 1 design.
Current design is 'ibex_lockstep'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_lockstep.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:817: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:341: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:363: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:605: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:604: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:339: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:340: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:352: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:484: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:615: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:631: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:644: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:645: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:762: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 752 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           762            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_icache line 250 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| prefetch_addr_q_reg | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 310 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| lookup_valid_ic1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine ibex_icache line 328 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| lookup_addr_ic1_reg | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|   fill_in_ic1_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 365 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| round_robin_way_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| round_robin_way_q_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine ibex_icache line 535 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fill_ram_done_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_out_cnt_q_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fill_busy_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fill_older_q_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fill_stale_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fill_cache_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fill_hit_q_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_ext_cnt_q_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_ext_hold_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_ext_done_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_rvd_cnt_q_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 572 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_addr_q_reg   | Flip-flop |  120  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 576 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_way_q_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 586 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_err_q_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 600 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_data_q_reg   | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 686 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   skid_data_q_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   skid_err_q_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 698 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  skid_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 717 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  output_addr_q_reg  | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 797 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inval_state_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 811 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inval_index_q_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.db:ibex_icache'
Loaded 1 design.
Current design is 'ibex_icache'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_icache.v
Warning:  ../../../Verilog_files/ibex_icache.v:817: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:907: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:302: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:302: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:309: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:456: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:474: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:503: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:564: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:581: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:586: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:591: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:596: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:601: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:606: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:559: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:634: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:644: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:619: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:664: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:717: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:722: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:727: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:730: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:733: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:736: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:739: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:742: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:745: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:748: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:751: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:754: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:757: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:760: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:763: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:766: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:769: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:772: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:775: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:778: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:781: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:784: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:787: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:790: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:793: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:796: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:799: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:802: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:805: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:808: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:811: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:814: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:817: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:822: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:871: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:270: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:551: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 172 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
|           225            |    auto/auto     |
|           240            |    auto/auto     |
|           253            |    auto/auto     |
|           270            |    auto/auto     |
|           274            |    auto/auto     |
|           285            |    auto/auto     |
|           297            |    auto/auto     |
|           333            |    auto/auto     |
|           383            |    auto/auto     |
|           398            |    auto/auto     |
|           416            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 438 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           454            |    auto/auto     |
|           493            |    auto/auto     |
|           551            |    auto/auto     |
|           705            |    auto/auto     |
|           864            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.db:ibex_decoder'
Loaded 1 design.
Current design is 'ibex_decoder'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_decoder.v
Warning:  ../../../Verilog_files/ibex_decoder.v:907: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v:113: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v:87: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 83 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_dummy_instr line 48 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| dummy_instr_seed_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine ibex_dummy_instr line 77 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dummy_cnt_q_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.db:ibex_dummy_instr'
Loaded 1 design.
Current design is 'ibex_dummy_instr'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_dummy_instr.v
Warning:  ../../../Verilog_files/ibex_dummy_instr.v:113: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.v

Inferred memory devices in process
	in routine ibex_csr line 19 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.db:ibex_csr'
Loaded 1 design.
Current design is 'ibex_csr'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_csr.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_ex_block.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_ex_block.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_ex_block.db:ibex_ex_block'
Loaded 1 design.
Current design is 'ibex_ex_block'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_ex_block.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v:165: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v:127: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v:163: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ibex_fetch_fifo line 102 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  instr_addr_q_reg   | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_fetch_fifo line 136 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     valid_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_fetch_fifo line 157 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  96   |  Y  | N  | N  | N  | N  | N  | N  |
|      err_q_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.db:ibex_fetch_fifo'
Loaded 1 design.
Current design is 'ibex_fetch_fifo'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_fetch_fifo.v
Warning:  ../../../Verilog_files/ibex_fetch_fifo.v:165: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:785: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:337: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:430: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:665: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 333 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           337            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 394 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           398            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 426 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           430            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 650 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           665            |    auto/auto     |
|           668            |     auto/no      |
===============================================

Inferred memory devices in process
	in routine ibex_id_stage line 416 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imd_val_q_reg    | Flip-flop |  68   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_id_stage line 606 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| g_branch_set_flop.branch_set_raw_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================================

Inferred memory devices in process
	in routine ibex_id_stage line 615 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| branch_jump_set_done_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine ibex_id_stage line 644 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    id_fsm_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.db:ibex_id_stage'
Loaded 1 design.
Current design is 'ibex_id_stage'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_id_stage.v
Warning:  ../../../Verilog_files/ibex_id_stage.v:785: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v:76: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine ibex_counter line 46 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.db:ibex_counter'
Loaded 1 design.
Current design is 'ibex_counter'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_counter.v
Warning:  ../../../Verilog_files/ibex_counter.v:76: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:1257: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:942: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:948: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:597: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 302 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           309            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 441 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           477            |    auto/auto     |
|           520            |     auto/no      |
|           523            |     auto/no      |
===============================================

Statistics for case statements in always block at line 593 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           597            |    auto/auto     |
===============================================
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:624: Net mstack_d connected to instance u_mstatus_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:676: Net mstack_cause_d connected to instance u_mcause_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:762: Net mstack_d connected to instance u_mstack_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:786: Net mstack_cause_d connected to instance u_mstack_cause_csr is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine ibex_cs_registers line 586 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   priv_lvl_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_cs_registers line 1086 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mcountinhibit_q_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| ibex_cs_registers/398 |   32   |   64    |      5       |
===========================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.db:ibex_cs_registers'
Loaded 1 design.
Current design is 'ibex_cs_registers'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_cs_registers.v
Warning:  ../../../Verilog_files/ibex_cs_registers.v:1257: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v:888: The statements in initial blocks are ignored. (VER-281)

Statistics for case statements in always block at line 51 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 74 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |     auto/no      |
===============================================

Statistics for case statements in always block at line 87 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |     auto/no      |
===============================================

Statistics for case statements in always block at line 103 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 123 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           127            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 180 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           184            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 231 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           235            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 247 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           251            |     auto/no      |
===============================================

Statistics for case statements in always block at line 861 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           866            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.db:ibex_alu'
Loaded 1 design.
Current design is 'ibex_alu'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_alu.v
Warning:  ../../../Verilog_files/ibex_alu.v:888: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:600: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:318: signed to unsigned part selection occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:428: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:503: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 345 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           374            |    auto/auto     |
|           512            |     auto/no      |
===============================================

Inferred memory devices in process
	in routine ibex_controller line 323 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  debug_cause_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_controller line 576 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|        exc_req_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     illegal_insn_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ctrl_fsm_cs_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       nmi_mode_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    do_single_step_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      debug_mode_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| enter_debug_mode_prio_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       load_err_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       store_err_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.db:ibex_controller'
Loaded 1 design.
Current design is 'ibex_controller'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_controller.v
Warning:  ../../../Verilog_files/ibex_controller.v:600: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.v

Inferred memory devices in process
	in routine prim_generic_flop line 13 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.db:prim_generic_flop'
Loaded 1 design.
Current design is 'prim_generic_flop'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/prim_generic_flop.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:116: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:29: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:64: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:55: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:42: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:79: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:26: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 20 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
|            29            |    auto/auto     |
|            42            |    auto/auto     |
|            55            |    auto/auto     |
|            64            |    auto/auto     |
|            79            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.db:ibex_compressed_decoder'
Loaded 1 design.
Current design is 'ibex_compressed_decoder'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_compressed_decoder.v
Warning:  ../../../Verilog_files/ibex_compressed_decoder.v:116: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_core.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_core.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_core.db:ibex_core'
Loaded 1 design.
Current design is 'ibex_core'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_core.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_buf.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_buf.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_buf.db:prim_generic_buf'
Loaded 1 design.
Current design is 'prim_generic_buf'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/prim_generic_buf.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v:55: The statements in initial blocks are ignored. (VER-281)

Statistics for case statements in always block at line 38 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |     auto/no      |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.db:ibex_branch_predict'
Loaded 1 design.
Current design is 'ibex_branch_predict'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_branch_predict.v
Warning:  ../../../Verilog_files/ibex_branch_predict.v:55: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
elaborate ibex_top
Running PRESTO HDLC

Inferred memory devices in process
	in routine ibex_top line 202 in file
		'../../../Verilog_files/ibex_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'ibex_top'.
Information: Building the design 'prim_generic_buf' instantiated from design 'ibex_top' with
	the parameters "Width=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'prim_generic_buf' instantiated from design 'ibex_top' with
	the parameters "Width=32'h00000020". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ibex_core' instantiated from design 'ibex_top' with
	the parameters "PMPEnable=1'h0,PMPGranularity=32'h00000000,PMPNumRegions=32'h00000004,MHPMCounterNum=32'h00000000,MHPMCounterWidth=32'h00000028,RV32E=1'h0,RV32M=2,RV32B=0,BranchTargetALU=1'h0,ICache=1'h0,ICacheECC=1'h0,BusSizeECC=32'h00000020,TagSizeECC=32'h00000016,LineSizeECC=32'h00000040,BranchPredictor=1'h0,DbgTriggerEn=1'h0,DbgHwBreakNum=32'h00000001,WritebackStage=1'h0,ResetAll=1'h0,RndCnstLfsrSeed=32'hac533bf4,RndCnstLfsrPerm=160'h1e35ecba467fd1b12e958152c04fa43878a8daed,SecureIbex=1'h0,DummyInstructions=1'h0,RegFileECC=1'h0,RegFileDataWidth=32'h00000020,MemECC=1'h0,MemDataWidth=32'h00000020,DmHaltAddr=32'h1a110800,DmExceptionAddr=32'h1a110808". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ibex_register_file_ff' instantiated from design 'ibex_top' with
	the parameters "RV32E=1'h0,DataWidth=32'h00000020,DummyInstructions=1'h0,WrenCheck=1'h0,RdataMuxCheck=1'h0,WordZeroVal=32'h00000000". (HDL-193)
Warning:  ../../../Verilog_files/ibex_register_file_ff.v:93: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ibex_register_file_ff_0_00000020_0_0_0_00000000 line 87 in file
		'../../../Verilog_files/ibex_register_file_ff.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| g_rf_flops[1].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[2].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[3].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[4].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[5].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[6].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[7].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[8].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[9].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[10].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[11].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[12].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[13].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[14].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[15].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[16].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[17].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[18].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[19].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[20].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[21].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[22].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[23].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[24].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[25].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[26].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[27].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[28].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[29].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[30].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[31].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_if_stage' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808' with
	the parameters "DmHaltAddr=32'h1a110800,DmExceptionAddr=32'h1a110808,DummyInstructions=1'h0,ICache=1'h0,ICacheECC=1'h0,BusSizeECC=32'h00000020,TagSizeECC=32'h00000016,LineSizeECC=32'h00000040,PCIncrCheck=1'h0,ResetAll=1'h0,RndCnstLfsrSeed=32'hac533bf4,RndCnstLfsrPerm=160'h1e35ecba467fd1b12e958152c04fa43878a8daed,BranchPredictor=1'h0,MemECC=1'h0,MemDataWidth=32'h00000020". (HDL-193)
Warning:  ../../../Verilog_files/ibex_if_stage.v:206: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 199 in file
	'../../../Verilog_files/ibex_if_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           206            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 215 in file
	'../../../Verilog_files/ibex_if_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           219            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020 line 409 in file
		'../../../Verilog_files/ibex_if_stage.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| instr_valid_id_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_new_id_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020 line 446 in file
		'../../../Verilog_files/ibex_if_stage.v'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|   illegal_c_insn_id_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| instr_is_compressed_id_o_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         pc_id_o_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     instr_rdata_id_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   instr_rdata_alu_id_o_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    instr_fetch_err_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| instr_fetch_err_plus2_o_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    instr_rdata_c_id_o_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_id_stage' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808' with
	the parameters "RV32E=1'h0,RV32M=2,RV32B=0,BranchTargetALU=1'h0,DataIndTiming=1'h0,WritebackStage=1'h0,BranchPredictor=1'h0,MemECC=1'h0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_id_stage.v:337: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_id_stage.v:430: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_id_stage.v:665: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 333 in file
	'../../../Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           337            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 394 in file
	'../../../Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           398            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 426 in file
	'../../../Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           430            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 650 in file
	'../../../Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           665            |    auto/auto     |
|           668            |     auto/no      |
===============================================

Inferred memory devices in process
	in routine ibex_id_stage_0_2_0_0_0_0_0_0 line 416 in file
		'../../../Verilog_files/ibex_id_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imd_val_q_reg    | Flip-flop |  68   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_id_stage_0_2_0_0_0_0_0_0 line 606 in file
		'../../../Verilog_files/ibex_id_stage.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| g_branch_set_flop.branch_set_raw_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================================

Inferred memory devices in process
	in routine ibex_id_stage_0_2_0_0_0_0_0_0 line 615 in file
		'../../../Verilog_files/ibex_id_stage.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| branch_jump_set_done_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine ibex_id_stage_0_2_0_0_0_0_0_0 line 644 in file
		'../../../Verilog_files/ibex_id_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    id_fsm_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_ex_block' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808' with
	the parameters "RV32M=2,RV32B=0,BranchTargetALU=1'h0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ibex_load_store_unit' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808' with
	the parameters "MemECC=1'h0,MemDataWidth=32'h00000020". (HDL-193)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:108: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:117: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:127: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:138: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:104: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:152: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:188: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:200: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:228: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:256: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 100 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
|           108            |    auto/auto     |
|           117            |    auto/auto     |
|           127            |    auto/auto     |
|           138            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 148 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           152            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 184 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           188            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 196 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 224 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           228            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 252 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           256            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 284 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           299            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_load_store_unit_0_00000020 line 160 in file
		'../../../Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit_0_00000020 line 165 in file
		'../../../Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_type_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| data_sign_ext_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data_we_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rdata_offset_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit_0_00000020 line 179 in file
		'../../../Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_last_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit_0_00000020 line 367 in file
		'../../../Verilog_files/ibex_load_store_unit.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      pmp_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      lsu_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ls_fsm_cs_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| handle_misaligned_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_wb_stage' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808' with
	the parameters "ResetAll=1'h0,WritebackStage=1'h0,DummyInstructions=1'h0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ibex_cs_registers' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808' with
	the parameters "DbgTriggerEn=1'h0,DbgHwBreakNum=32'h00000001,DataIndTiming=1'h0,DummyInstructions=1'h0,ShadowCSR=1'h0,ICache=1'h0,MHPMCounterNum=32'h00000000,MHPMCounterWidth=32'h00000028,PMPEnable=1'h0,PMPGranularity=32'h00000000,PMPNumRegions=32'h00000004,RV32E=1'h0,RV32M=2,RV32B=0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:942: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:948: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:597: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 302 in file
	'../../../Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           309            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 441 in file
	'../../../Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           477            |    auto/auto     |
|           520            |     auto/no      |
|           523            |     auto/no      |
===============================================

Statistics for case statements in always block at line 593 in file
	'../../../Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           597            |    auto/auto     |
===============================================
Warning:  ../../../Verilog_files/ibex_cs_registers.v:624: Net mstack_d connected to instance u_mstatus_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:676: Net mstack_cause_d connected to instance u_mcause_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:762: Net mstack_d connected to instance u_mstack_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:786: Net mstack_cause_d connected to instance u_mstack_cause_csr is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 line 586 in file
		'../../../Verilog_files/ibex_cs_registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   priv_lvl_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 line 1086 in file
		'../../../Verilog_files/ibex_cs_registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mcountinhibit_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================================================
|                                   block name/line                                    | Inputs | Outputs | # sel inputs |
==========================================================================================================================
| ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0/398 |   32   |   64    |      5       |
==========================================================================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_prefetch_buffer' instantiated from design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020' with
	the parameters "ResetAll=1'h0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_prefetch_buffer.v:74: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_prefetch_buffer.v:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ibex_prefetch_buffer_0 line 111 in file
		'../../../Verilog_files/ibex_prefetch_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stored_addr_q_reg  | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_prefetch_buffer_0 line 127 in file
		'../../../Verilog_files/ibex_prefetch_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fetch_addr_q_reg   | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_prefetch_buffer_0 line 152 in file
		'../../../Verilog_files/ibex_prefetch_buffer.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| rdata_outstanding_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  branch_discard_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     valid_req_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    discard_req_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_decoder' instantiated from design 'ibex_id_stage_0_2_0_0_0_0_0_0' with
	the parameters "RV32E=1'h0,RV32M=2,RV32B=0,BranchTargetALU=1'h0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_decoder.v:302: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:302: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:309: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:456: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:474: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:503: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:564: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:581: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:586: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:591: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:596: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:601: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:606: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:559: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:634: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:644: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:619: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:664: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:717: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:722: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:727: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:730: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:733: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:736: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:739: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:742: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:745: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:748: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:751: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:754: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:757: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:760: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:763: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:766: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:769: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:772: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:775: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:778: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:781: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:784: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:787: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:790: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:793: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:796: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:799: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:802: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:805: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:808: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:811: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:814: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:817: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:822: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:871: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:270: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_decoder.v:551: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 172 in file
	'../../../Verilog_files/ibex_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
|           225            |    auto/auto     |
|           240            |    auto/auto     |
|           253            |    auto/auto     |
|           270            |    auto/auto     |
|           274            |    auto/auto     |
|           285            |    auto/auto     |
|           297            |    auto/auto     |
|           333            |    auto/auto     |
|           383            |    auto/auto     |
|           398            |    auto/auto     |
|           416            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 438 in file
	'../../../Verilog_files/ibex_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           454            |    auto/auto     |
|           493            |    auto/auto     |
|           551            |    auto/auto     |
|           705            |    auto/auto     |
|           864            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ibex_controller' instantiated from design 'ibex_id_stage_0_2_0_0_0_0_0_0' with
	the parameters "WritebackStage=1'h0,BranchPredictor=1'h0,MemECC=1'h0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_controller.v:318: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_controller.v:428: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_controller.v:503: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 345 in file
	'../../../Verilog_files/ibex_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           374            |    auto/auto     |
|           512            |     auto/no      |
===============================================

Inferred memory devices in process
	in routine ibex_controller_0_0_0 line 323 in file
		'../../../Verilog_files/ibex_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  debug_cause_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_controller_0_0_0 line 576 in file
		'../../../Verilog_files/ibex_controller.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|        exc_req_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     illegal_insn_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ctrl_fsm_cs_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       nmi_mode_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    do_single_step_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      debug_mode_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| enter_debug_mode_prio_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       load_err_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       store_err_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_alu' instantiated from design 'ibex_ex_block_2_0_0' with
	the parameters "RV32B=0". (HDL-193)

Statistics for case statements in always block at line 51 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 74 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |     auto/no      |
===============================================

Statistics for case statements in always block at line 87 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |     auto/no      |
===============================================

Statistics for case statements in always block at line 103 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 123 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           127            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 180 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           184            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 231 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           235            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 247 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           251            |     auto/no      |
===============================================

Statistics for case statements in always block at line 861 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           866            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ibex_multdiv_fast' instantiated from design 'ibex_ex_block_2_0_0' with
	the parameters "RV32M=2". (HDL-193)
Warning:  ../../../Verilog_files/ibex_multdiv_fast.v:334: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_multdiv_fast.v:236: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 223 in file
	'../../../Verilog_files/ibex_multdiv_fast.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           236            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 316 in file
	'../../../Verilog_files/ibex_multdiv_fast.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           331            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_multdiv_fast_RV32M2 line 90 in file
		'../../../Verilog_files/ibex_multdiv_fast.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| op_numerator_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  op_quotient_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  div_by_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  div_counter_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   md_state_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_multdiv_fast_RV32M2 line 291 in file
		'../../../Verilog_files/ibex_multdiv_fast.v'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
| gen_mult_fast.mult_state_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==========================================================================================
Statistics for MUX_OPs
==================================================================
|       block name/line        | Inputs | Outputs | # sel inputs |
==================================================================
| ibex_multdiv_fast_RV32M2/363 |   32   |    1    |      5       |
==================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=6,ShadowCopy=1'h0,ResetValue=6'h10". (HDL-193)

Inferred memory devices in process
	in routine ibex_csr_6_0_10 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=32,ShadowCopy=1'h0,ResetValue=1'sh0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_csr.v:11: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine ibex_csr_32_0_s0 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=18,ShadowCopy=1'h0,ResetValue=1'sh0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_csr.v:11: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine ibex_csr_18_0_s0 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=7,ShadowCopy=1'h0,ResetValue=1'sh0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_csr.v:11: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine ibex_csr_7_0_s0 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=32,ShadowCopy=1'h0,ResetValue=32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine ibex_csr_32_0_00000001 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=32,ShadowCopy=1'h0,ResetValue=32'h40000003". (HDL-193)

Inferred memory devices in process
	in routine ibex_csr_32_0_40000003 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=3,ShadowCopy=1'h0,ResetValue=3'h4". (HDL-193)

Inferred memory devices in process
	in routine ibex_csr_3_0_4 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_counter' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "CounterWidth=64". (HDL-193)

Inferred memory devices in process
	in routine ibex_counter_CounterWidth64 line 46 in file
		'../../../Verilog_files/ibex_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_counter' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "CounterWidth=64,ProvideValUpd=1". (HDL-193)

Inferred memory devices in process
	in routine ibex_counter_CounterWidth64_ProvideValUpd1 line 46 in file
		'../../../Verilog_files/ibex_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=8,ShadowCopy=1'h0,ResetValue=1'sh0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_csr.v:11: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine ibex_csr_8_0_s0 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ibex_fetch_fifo' instantiated from design 'ibex_prefetch_buffer_0' with
	the parameters "NUM_REQS=32'h00000002,ResetAll=1'h0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_fetch_fifo.v:127: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_fetch_fifo.v:163: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ibex_fetch_fifo_00000002_0 line 102 in file
		'../../../Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  instr_addr_q_reg   | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_fetch_fifo_00000002_0 line 136 in file
		'../../../Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     valid_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_fetch_fifo_00000002_0 line 157 in file
		'../../../Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  96   |  Y  | N  | N  | N  | N  | N  | N  |
|      err_q_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
# List the names of the designs loaded in memory
# Note: This command don't have any functionality for synthesis
#       This is for debugging
list_designs
ibex_alu
ibex_alu_RV32B0
ibex_branch_predict
ibex_compressed_decoder
ibex_controller
ibex_controller_0_0_0
ibex_core
ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808
ibex_counter
ibex_counter_CounterWidth64
ibex_counter_CounterWidth64_ProvideValUpd1
ibex_cs_registers
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0
ibex_csr
ibex_csr_3_0_4
ibex_csr_6_0_10
ibex_csr_7_0_s0
ibex_csr_8_0_s0
ibex_csr_18_0_s0
ibex_csr_32_0_00000001
ibex_csr_32_0_40000003
ibex_csr_32_0_s0
ibex_decoder
ibex_decoder_0_2_0_0
ibex_dummy_instr
ibex_ex_block
ibex_ex_block_2_0_0
ibex_fetch_fifo
ibex_fetch_fifo_00000002_0
ibex_icache
ibex_id_stage
ibex_id_stage_0_2_0_0_0_0_0_0
ibex_if_stage
ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020
ibex_load_store_unit
ibex_load_store_unit_0_00000020
ibex_lockstep
ibex_multdiv_fast
ibex_multdiv_fast_RV32M2
ibex_multdiv_slow
ibex_pmp
ibex_prefetch_buffer
ibex_prefetch_buffer_0
ibex_register_file_ff
ibex_register_file_ff_0_00000020_0_0_0_00000000
ibex_top
ibex_top (*)
ibex_wb_stage
ibex_wb_stage_0_0_0
prim_clock_gating
prim_generic_buf
prim_generic_buf_Width4
prim_generic_buf_s00000020
prim_generic_flop
1
# Check errors
if { [check_error -v] == 1 } { exit 1 }
# Set the current design
# Note: The active design is called the current design
#       Most commands are specific to the current design
current_design $top_level
Error: 'ibex_top' doesn't specify a unique design
	Please use complete specification: full_file_name:design_name (UID-13)
Current design is 'ibex_top'.
{ibex_top}
# Link the design
# Note: The design must be connected to all the library components and designs if references
#       For each subdesign, a reference and a link must exist between the subdesign and a design or component
#       in the link libraries
link

  Linking design 'ibex_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (54 designs)              /homes/user/stud/fall23/yl5334/ibex_/ibex/dc_syn/dc/ibex/ibex_top.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
##################################################
# Define design rule constraints                    
##################################################
# Set maximum fanout of gates
# Note: This command sets the maximum allowable fanout load for the listed input ports
#       The object lists specifies a list of input ports and/or designs on which the max_fanout attribute is to be set
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
# Set a maximum capacitance for the nets attached to named ports or to all the nets in a design
set_max_capacitance 0.005 [all_inputs]
1
# Verify the design consistency
# Note: This command reports an error that DC cannot resolve or a warning
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Tue Apr  9 21:44:46 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   2589
    Unconnected ports (LINT-28)                                   711
    Feedthrough (LINT-29)                                         295
    Shorted outputs (LINT-31)                                     896
    Constant outputs (LINT-52)                                    687

Cells                                                             224
    Cells do not drive (LINT-1)                                    33
    Connected to power or ground (LINT-32)                        187
    Nets connected to multiple pins on same cell (LINT-33)          4

Nets                                                              292
    Unloaded nets (LINT-2)                                        292
--------------------------------------------------------------------------------

Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6869' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6870' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6871' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6872' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6873' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6874' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6875' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6876' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6877' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6878' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6879' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6880' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6881' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6882' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6883' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6884' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6885' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6886' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6887' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6888' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6889' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6890' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6891' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6892' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6893' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6894' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6895' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6896' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6897' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6898' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6899' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6900' does not drive any nets. (LINT-1)
Warning: In design 'ibex_controller_0_0_0', cell 'C1536' does not drive any nets. (LINT-1)
Warning: In design 'ibex_top', net 'ic_scr_key_req' driven by pin 'u_ibex_core/ic_scr_key_req_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[0]' driven by pin 'u_ibex_core/ic_data_wdata_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[1]' driven by pin 'u_ibex_core/ic_data_wdata_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[2]' driven by pin 'u_ibex_core/ic_data_wdata_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[3]' driven by pin 'u_ibex_core/ic_data_wdata_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[4]' driven by pin 'u_ibex_core/ic_data_wdata_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[5]' driven by pin 'u_ibex_core/ic_data_wdata_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[6]' driven by pin 'u_ibex_core/ic_data_wdata_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[7]' driven by pin 'u_ibex_core/ic_data_wdata_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[8]' driven by pin 'u_ibex_core/ic_data_wdata_o[8]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[9]' driven by pin 'u_ibex_core/ic_data_wdata_o[9]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[10]' driven by pin 'u_ibex_core/ic_data_wdata_o[10]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[11]' driven by pin 'u_ibex_core/ic_data_wdata_o[11]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[12]' driven by pin 'u_ibex_core/ic_data_wdata_o[12]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[13]' driven by pin 'u_ibex_core/ic_data_wdata_o[13]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[14]' driven by pin 'u_ibex_core/ic_data_wdata_o[14]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[15]' driven by pin 'u_ibex_core/ic_data_wdata_o[15]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[16]' driven by pin 'u_ibex_core/ic_data_wdata_o[16]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[17]' driven by pin 'u_ibex_core/ic_data_wdata_o[17]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[18]' driven by pin 'u_ibex_core/ic_data_wdata_o[18]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[19]' driven by pin 'u_ibex_core/ic_data_wdata_o[19]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[20]' driven by pin 'u_ibex_core/ic_data_wdata_o[20]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[21]' driven by pin 'u_ibex_core/ic_data_wdata_o[21]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[22]' driven by pin 'u_ibex_core/ic_data_wdata_o[22]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[23]' driven by pin 'u_ibex_core/ic_data_wdata_o[23]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[24]' driven by pin 'u_ibex_core/ic_data_wdata_o[24]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[25]' driven by pin 'u_ibex_core/ic_data_wdata_o[25]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[26]' driven by pin 'u_ibex_core/ic_data_wdata_o[26]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[27]' driven by pin 'u_ibex_core/ic_data_wdata_o[27]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[28]' driven by pin 'u_ibex_core/ic_data_wdata_o[28]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[29]' driven by pin 'u_ibex_core/ic_data_wdata_o[29]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[30]' driven by pin 'u_ibex_core/ic_data_wdata_o[30]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[31]' driven by pin 'u_ibex_core/ic_data_wdata_o[31]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[32]' driven by pin 'u_ibex_core/ic_data_wdata_o[32]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[33]' driven by pin 'u_ibex_core/ic_data_wdata_o[33]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[34]' driven by pin 'u_ibex_core/ic_data_wdata_o[34]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[35]' driven by pin 'u_ibex_core/ic_data_wdata_o[35]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[36]' driven by pin 'u_ibex_core/ic_data_wdata_o[36]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[37]' driven by pin 'u_ibex_core/ic_data_wdata_o[37]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[38]' driven by pin 'u_ibex_core/ic_data_wdata_o[38]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[39]' driven by pin 'u_ibex_core/ic_data_wdata_o[39]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[40]' driven by pin 'u_ibex_core/ic_data_wdata_o[40]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[41]' driven by pin 'u_ibex_core/ic_data_wdata_o[41]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[42]' driven by pin 'u_ibex_core/ic_data_wdata_o[42]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[43]' driven by pin 'u_ibex_core/ic_data_wdata_o[43]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[44]' driven by pin 'u_ibex_core/ic_data_wdata_o[44]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[45]' driven by pin 'u_ibex_core/ic_data_wdata_o[45]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[46]' driven by pin 'u_ibex_core/ic_data_wdata_o[46]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[47]' driven by pin 'u_ibex_core/ic_data_wdata_o[47]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[48]' driven by pin 'u_ibex_core/ic_data_wdata_o[48]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[49]' driven by pin 'u_ibex_core/ic_data_wdata_o[49]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[50]' driven by pin 'u_ibex_core/ic_data_wdata_o[50]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[51]' driven by pin 'u_ibex_core/ic_data_wdata_o[51]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[52]' driven by pin 'u_ibex_core/ic_data_wdata_o[52]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[53]' driven by pin 'u_ibex_core/ic_data_wdata_o[53]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[54]' driven by pin 'u_ibex_core/ic_data_wdata_o[54]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[55]' driven by pin 'u_ibex_core/ic_data_wdata_o[55]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[56]' driven by pin 'u_ibex_core/ic_data_wdata_o[56]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[57]' driven by pin 'u_ibex_core/ic_data_wdata_o[57]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[58]' driven by pin 'u_ibex_core/ic_data_wdata_o[58]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[59]' driven by pin 'u_ibex_core/ic_data_wdata_o[59]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[60]' driven by pin 'u_ibex_core/ic_data_wdata_o[60]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[61]' driven by pin 'u_ibex_core/ic_data_wdata_o[61]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[62]' driven by pin 'u_ibex_core/ic_data_wdata_o[62]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[63]' driven by pin 'u_ibex_core/ic_data_wdata_o[63]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[0]' driven by pin 'u_ibex_core/ic_data_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[1]' driven by pin 'u_ibex_core/ic_data_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[2]' driven by pin 'u_ibex_core/ic_data_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[3]' driven by pin 'u_ibex_core/ic_data_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[4]' driven by pin 'u_ibex_core/ic_data_addr_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[5]' driven by pin 'u_ibex_core/ic_data_addr_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[6]' driven by pin 'u_ibex_core/ic_data_addr_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[7]' driven by pin 'u_ibex_core/ic_data_addr_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_write' driven by pin 'u_ibex_core/ic_data_write_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_req[0]' driven by pin 'u_ibex_core/ic_data_req_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_req[1]' driven by pin 'u_ibex_core/ic_data_req_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[0]' driven by pin 'u_ibex_core/ic_tag_wdata_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[1]' driven by pin 'u_ibex_core/ic_tag_wdata_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[2]' driven by pin 'u_ibex_core/ic_tag_wdata_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[3]' driven by pin 'u_ibex_core/ic_tag_wdata_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[4]' driven by pin 'u_ibex_core/ic_tag_wdata_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[5]' driven by pin 'u_ibex_core/ic_tag_wdata_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[6]' driven by pin 'u_ibex_core/ic_tag_wdata_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[7]' driven by pin 'u_ibex_core/ic_tag_wdata_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[8]' driven by pin 'u_ibex_core/ic_tag_wdata_o[8]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[9]' driven by pin 'u_ibex_core/ic_tag_wdata_o[9]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[10]' driven by pin 'u_ibex_core/ic_tag_wdata_o[10]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[11]' driven by pin 'u_ibex_core/ic_tag_wdata_o[11]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[12]' driven by pin 'u_ibex_core/ic_tag_wdata_o[12]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[13]' driven by pin 'u_ibex_core/ic_tag_wdata_o[13]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[14]' driven by pin 'u_ibex_core/ic_tag_wdata_o[14]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[15]' driven by pin 'u_ibex_core/ic_tag_wdata_o[15]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[16]' driven by pin 'u_ibex_core/ic_tag_wdata_o[16]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[17]' driven by pin 'u_ibex_core/ic_tag_wdata_o[17]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[18]' driven by pin 'u_ibex_core/ic_tag_wdata_o[18]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[19]' driven by pin 'u_ibex_core/ic_tag_wdata_o[19]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[20]' driven by pin 'u_ibex_core/ic_tag_wdata_o[20]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[21]' driven by pin 'u_ibex_core/ic_tag_wdata_o[21]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[0]' driven by pin 'u_ibex_core/ic_tag_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[1]' driven by pin 'u_ibex_core/ic_tag_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[2]' driven by pin 'u_ibex_core/ic_tag_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[3]' driven by pin 'u_ibex_core/ic_tag_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[4]' driven by pin 'u_ibex_core/ic_tag_addr_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[5]' driven by pin 'u_ibex_core/ic_tag_addr_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[6]' driven by pin 'u_ibex_core/ic_tag_addr_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[7]' driven by pin 'u_ibex_core/ic_tag_addr_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_write' driven by pin 'u_ibex_core/ic_tag_write_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_req[0]' driven by pin 'u_ibex_core/ic_tag_req_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_req[1]' driven by pin 'u_ibex_core/ic_tag_req_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'core_busy_d[2]' driven by pin 'u_ibex_core/core_busy_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'core_busy_d[1]' driven by pin 'u_ibex_core/core_busy_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'core_busy_d[3]' driven by pin 'u_ibex_core/core_busy_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_mseccfg[0]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_mseccfg_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_mseccfg[1]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_mseccfg_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_mseccfg[2]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_mseccfg_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[0]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[1]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[2]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[3]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[4]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[5]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[6]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[7]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[8]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[8]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[9]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[9]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[10]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[10]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[11]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[11]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[12]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[12]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[13]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[13]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[14]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[14]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[15]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[15]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[16]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[16]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[17]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[17]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[18]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[18]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[19]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[19]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[20]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[20]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[21]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[21]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[22]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[22]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[23]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[23]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[24]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[24]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[25]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[25]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[26]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[26]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[27]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[27]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[28]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[28]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[29]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[29]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[30]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[30]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[31]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[31]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[32]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[33]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[34]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[35]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[36]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[37]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[38]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[39]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[40]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[41]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[42]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[43]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[44]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[45]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[46]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[47]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[48]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[49]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[50]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[51]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[52]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[53]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[54]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[55]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[56]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[57]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[58]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[59]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[60]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[61]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[62]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[63]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[64]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[64]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[65]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[65]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[66]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[66]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[67]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[67]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[68]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[68]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[69]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[69]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[70]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[70]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[71]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[71]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[72]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[72]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[73]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[73]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[74]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[74]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[75]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[75]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[76]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[76]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[77]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[77]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[78]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[78]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[79]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[79]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[80]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[80]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[81]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[81]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[82]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[82]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[83]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[83]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[84]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[84]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[85]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[85]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[86]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[86]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[87]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[87]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[88]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[88]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[89]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[89]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[90]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[90]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[91]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[91]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[92]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[92]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[93]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[93]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[94]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[94]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[95]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[95]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[96]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[96]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[97]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[97]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[98]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[98]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[99]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[99]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[100]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[100]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[101]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[101]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[102]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[102]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[103]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[103]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[104]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[104]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[105]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[105]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[106]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[106]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[107]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[107]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[108]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[108]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[109]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[109]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[110]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[110]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[111]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[111]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[112]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[112]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[113]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[113]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[114]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[114]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[115]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[115]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[116]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[116]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[117]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[117]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[118]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[118]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[119]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[119]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[120]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[120]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[121]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[121]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[122]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[122]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[123]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[123]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[124]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[124]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[125]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[125]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[126]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[126]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[127]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[127]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[128]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[128]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[129]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[129]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[130]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[130]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[131]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[131]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[132]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[132]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[133]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[133]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[134]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[134]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[135]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[135]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[0]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[1]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[2]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[3]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[4]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[5]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[6]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[7]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[8]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[8]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[9]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[9]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[10]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[10]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[11]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[11]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[12]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[12]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[13]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[13]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[14]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[14]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[15]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[15]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[16]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[16]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[17]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[17]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[18]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[18]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[19]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[19]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[20]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[20]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[21]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[21]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[22]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[22]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[23]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[23]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/priv_mode_lsu[0]' driven by pin 'u_ibex_core/cs_registers_i/priv_mode_lsu_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/priv_mode_lsu[1]' driven by pin 'u_ibex_core/cs_registers_i/priv_mode_lsu_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/instr_done_wb' driven by pin 'u_ibex_core/wb_stage_i/instr_done_wb_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/instr_id_done' driven by pin 'u_ibex_core/id_stage_i/instr_id_done_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/rf_rd_b_wb_match' driven by pin 'u_ibex_core/id_stage_i/rf_rd_b_wb_match_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/rf_rd_a_wb_match' driven by pin 'u_ibex_core/id_stage_i/rf_rd_a_wb_match_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/rf_ren_b' driven by pin 'u_ibex_core/id_stage_i/rf_ren_b_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/rf_ren_a' driven by pin 'u_ibex_core/id_stage_i/rf_ren_a_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/wb_exception' driven by pin 'u_ibex_core/id_stage_i/controller_i/wb_exception_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/g_nobtalu.unused_b_mux_sel[0]' driven by pin 'u_ibex_core/id_stage_i/decoder_i/bt_b_mux_sel_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/g_nobtalu.unused_b_mux_sel[1]' driven by pin 'u_ibex_core/id_stage_i/decoder_i/bt_b_mux_sel_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/g_nobtalu.unused_b_mux_sel[2]' driven by pin 'u_ibex_core/id_stage_i/decoder_i/bt_b_mux_sel_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/g_nobtalu.unused_a_mux_sel[0]' driven by pin 'u_ibex_core/id_stage_i/decoder_i/bt_a_mux_sel_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/illegal_insn_id' driven by pin 'u_ibex_core/id_stage_i/illegal_insn_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/instr_new_id' driven by pin 'u_ibex_core/if_stage_i/instr_new_id_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/id_exception' driven by pin 'u_ibex_core/id_stage_i/controller_i/id_exception_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/g_nobtalu.unused_a_mux_sel[1]' driven by pin 'u_ibex_core/id_stage_i/decoder_i/bt_a_mux_sel_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', port 'ram_cfg_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scan_rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'fetch_enable_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'fetch_enable_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'fetch_enable_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'exc_cause[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_mask_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_mask_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_mask_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'icache_enable_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'icache_inval_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'branch_target_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_depc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'lsu_req_done_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_write_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'outstanding_load_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'outstanding_store_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'instr_type_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'instr_type_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_spec_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'iside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'jump_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_load_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_store_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mul_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'div_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'instr_bp_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'mem_resp_intg_err_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'branch_not_set_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'irqs_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'mult_sel_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0', port 'in_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[31]' is connected directly to output port 'multdiv_operand_a_ex_o[31]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[30]' is connected directly to output port 'multdiv_operand_a_ex_o[30]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[29]' is connected directly to output port 'multdiv_operand_a_ex_o[29]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[28]' is connected directly to output port 'multdiv_operand_a_ex_o[28]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[27]' is connected directly to output port 'multdiv_operand_a_ex_o[27]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[26]' is connected directly to output port 'multdiv_operand_a_ex_o[26]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[25]' is connected directly to output port 'multdiv_operand_a_ex_o[25]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[24]' is connected directly to output port 'multdiv_operand_a_ex_o[24]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[23]' is connected directly to output port 'multdiv_operand_a_ex_o[23]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[22]' is connected directly to output port 'multdiv_operand_a_ex_o[22]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[21]' is connected directly to output port 'multdiv_operand_a_ex_o[21]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[20]' is connected directly to output port 'multdiv_operand_a_ex_o[20]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[19]' is connected directly to output port 'multdiv_operand_a_ex_o[19]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[18]' is connected directly to output port 'multdiv_operand_a_ex_o[18]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[17]' is connected directly to output port 'multdiv_operand_a_ex_o[17]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[16]' is connected directly to output port 'multdiv_operand_a_ex_o[16]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[15]' is connected directly to output port 'multdiv_operand_a_ex_o[15]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[14]' is connected directly to output port 'multdiv_operand_a_ex_o[14]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[13]' is connected directly to output port 'multdiv_operand_a_ex_o[13]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[12]' is connected directly to output port 'multdiv_operand_a_ex_o[12]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[11]' is connected directly to output port 'multdiv_operand_a_ex_o[11]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[10]' is connected directly to output port 'multdiv_operand_a_ex_o[10]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[9]' is connected directly to output port 'multdiv_operand_a_ex_o[9]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[8]' is connected directly to output port 'multdiv_operand_a_ex_o[8]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[7]' is connected directly to output port 'multdiv_operand_a_ex_o[7]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[6]' is connected directly to output port 'multdiv_operand_a_ex_o[6]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[5]' is connected directly to output port 'multdiv_operand_a_ex_o[5]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[4]' is connected directly to output port 'multdiv_operand_a_ex_o[4]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[3]' is connected directly to output port 'multdiv_operand_a_ex_o[3]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[2]' is connected directly to output port 'multdiv_operand_a_ex_o[2]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[1]' is connected directly to output port 'multdiv_operand_a_ex_o[1]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[0]' is connected directly to output port 'multdiv_operand_a_ex_o[0]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[31]' is connected directly to output port 'multdiv_operand_b_ex_o[31]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[31]' is connected directly to output port 'lsu_wdata_o[31]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[30]' is connected directly to output port 'multdiv_operand_b_ex_o[30]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[30]' is connected directly to output port 'lsu_wdata_o[30]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[29]' is connected directly to output port 'multdiv_operand_b_ex_o[29]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[29]' is connected directly to output port 'lsu_wdata_o[29]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[28]' is connected directly to output port 'multdiv_operand_b_ex_o[28]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[28]' is connected directly to output port 'lsu_wdata_o[28]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[27]' is connected directly to output port 'multdiv_operand_b_ex_o[27]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[27]' is connected directly to output port 'lsu_wdata_o[27]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[26]' is connected directly to output port 'multdiv_operand_b_ex_o[26]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[26]' is connected directly to output port 'lsu_wdata_o[26]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[25]' is connected directly to output port 'multdiv_operand_b_ex_o[25]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[25]' is connected directly to output port 'lsu_wdata_o[25]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[24]' is connected directly to output port 'multdiv_operand_b_ex_o[24]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[24]' is connected directly to output port 'lsu_wdata_o[24]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[23]' is connected directly to output port 'multdiv_operand_b_ex_o[23]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[23]' is connected directly to output port 'lsu_wdata_o[23]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[22]' is connected directly to output port 'multdiv_operand_b_ex_o[22]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[22]' is connected directly to output port 'lsu_wdata_o[22]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[21]' is connected directly to output port 'multdiv_operand_b_ex_o[21]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[21]' is connected directly to output port 'lsu_wdata_o[21]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[20]' is connected directly to output port 'multdiv_operand_b_ex_o[20]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[20]' is connected directly to output port 'lsu_wdata_o[20]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[19]' is connected directly to output port 'multdiv_operand_b_ex_o[19]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[19]' is connected directly to output port 'lsu_wdata_o[19]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[18]' is connected directly to output port 'multdiv_operand_b_ex_o[18]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[18]' is connected directly to output port 'lsu_wdata_o[18]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[17]' is connected directly to output port 'multdiv_operand_b_ex_o[17]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[17]' is connected directly to output port 'lsu_wdata_o[17]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[16]' is connected directly to output port 'multdiv_operand_b_ex_o[16]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[16]' is connected directly to output port 'lsu_wdata_o[16]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[15]' is connected directly to output port 'multdiv_operand_b_ex_o[15]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[15]' is connected directly to output port 'lsu_wdata_o[15]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[14]' is connected directly to output port 'multdiv_operand_b_ex_o[14]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[14]' is connected directly to output port 'lsu_wdata_o[14]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[13]' is connected directly to output port 'multdiv_operand_b_ex_o[13]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[13]' is connected directly to output port 'lsu_wdata_o[13]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[12]' is connected directly to output port 'multdiv_operand_b_ex_o[12]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[12]' is connected directly to output port 'lsu_wdata_o[12]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[11]' is connected directly to output port 'multdiv_operand_b_ex_o[11]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[11]' is connected directly to output port 'lsu_wdata_o[11]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[10]' is connected directly to output port 'multdiv_operand_b_ex_o[10]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[10]' is connected directly to output port 'lsu_wdata_o[10]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[9]' is connected directly to output port 'multdiv_operand_b_ex_o[9]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[9]' is connected directly to output port 'lsu_wdata_o[9]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[8]' is connected directly to output port 'multdiv_operand_b_ex_o[8]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[8]' is connected directly to output port 'lsu_wdata_o[8]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[7]' is connected directly to output port 'multdiv_operand_b_ex_o[7]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[7]' is connected directly to output port 'lsu_wdata_o[7]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[6]' is connected directly to output port 'multdiv_operand_b_ex_o[6]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[6]' is connected directly to output port 'lsu_wdata_o[6]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[5]' is connected directly to output port 'multdiv_operand_b_ex_o[5]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[5]' is connected directly to output port 'lsu_wdata_o[5]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[4]' is connected directly to output port 'multdiv_operand_b_ex_o[4]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[4]' is connected directly to output port 'lsu_wdata_o[4]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[3]' is connected directly to output port 'multdiv_operand_b_ex_o[3]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[3]' is connected directly to output port 'lsu_wdata_o[3]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[2]' is connected directly to output port 'multdiv_operand_b_ex_o[2]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[2]' is connected directly to output port 'lsu_wdata_o[2]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[1]' is connected directly to output port 'multdiv_operand_b_ex_o[1]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[1]' is connected directly to output port 'lsu_wdata_o[1]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[0]' is connected directly to output port 'multdiv_operand_b_ex_o[0]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[0]' is connected directly to output port 'lsu_wdata_o[0]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'ready_wb_i' is connected directly to output port 'multdiv_ready_id_o'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'lsu_we_i' is connected directly to output port 'data_we_o'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[31]' is connected directly to output port 'data_addr_o[31]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[30]' is connected directly to output port 'data_addr_o[30]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[29]' is connected directly to output port 'data_addr_o[29]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[28]' is connected directly to output port 'data_addr_o[28]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[27]' is connected directly to output port 'data_addr_o[27]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[26]' is connected directly to output port 'data_addr_o[26]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[25]' is connected directly to output port 'data_addr_o[25]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[24]' is connected directly to output port 'data_addr_o[24]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[23]' is connected directly to output port 'data_addr_o[23]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[22]' is connected directly to output port 'data_addr_o[22]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[21]' is connected directly to output port 'data_addr_o[21]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[20]' is connected directly to output port 'data_addr_o[20]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[19]' is connected directly to output port 'data_addr_o[19]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[18]' is connected directly to output port 'data_addr_o[18]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[17]' is connected directly to output port 'data_addr_o[17]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[16]' is connected directly to output port 'data_addr_o[16]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[15]' is connected directly to output port 'data_addr_o[15]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[14]' is connected directly to output port 'data_addr_o[14]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[13]' is connected directly to output port 'data_addr_o[13]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[12]' is connected directly to output port 'data_addr_o[12]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[11]' is connected directly to output port 'data_addr_o[11]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[10]' is connected directly to output port 'data_addr_o[10]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[9]' is connected directly to output port 'data_addr_o[9]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[8]' is connected directly to output port 'data_addr_o[8]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[7]' is connected directly to output port 'data_addr_o[7]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[6]' is connected directly to output port 'data_addr_o[6]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[5]' is connected directly to output port 'data_addr_o[5]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[4]' is connected directly to output port 'data_addr_o[4]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[3]' is connected directly to output port 'data_addr_o[3]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[2]' is connected directly to output port 'data_addr_o[2]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'rf_waddr_id_i[4]' is connected directly to output port 'rf_waddr_wb_o[4]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'rf_waddr_id_i[3]' is connected directly to output port 'rf_waddr_wb_o[3]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'rf_waddr_id_i[2]' is connected directly to output port 'rf_waddr_wb_o[2]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'rf_waddr_id_i[1]' is connected directly to output port 'rf_waddr_wb_o[1]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'rf_waddr_id_i[0]' is connected directly to output port 'rf_waddr_wb_o[0]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'dummy_instr_id_i' is connected directly to output port 'dummy_instr_wb_o'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[20]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[21]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[22]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[23]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[24]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[25]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[26]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[27]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[28]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[29]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[30]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[31]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_u_type_o[31]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[12]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[13]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[14]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[15]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[16]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[17]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[18]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[19]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[20]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[21]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[22]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[23]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[24]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[25]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[26]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[27]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[28]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[29]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[30]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[31]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[11]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[12]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[13]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[14]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[15]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[16]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[17]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[18]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[19]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[20]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[21]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[22]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[23]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[24]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[25]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[26]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[27]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[28]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[29]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[30]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[31]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[11]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[12]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[13]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[14]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[15]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[16]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[17]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[18]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[19]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[20]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[21]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[22]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[23]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[24]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[25]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[26]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[27]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[28]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[29]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[30]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[31]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[30]' is connected directly to output port 'imm_j_type_o[10]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[30]' is connected directly to output port 'imm_u_type_o[30]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[30]' is connected directly to output port 'imm_b_type_o[10]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[30]' is connected directly to output port 'imm_s_type_o[10]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[30]' is connected directly to output port 'imm_i_type_o[10]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[29]' is connected directly to output port 'imm_j_type_o[9]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[29]' is connected directly to output port 'imm_u_type_o[29]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[29]' is connected directly to output port 'imm_b_type_o[9]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[29]' is connected directly to output port 'imm_s_type_o[9]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[29]' is connected directly to output port 'imm_i_type_o[9]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[28]' is connected directly to output port 'imm_j_type_o[8]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[28]' is connected directly to output port 'imm_u_type_o[28]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[28]' is connected directly to output port 'imm_b_type_o[8]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[28]' is connected directly to output port 'imm_s_type_o[8]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[28]' is connected directly to output port 'imm_i_type_o[8]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[27]' is connected directly to output port 'imm_j_type_o[7]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[27]' is connected directly to output port 'imm_u_type_o[27]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[27]' is connected directly to output port 'imm_b_type_o[7]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[27]' is connected directly to output port 'imm_s_type_o[7]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[27]' is connected directly to output port 'imm_i_type_o[7]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[26]' is connected directly to output port 'imm_j_type_o[6]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[26]' is connected directly to output port 'imm_u_type_o[26]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[26]' is connected directly to output port 'imm_b_type_o[6]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[26]' is connected directly to output port 'imm_s_type_o[6]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[26]' is connected directly to output port 'imm_i_type_o[6]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[25]' is connected directly to output port 'imm_j_type_o[5]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[25]' is connected directly to output port 'imm_u_type_o[25]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[25]' is connected directly to output port 'imm_b_type_o[5]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[25]' is connected directly to output port 'imm_s_type_o[5]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[25]' is connected directly to output port 'imm_i_type_o[5]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[24]' is connected directly to output port 'rf_raddr_b_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[24]' is connected directly to output port 'imm_j_type_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[24]' is connected directly to output port 'imm_u_type_o[24]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[24]' is connected directly to output port 'imm_i_type_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[23]' is connected directly to output port 'rf_raddr_b_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[23]' is connected directly to output port 'imm_j_type_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[23]' is connected directly to output port 'imm_u_type_o[23]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[23]' is connected directly to output port 'imm_i_type_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[22]' is connected directly to output port 'rf_raddr_b_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[22]' is connected directly to output port 'imm_j_type_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[22]' is connected directly to output port 'imm_u_type_o[22]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[22]' is connected directly to output port 'imm_i_type_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[21]' is connected directly to output port 'rf_raddr_b_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[21]' is connected directly to output port 'imm_j_type_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[21]' is connected directly to output port 'imm_u_type_o[21]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[21]' is connected directly to output port 'imm_i_type_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[20]' is connected directly to output port 'rf_raddr_b_o[0]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[20]' is connected directly to output port 'imm_j_type_o[11]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[20]' is connected directly to output port 'imm_u_type_o[20]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[20]' is connected directly to output port 'imm_i_type_o[0]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[19]' is connected directly to output port 'zimm_rs1_type_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[19]' is connected directly to output port 'imm_j_type_o[19]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[19]' is connected directly to output port 'imm_u_type_o[19]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[18]' is connected directly to output port 'zimm_rs1_type_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[18]' is connected directly to output port 'imm_j_type_o[18]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[18]' is connected directly to output port 'imm_u_type_o[18]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[17]' is connected directly to output port 'zimm_rs1_type_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[17]' is connected directly to output port 'imm_j_type_o[17]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[17]' is connected directly to output port 'imm_u_type_o[17]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[16]' is connected directly to output port 'zimm_rs1_type_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[16]' is connected directly to output port 'imm_j_type_o[16]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[16]' is connected directly to output port 'imm_u_type_o[16]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[15]' is connected directly to output port 'zimm_rs1_type_o[0]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[15]' is connected directly to output port 'imm_j_type_o[15]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[15]' is connected directly to output port 'imm_u_type_o[15]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[14]' is connected directly to output port 'imm_j_type_o[14]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[14]' is connected directly to output port 'imm_u_type_o[14]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[13]' is connected directly to output port 'imm_j_type_o[13]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[13]' is connected directly to output port 'imm_u_type_o[13]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[12]' is connected directly to output port 'imm_j_type_o[12]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[12]' is connected directly to output port 'imm_u_type_o[12]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[11]' is connected directly to output port 'rf_waddr_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[11]' is connected directly to output port 'imm_b_type_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[11]' is connected directly to output port 'imm_s_type_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[10]' is connected directly to output port 'rf_waddr_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[10]' is connected directly to output port 'imm_b_type_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[10]' is connected directly to output port 'imm_s_type_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[9]' is connected directly to output port 'rf_waddr_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[9]' is connected directly to output port 'imm_b_type_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[9]' is connected directly to output port 'imm_s_type_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[8]' is connected directly to output port 'rf_waddr_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[8]' is connected directly to output port 'imm_b_type_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[8]' is connected directly to output port 'imm_s_type_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[7]' is connected directly to output port 'rf_waddr_o[0]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[7]' is connected directly to output port 'imm_b_type_o[11]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[7]' is connected directly to output port 'imm_s_type_o[0]'. (LINT-29)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'scramble_req_o'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[0]'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[1]'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[2]'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[3]'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[4]'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[5]'. (LINT-31)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', output port 'core_busy_o[2]' is connected directly to output port 'core_busy_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'instr_bp_taken_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'pc_mismatch_alert_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'dummy_instr_id_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'icache_ecc_error_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_scr_key_req_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[1]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[2]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[3]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[4]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[5]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[6]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[7]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[8]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[9]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[10]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[11]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[12]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[13]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[14]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[15]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[16]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[17]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[18]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[19]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[20]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[21]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[22]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[23]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[24]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[25]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[26]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[27]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[28]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[29]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[30]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[31]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[32]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[33]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[34]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[35]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[36]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[37]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[38]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[39]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[40]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[41]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[42]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[43]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[44]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[45]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[46]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[47]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[48]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[49]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[50]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[51]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[52]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[53]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[54]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[55]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[56]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[57]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[58]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[59]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[60]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[61]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[62]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[63]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[1]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[2]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[3]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[4]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[5]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[6]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[7]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_write_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_req_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_req_o[1]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[1]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[2]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[3]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[4]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[5]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[6]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[7]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[8]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[9]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[10]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[11]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[12]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[13]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[14]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[15]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[16]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[17]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[18]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[19]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[20]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[21]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[1]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[2]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[3]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[4]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[5]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[6]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[7]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_write_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_req_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'instr_type_wb_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'rf_rd_b_wb_match_o'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'rf_rd_a_wb_match_o'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[1]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[2]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[3]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[4]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[5]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[6]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[7]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[8]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[9]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[10]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[11]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[12]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[13]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[14]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[15]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[16]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[17]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[18]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[19]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[20]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[21]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[22]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[23]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[24]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[25]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[26]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[27]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[28]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[29]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[30]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[1]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[2]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[3]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[4]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[5]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[6]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[7]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[8]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[9]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[10]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[11]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[12]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[13]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[14]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[15]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[16]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[17]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[18]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[19]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[20]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[21]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[22]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[23]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[24]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[25]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[26]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[27]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[28]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[29]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[30]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[31]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[1]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[2]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[3]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[4]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[5]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[6]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[7]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[8]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[9]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[10]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[11]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[12]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[13]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[14]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[15]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[16]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[17]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[18]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[19]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[20]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[21]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[22]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[23]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[24]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[25]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[26]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[27]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[28]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[29]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[30]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[31]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[31]' is connected directly to output port 'lsu_wdata_o[31]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[30]' is connected directly to output port 'lsu_wdata_o[30]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[29]' is connected directly to output port 'lsu_wdata_o[29]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[28]' is connected directly to output port 'lsu_wdata_o[28]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[27]' is connected directly to output port 'lsu_wdata_o[27]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[26]' is connected directly to output port 'lsu_wdata_o[26]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[25]' is connected directly to output port 'lsu_wdata_o[25]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[24]' is connected directly to output port 'lsu_wdata_o[24]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[23]' is connected directly to output port 'lsu_wdata_o[23]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[22]' is connected directly to output port 'lsu_wdata_o[22]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[21]' is connected directly to output port 'lsu_wdata_o[21]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[20]' is connected directly to output port 'lsu_wdata_o[20]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[19]' is connected directly to output port 'lsu_wdata_o[19]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[18]' is connected directly to output port 'lsu_wdata_o[18]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[17]' is connected directly to output port 'lsu_wdata_o[17]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[16]' is connected directly to output port 'lsu_wdata_o[16]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[15]' is connected directly to output port 'lsu_wdata_o[15]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[14]' is connected directly to output port 'lsu_wdata_o[14]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[13]' is connected directly to output port 'lsu_wdata_o[13]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[12]' is connected directly to output port 'lsu_wdata_o[12]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[11]' is connected directly to output port 'lsu_wdata_o[11]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[10]' is connected directly to output port 'lsu_wdata_o[10]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[9]' is connected directly to output port 'lsu_wdata_o[9]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[8]' is connected directly to output port 'lsu_wdata_o[8]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[7]' is connected directly to output port 'lsu_wdata_o[7]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[6]' is connected directly to output port 'lsu_wdata_o[6]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[5]' is connected directly to output port 'lsu_wdata_o[5]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[4]' is connected directly to output port 'lsu_wdata_o[4]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[3]' is connected directly to output port 'lsu_wdata_o[3]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[2]' is connected directly to output port 'lsu_wdata_o[2]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[1]' is connected directly to output port 'lsu_wdata_o[1]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[0]' is connected directly to output port 'lsu_wdata_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'en_wb_o' is connected directly to output port 'instr_id_done_o'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[31]' is connected directly to output port 'branch_target_o[31]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[30]' is connected directly to output port 'branch_target_o[30]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[29]' is connected directly to output port 'branch_target_o[29]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[28]' is connected directly to output port 'branch_target_o[28]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[27]' is connected directly to output port 'branch_target_o[27]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[26]' is connected directly to output port 'branch_target_o[26]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[25]' is connected directly to output port 'branch_target_o[25]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[24]' is connected directly to output port 'branch_target_o[24]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[23]' is connected directly to output port 'branch_target_o[23]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[22]' is connected directly to output port 'branch_target_o[22]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[21]' is connected directly to output port 'branch_target_o[21]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[20]' is connected directly to output port 'branch_target_o[20]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[19]' is connected directly to output port 'branch_target_o[19]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[18]' is connected directly to output port 'branch_target_o[18]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[17]' is connected directly to output port 'branch_target_o[17]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[16]' is connected directly to output port 'branch_target_o[16]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[15]' is connected directly to output port 'branch_target_o[15]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[14]' is connected directly to output port 'branch_target_o[14]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[13]' is connected directly to output port 'branch_target_o[13]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[12]' is connected directly to output port 'branch_target_o[12]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[11]' is connected directly to output port 'branch_target_o[11]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[10]' is connected directly to output port 'branch_target_o[10]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[9]' is connected directly to output port 'branch_target_o[9]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[8]' is connected directly to output port 'branch_target_o[8]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[7]' is connected directly to output port 'branch_target_o[7]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[6]' is connected directly to output port 'branch_target_o[6]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[5]' is connected directly to output port 'branch_target_o[5]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[4]' is connected directly to output port 'branch_target_o[4]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[3]' is connected directly to output port 'branch_target_o[3]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[2]' is connected directly to output port 'branch_target_o[2]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[1]' is connected directly to output port 'branch_target_o[1]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[0]' is connected directly to output port 'branch_target_o[0]'. (LINT-31)
Warning: In design 'ibex_load_store_unit_0_00000020', output port 'data_addr_o[1]' is connected directly to output port 'data_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'instr_done_wb_o'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[0]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[1]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[2]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[3]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[4]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[5]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[6]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[7]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[8]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[9]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[10]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[11]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[12]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[13]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[14]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[15]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[16]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[17]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[18]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[19]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[20]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[21]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[22]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[23]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[24]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[25]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[26]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[27]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[28]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[29]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[30]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[31]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[0]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[1]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[2]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[3]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[4]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[5]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[6]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[7]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[8]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[9]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[10]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[11]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[12]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[13]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[14]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[15]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[16]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[17]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[18]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[19]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[20]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[21]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[22]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[23]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[24]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[25]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[26]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[27]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[28]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[29]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[30]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[31]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'outstanding_store_wb_o'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'outstanding_load_wb_o'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'perf_instr_ret_compressed_wb_spec_o'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'perf_instr_ret_wb_spec_o'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[0]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[1]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[2]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[3]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[4]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[5]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[6]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[7]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[8]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[9]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[10]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[11]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[12]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[13]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[14]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[15]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[16]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[17]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[18]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[19]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[20]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[21]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[22]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[23]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[24]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[25]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[26]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[27]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[28]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[29]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[30]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[31]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_en_o'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'trigger_match_o'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_mseccfg_o[0]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_mseccfg_o[1]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_mseccfg_o[2]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[1]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[2]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[3]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[4]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[5]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[6]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[7]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[8]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[9]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[10]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[11]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[12]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[13]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[14]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[15]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[16]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[17]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[18]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[19]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[20]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[21]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[22]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[23]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[24]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[25]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[26]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[27]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[28]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[29]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[30]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[31]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[32]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[33]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[0]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[1]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[2]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[3]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[4]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[5]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[34]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[35]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[36]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[37]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[38]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[39]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[40]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[41]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[42]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[43]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[44]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[45]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[46]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[47]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[48]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[49]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[50]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[51]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[52]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[53]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[54]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[55]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[56]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[57]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[58]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[59]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[60]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[61]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[62]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[63]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[64]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[65]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[66]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[67]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[6]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[7]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[8]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[9]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[10]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[11]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[68]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[69]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[70]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[71]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[72]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[73]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[74]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[75]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[76]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[77]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[78]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[79]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[80]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[81]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[82]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[83]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[84]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[85]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[86]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[87]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[88]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[89]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[90]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[91]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[92]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[93]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[94]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[95]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[96]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[97]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[98]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[99]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[100]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[101]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[12]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[13]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[14]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[15]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[16]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[17]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[102]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[103]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[104]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[105]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[106]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[107]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[108]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[109]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[110]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[111]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[112]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[113]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[114]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[115]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[116]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[117]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[118]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[119]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[120]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[121]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[122]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[123]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[124]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[125]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[126]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[127]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[128]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[129]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[130]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[131]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[132]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[133]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[134]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[135]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[18]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[19]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[20]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[21]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[22]'. (LINT-31)
Warning: In design 'ibex_prefetch_buffer_0', output port 'instr_addr_o[1]' is connected directly to output port 'instr_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'alu_operator_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'alu_multicycle_o'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'bt_b_mux_sel_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'bt_b_mux_sel_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'bt_b_mux_sel_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[5]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[7]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[8]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[9]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[10]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[12]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[13]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[14]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[15]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[16]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[17]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[18]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[19]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[31]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_j_type_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[5]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[7]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[8]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[9]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[10]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_b_type_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[31]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_u_type_o[31]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[12]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[13]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[14]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[15]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[16]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[17]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[18]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[19]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[31]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[12]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[13]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[14]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[15]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[16]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[17]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[18]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[19]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[31]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[12]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[13]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[14]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[15]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[16]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[17]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[18]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[19]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[10]' is connected directly to output port 'imm_j_type_o[10]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[10]' is connected directly to output port 'imm_u_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[10]' is connected directly to output port 'imm_b_type_o[10]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[10]' is connected directly to output port 'imm_s_type_o[10]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[9]' is connected directly to output port 'imm_j_type_o[9]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[9]' is connected directly to output port 'imm_u_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[9]' is connected directly to output port 'imm_b_type_o[9]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[9]' is connected directly to output port 'imm_s_type_o[9]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[8]' is connected directly to output port 'imm_j_type_o[8]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[8]' is connected directly to output port 'imm_u_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[8]' is connected directly to output port 'imm_b_type_o[8]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[8]' is connected directly to output port 'imm_s_type_o[8]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[7]' is connected directly to output port 'imm_j_type_o[7]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[7]' is connected directly to output port 'imm_u_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[7]' is connected directly to output port 'imm_b_type_o[7]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[7]' is connected directly to output port 'imm_s_type_o[7]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[6]' is connected directly to output port 'imm_j_type_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[6]' is connected directly to output port 'imm_u_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[6]' is connected directly to output port 'imm_b_type_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[6]' is connected directly to output port 'imm_s_type_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[5]' is connected directly to output port 'imm_j_type_o[5]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[5]' is connected directly to output port 'imm_u_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[5]' is connected directly to output port 'imm_b_type_o[5]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[5]' is connected directly to output port 'imm_s_type_o[5]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[4]' is connected directly to output port 'rf_raddr_b_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[4]' is connected directly to output port 'imm_j_type_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[4]' is connected directly to output port 'imm_u_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[3]' is connected directly to output port 'rf_raddr_b_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[3]' is connected directly to output port 'imm_j_type_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[3]' is connected directly to output port 'imm_u_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[2]' is connected directly to output port 'rf_raddr_b_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[2]' is connected directly to output port 'imm_j_type_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[2]' is connected directly to output port 'imm_u_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[1]' is connected directly to output port 'rf_raddr_b_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[1]' is connected directly to output port 'imm_j_type_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[1]' is connected directly to output port 'imm_u_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[0]' is connected directly to output port 'rf_raddr_b_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[0]' is connected directly to output port 'imm_j_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[0]' is connected directly to output port 'imm_u_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[4]' is connected directly to output port 'rf_waddr_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[4]' is connected directly to output port 'imm_b_type_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[3]' is connected directly to output port 'rf_waddr_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[3]' is connected directly to output port 'imm_b_type_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[2]' is connected directly to output port 'rf_waddr_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[2]' is connected directly to output port 'imm_b_type_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[1]' is connected directly to output port 'rf_waddr_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[1]' is connected directly to output port 'imm_b_type_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[0]' is connected directly to output port 'rf_waddr_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[0]' is connected directly to output port 'imm_b_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[19]' is connected directly to output port 'zimm_rs1_type_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[19]' is connected directly to output port 'imm_j_type_o[19]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[18]' is connected directly to output port 'zimm_rs1_type_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[18]' is connected directly to output port 'imm_j_type_o[18]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[17]' is connected directly to output port 'zimm_rs1_type_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[17]' is connected directly to output port 'imm_j_type_o[17]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[16]' is connected directly to output port 'zimm_rs1_type_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[16]' is connected directly to output port 'imm_j_type_o[16]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[15]' is connected directly to output port 'zimm_rs1_type_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[15]' is connected directly to output port 'imm_j_type_o[15]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[14]' is connected directly to output port 'imm_j_type_o[14]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[13]' is connected directly to output port 'imm_j_type_o[13]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[12]' is connected directly to output port 'imm_j_type_o[12]'. (LINT-31)
Warning: In design 'ibex_controller_0_0_0', output port 'nt_branch_mispredict_o' is connected directly to output port 'csr_save_wb_o'. (LINT-31)
Warning: In design 'ibex_controller_0_0_0', output port 'nt_branch_mispredict_o' is connected directly to output port 'wb_exception_o'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_we_o[0]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_we_o[1]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[0]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[1]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[2]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[3]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[4]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[5]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[6]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[7]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[8]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[9]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[10]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[11]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[12]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[13]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[14]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[15]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[16]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[17]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[18]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[19]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[20]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[21]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[22]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[23]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[24]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[25]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[26]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[27]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[28]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[29]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[30]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[31]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[32]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[33]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[34]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[35]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[36]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[37]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[38]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[39]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[40]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[41]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[42]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[43]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[44]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[45]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[46]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[47]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[48]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[49]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[50]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[51]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[52]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[53]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[54]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[55]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[56]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[57]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[58]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[59]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[60]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[61]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[62]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[31]' is connected directly to output port 'adder_result_ext_o[32]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[30]' is connected directly to output port 'adder_result_ext_o[31]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[29]' is connected directly to output port 'adder_result_ext_o[30]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[28]' is connected directly to output port 'adder_result_ext_o[29]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[27]' is connected directly to output port 'adder_result_ext_o[28]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[26]' is connected directly to output port 'adder_result_ext_o[27]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[25]' is connected directly to output port 'adder_result_ext_o[26]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[24]' is connected directly to output port 'adder_result_ext_o[25]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[23]' is connected directly to output port 'adder_result_ext_o[24]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[22]' is connected directly to output port 'adder_result_ext_o[23]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[21]' is connected directly to output port 'adder_result_ext_o[22]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[20]' is connected directly to output port 'adder_result_ext_o[21]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[19]' is connected directly to output port 'adder_result_ext_o[20]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[18]' is connected directly to output port 'adder_result_ext_o[19]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[17]' is connected directly to output port 'adder_result_ext_o[18]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[16]' is connected directly to output port 'adder_result_ext_o[17]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[15]' is connected directly to output port 'adder_result_ext_o[16]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[14]' is connected directly to output port 'adder_result_ext_o[15]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[13]' is connected directly to output port 'adder_result_ext_o[14]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[12]' is connected directly to output port 'adder_result_ext_o[13]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[11]' is connected directly to output port 'adder_result_ext_o[12]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[10]' is connected directly to output port 'adder_result_ext_o[11]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[9]' is connected directly to output port 'adder_result_ext_o[10]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[8]' is connected directly to output port 'adder_result_ext_o[9]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[7]' is connected directly to output port 'adder_result_ext_o[8]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[6]' is connected directly to output port 'adder_result_ext_o[7]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[5]' is connected directly to output port 'adder_result_ext_o[6]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[4]' is connected directly to output port 'adder_result_ext_o[5]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[3]' is connected directly to output port 'adder_result_ext_o[4]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[2]' is connected directly to output port 'adder_result_ext_o[3]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[1]' is connected directly to output port 'adder_result_ext_o[2]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[0]' is connected directly to output port 'adder_result_ext_o[1]'. (LINT-31)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'alu_operand_a_o[0]' is connected directly to output port 'alu_operand_b_o[0]'. (LINT-31)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'imd_val_d_o[33]' is connected directly to output port 'imd_val_d_o[32]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[0]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[1]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[2]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[3]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[4]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[5]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[6]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[7]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[8]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[9]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[10]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[11]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[12]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[13]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[14]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[15]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[16]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[17]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[18]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[19]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[20]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[21]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[22]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[23]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[24]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[25]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[26]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[27]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[28]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[29]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[30]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[31]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[32]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[33]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[34]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[35]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[36]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[37]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[38]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[39]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[40]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[41]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[42]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[43]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[44]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[45]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[46]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[47]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[48]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[49]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[50]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[51]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[52]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[53]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[54]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[55]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[56]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[57]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[58]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[59]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[60]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[61]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[62]'. (LINT-31)
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[127]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[126]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[125]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[124]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[123]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[122]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[121]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[120]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[119]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[118]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[117]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[116]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[115]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[114]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[113]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[112]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[111]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[110]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[109]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[108]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[107]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[106]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[105]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[104]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[103]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[102]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[101]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[100]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[99]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[98]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[97]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[96]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[95]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[94]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[93]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[92]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[91]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[90]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[89]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[88]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[87]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[86]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[85]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[84]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[83]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[82]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[81]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[80]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[79]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[78]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[77]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[76]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[75]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[74]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[73]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[72]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[71]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[70]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[69]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[68]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[67]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[66]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[65]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[64]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[63]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[62]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[61]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[60]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[59]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[58]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[57]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[56]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[55]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[54]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[53]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[52]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[51]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[50]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[49]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[48]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[47]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[46]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[45]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[44]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_scr_key_valid_i' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_err_if_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_err_if_plus2_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_pmp_err_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'decoder_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_taken_i' is connected to logic 1. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_not_set_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stall_wb_i' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[7]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[6]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[5]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[4]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[3]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[2]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[1]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[0]' is connected to logic 1. 
Warning: In design 'ibex_top', the same net is connected to more than one pin on submodule 'u_ibex_core'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ic_tag_rdata_i[43]', 'ic_tag_rdata_i[42]'', 'ic_tag_rdata_i[41]', 'ic_tag_rdata_i[40]', 'ic_tag_rdata_i[39]', 'ic_tag_rdata_i[38]', 'ic_tag_rdata_i[37]', 'ic_tag_rdata_i[36]', 'ic_tag_rdata_i[35]', 'ic_tag_rdata_i[34]', 'ic_tag_rdata_i[33]', 'ic_tag_rdata_i[32]', 'ic_tag_rdata_i[31]', 'ic_tag_rdata_i[30]', 'ic_tag_rdata_i[29]', 'ic_tag_rdata_i[28]', 'ic_tag_rdata_i[27]', 'ic_tag_rdata_i[26]', 'ic_tag_rdata_i[25]', 'ic_tag_rdata_i[24]', 'ic_tag_rdata_i[23]', 'ic_tag_rdata_i[22]', 'ic_tag_rdata_i[21]', 'ic_tag_rdata_i[20]', 'ic_tag_rdata_i[19]', 'ic_tag_rdata_i[18]', 'ic_tag_rdata_i[17]', 'ic_tag_rdata_i[16]', 'ic_tag_rdata_i[15]', 'ic_tag_rdata_i[14]', 'ic_tag_rdata_i[13]', 'ic_tag_rdata_i[12]', 'ic_tag_rdata_i[11]', 'ic_tag_rdata_i[10]', 'ic_tag_rdata_i[9]', 'ic_tag_rdata_i[8]', 'ic_tag_rdata_i[7]', 'ic_tag_rdata_i[6]', 'ic_tag_rdata_i[5]', 'ic_tag_rdata_i[4]', 'ic_tag_rdata_i[3]', 'ic_tag_rdata_i[2]', 'ic_tag_rdata_i[1]', 'ic_tag_rdata_i[0]', 'ic_data_rdata_i[127]', 'ic_data_rdata_i[126]', 'ic_data_rdata_i[125]', 'ic_data_rdata_i[124]', 'ic_data_rdata_i[123]', 'ic_data_rdata_i[122]', 'ic_data_rdata_i[121]', 'ic_data_rdata_i[120]', 'ic_data_rdata_i[119]', 'ic_data_rdata_i[118]', 'ic_data_rdata_i[117]', 'ic_data_rdata_i[116]', 'ic_data_rdata_i[115]', 'ic_data_rdata_i[114]', 'ic_data_rdata_i[113]', 'ic_data_rdata_i[112]', 'ic_data_rdata_i[111]', 'ic_data_rdata_i[110]', 'ic_data_rdata_i[109]', 'ic_data_rdata_i[108]', 'ic_data_rdata_i[107]', 'ic_data_rdata_i[106]', 'ic_data_rdata_i[105]', 'ic_data_rdata_i[104]', 'ic_data_rdata_i[103]', 'ic_data_rdata_i[102]', 'ic_data_rdata_i[101]', 'ic_data_rdata_i[100]', 'ic_data_rdata_i[99]', 'ic_data_rdata_i[98]', 'ic_data_rdata_i[97]', 'ic_data_rdata_i[96]', 'ic_data_rdata_i[95]', 'ic_data_rdata_i[94]', 'ic_data_rdata_i[93]', 'ic_data_rdata_i[92]', 'ic_data_rdata_i[91]', 'ic_data_rdata_i[90]', 'ic_data_rdata_i[89]', 'ic_data_rdata_i[88]', 'ic_data_rdata_i[87]', 'ic_data_rdata_i[86]', 'ic_data_rdata_i[85]', 'ic_data_rdata_i[84]', 'ic_data_rdata_i[83]', 'ic_data_rdata_i[82]', 'ic_data_rdata_i[81]', 'ic_data_rdata_i[80]', 'ic_data_rdata_i[79]', 'ic_data_rdata_i[78]', 'ic_data_rdata_i[77]', 'ic_data_rdata_i[76]', 'ic_data_rdata_i[75]', 'ic_data_rdata_i[74]', 'ic_data_rdata_i[73]', 'ic_data_rdata_i[72]', 'ic_data_rdata_i[71]', 'ic_data_rdata_i[70]', 'ic_data_rdata_i[69]', 'ic_data_rdata_i[68]', 'ic_data_rdata_i[67]', 'ic_data_rdata_i[66]', 'ic_data_rdata_i[65]', 'ic_data_rdata_i[64]', 'ic_data_rdata_i[63]', 'ic_data_rdata_i[62]', 'ic_data_rdata_i[61]', 'ic_data_rdata_i[60]', 'ic_data_rdata_i[59]', 'ic_data_rdata_i[58]', 'ic_data_rdata_i[57]', 'ic_data_rdata_i[56]', 'ic_data_rdata_i[55]', 'ic_data_rdata_i[54]', 'ic_data_rdata_i[53]', 'ic_data_rdata_i[52]', 'ic_data_rdata_i[51]', 'ic_data_rdata_i[50]', 'ic_data_rdata_i[49]', 'ic_data_rdata_i[48]', 'ic_data_rdata_i[47]', 'ic_data_rdata_i[46]', 'ic_data_rdata_i[45]', 'ic_data_rdata_i[44]', 'ic_data_rdata_i[43]', 'ic_data_rdata_i[42]', 'ic_data_rdata_i[41]', 'ic_data_rdata_i[40]', 'ic_data_rdata_i[39]', 'ic_data_rdata_i[38]', 'ic_data_rdata_i[37]', 'ic_data_rdata_i[36]', 'ic_data_rdata_i[35]', 'ic_data_rdata_i[34]', 'ic_data_rdata_i[33]', 'ic_data_rdata_i[32]', 'ic_data_rdata_i[31]', 'ic_data_rdata_i[30]', 'ic_data_rdata_i[29]', 'ic_data_rdata_i[28]', 'ic_data_rdata_i[27]', 'ic_data_rdata_i[26]', 'ic_data_rdata_i[25]', 'ic_data_rdata_i[24]', 'ic_data_rdata_i[23]', 'ic_data_rdata_i[22]', 'ic_data_rdata_i[21]', 'ic_data_rdata_i[20]', 'ic_data_rdata_i[19]', 'ic_data_rdata_i[18]', 'ic_data_rdata_i[17]', 'ic_data_rdata_i[16]', 'ic_data_rdata_i[15]', 'ic_data_rdata_i[14]', 'ic_data_rdata_i[13]', 'ic_data_rdata_i[12]', 'ic_data_rdata_i[11]', 'ic_data_rdata_i[10]', 'ic_data_rdata_i[9]', 'ic_data_rdata_i[8]', 'ic_data_rdata_i[7]', 'ic_data_rdata_i[6]', 'ic_data_rdata_i[5]', 'ic_data_rdata_i[4]', 'ic_data_rdata_i[3]', 'ic_data_rdata_i[2]', 'ic_data_rdata_i[1]', 'ic_data_rdata_i[0]'.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', the same net is connected to more than one pin on submodule 'if_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'pmp_err_if_i', 'pmp_err_if_plus2_i''.
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', the same net is connected to more than one pin on submodule 'controller_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'branch_not_set_i', 'stall_wb_i''.
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', the same net is connected to more than one pin on submodule 'u_mtvec_csr'. (LINT-33)
   Net '*Logic0*' is connected to pins 'wr_data_i[7]', 'wr_data_i[6]'', 'wr_data_i[5]', 'wr_data_i[4]', 'wr_data_i[3]', 'wr_data_i[2]', 'wr_data_i[1]'.
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'scramble_req_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_req_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_write_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_addr_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_addr_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_addr_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_addr_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_addr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_addr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_tag_wdata_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_req_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_req_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_write_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_addr_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_addr_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_addr_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_addr_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_addr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_addr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_data_wdata_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'ic_scr_key_req_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'instr_bp_taken_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'dummy_instr_id_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'icache_ecc_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'pc_mismatch_alert_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'rf_rd_a_wb_match_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'rf_rd_b_wb_match_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'instr_type_wb_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'instr_type_wb_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_load_store_unit_0_00000020', output port 'data_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_load_store_unit_0_00000020', output port 'data_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'ready_wb_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'outstanding_load_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'outstanding_store_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'perf_instr_ret_wb_spec_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'perf_instr_ret_compressed_wb_spec_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'instr_done_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[135]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[134]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[133]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[132]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[131]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[130]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[129]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[128]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[127]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[126]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[125]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[124]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[123]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[122]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[121]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[120]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[119]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[118]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[117]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[116]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[115]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[114]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[113]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[112]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[111]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[110]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[109]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[108]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[107]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[106]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[105]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[104]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[103]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[102]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[101]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[100]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[99]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[98]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[97]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[96]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[95]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[94]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[93]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[92]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[91]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[90]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[89]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[88]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[87]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[86]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[85]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[84]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[83]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[82]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[81]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[80]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[79]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[78]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[77]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[76]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[75]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[74]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[73]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[72]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[71]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[70]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[69]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[68]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[67]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[66]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[65]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[64]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_mseccfg_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_mseccfg_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_mseccfg_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'trigger_match_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_en_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_prefetch_buffer_0', output port 'instr_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_prefetch_buffer_0', output port 'instr_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_b_mux_sel_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_b_mux_sel_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_b_mux_sel_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_b_type_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_j_type_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'alu_operator_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'alu_multicycle_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_controller_0_0_0', output port 'nt_branch_mispredict_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_controller_0_0_0', output port 'wb_exception_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_controller_0_0_0', output port 'csr_save_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_we_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_we_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'alu_operand_a_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'alu_operand_b_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'imd_val_d_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'imd_val_d_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_6_0_10', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_32_0_s0', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_18_0_s0', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_7_0_s0', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_32_0_00000001', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_32_0_40000003', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_3_0_4', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_8_0_s0', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_fetch_fifo_00000002_0', output port 'out_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
1
##################################################
# Define design optimization constraints
##################################################
# Set timing environment through another .tcl file
source -verbose "./timing.tcl"
10
0.01
0.01
clk_i
clk_i	
1
1
1
1
1
1
0.1
0.1
0.005
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
1
1
1
1
1
# Set the fix_multiple_port_nets attribute to a specified value on the current design or a list of designs
# Note: '-all' option inserts buffers to the ports
#       '-buffer_constants' option inserts buffers to logic constants instead of duplicating them
set_fix_multiple_port_nets -all -buffer_constants
1
### CLOCK_GATING ###
set_clock_gating_style  -num_stages 4 -setup 0.5

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.500000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
Maximum number of stages: 4
1
### operation_isolation ###
set do_operand_isolation true
true
set_scan_configuration -style multiplexed_flip_flop
Accepted scan configuration for modes: all_dft
1
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |     *     |
============================================================================


Information: There are 3105 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ibex_register_file_ff_0_00000020_0_0_0_00000000'
  Processing 'ibex_csr_8_0_s0'
  Processing 'ibex_counter_CounterWidth64_ProvideValUpd1'
  Processing 'ibex_counter_CounterWidth64'
  Processing 'ibex_csr_7_0_s0_0'
  Processing 'ibex_csr_32_0_s0_0'
  Processing 'ibex_csr_3_0_4'
  Processing 'ibex_csr_32_0_40000003'
  Processing 'ibex_csr_32_0_00000001'
  Processing 'ibex_csr_18_0_s0'
  Processing 'ibex_csr_6_0_10'
  Processing 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'
Information: Added key list 'DesignWare' to design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'. (DDB-72)
Information: The register 'mcountinhibit_q_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'ibex_wb_stage_0_0_0'
  Processing 'ibex_load_store_unit_0_00000020'
  Processing 'ibex_multdiv_fast_RV32M2'
  Processing 'ibex_alu_RV32B0'
Information: Added key list 'DesignWare' to design 'ibex_alu_RV32B0'. (DDB-72)
  Processing 'ibex_ex_block_2_0_0'
  Processing 'ibex_controller_0_0_0'
  Processing 'ibex_decoder_0_2_0_0'
  Processing 'ibex_id_stage_0_2_0_0_0_0_0_0'
  Processing 'ibex_compressed_decoder'
  Processing 'ibex_fetch_fifo_00000002_0'
  Processing 'ibex_prefetch_buffer_0'
  Processing 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020'
  Processing 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808'
  Processing 'prim_generic_buf_s00000020_0'
  Processing 'prim_generic_buf_Width4'
  Processing 'prim_clock_gating'
  Processing 'ibex_top'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ibex_counter_CounterWidth64_ProvideValUpd1_DW01_inc_0'
  Processing 'ibex_counter_CounterWidth64_DW01_inc_0'
  Processing 'ibex_multdiv_fast_RV32M2_DW01_dec_0'
  Mapping 'ibex_multdiv_fast_RV32M2_DW_leftsh_0'
  Mapping 'ibex_alu_RV32B0_DW_rightsh_0'
  Processing 'ibex_alu_RV32B0_DW01_sub_0'
  Processing 'ibex_alu_RV32B0_DW01_add_0'
  Processing 'ibex_controller_0_0_0_DW01_add_0'
  Processing 'ibex_prefetch_buffer_0_DW01_add_0'
  Processing 'ibex_fetch_fifo_00000002_0_DW01_add_0'
  Processing 'ibex_multdiv_fast_RV32M2_DW01_add_0'
  Mapping 'ibex_multdiv_fast_RV32M2_DW_mult_tc_0'
Information: Performing operand isolation on design 'ibex_top'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: Added key list 'DesignWare' to design 'ibex_multdiv_fast_RV32M2'. (DDB-72)
Warning: No scan equivalent exists for cell core_clock_gate_i/en_latch_reg (TLATNX4TS). (TEST-120)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:18  311585.8      4.69    4726.3    9186.8                                0.00  
    0:00:18  311585.8      4.69    4726.3    9186.8                                0.00  
Information: Performing operand isolation on design 'ibex_top'
    0:00:34  396501.1      8.32    2580.3    2555.7                                0.00  
    0:00:34  396459.4      8.32    2580.3    2554.7                                0.00  
    0:00:34  396459.4      8.32    2580.3    2554.7                                0.00  
    0:00:34  396429.1      8.29    2567.4    2554.7                                0.00  
    0:00:34  396429.1      8.29    2567.4    2554.7                                0.00  
    0:00:39  217391.0     11.35    6348.9    2453.9                                0.00  
    0:00:41  218007.4     11.12    6349.0    2452.9                                0.00  
    0:00:42  217656.0     11.25    6251.3    2452.9                                0.00  
    0:00:42  217620.0     10.42    5644.4    2452.9                                0.00  
    0:00:43  217529.3     10.16    5685.0    2452.9                                0.00  
    0:00:43  217536.5     10.01    5645.2    2452.9                                0.00  
    0:00:43  217516.3     10.03    5625.4    2452.9                                0.00  
    0:00:43  217543.7      9.85    5526.6    2452.9                                0.00  
    0:00:43  217499.0      9.89    5521.1    2452.9                                0.00  
    0:00:44  217532.2      9.82    5405.5    2452.9                                0.00  
    0:00:44  217533.6      9.70    5318.4    2452.9                                0.00  
    0:00:44  217563.8      9.64    5270.1    2452.9                                0.00  
    0:00:44  217591.2      9.59    5241.2    2452.9                                0.00  
    0:00:44  217591.2      9.59    5241.2    2452.9                                0.00  
    0:00:44  217496.2      9.59    5241.2    2452.9                                0.00  
    0:00:44  217496.2      9.59    5241.2    2452.9                                0.00  
    0:00:46  218590.6      9.95    5352.6    2007.9                                0.00  
    0:00:49  219408.5      9.85    5274.5    1697.9                                0.00  
    0:00:51  219793.0      9.93    5075.7    1495.0                                0.00  
    0:00:53  220046.4      9.95    4994.3    1394.0                                0.00  
    0:00:53  220250.9      9.91    4977.6    1319.0                                0.00  
    0:00:54  220331.5      9.89    4973.0    1279.0                                0.00  
    0:00:54  220413.6      9.89    4978.7    1263.0                                0.00  
    0:00:54  220530.2      9.89    4978.7    1253.0                                0.00  
    0:00:54  220530.2      9.89    4978.7    1253.0                                0.00  
    0:00:54  220530.2      9.89    4978.7    1253.0                                0.00  
    0:00:55  220721.8      9.07    4751.7    1290.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:00:56  221173.9      8.07    4636.8    1290.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:00:56  221329.4      7.82    4587.7    1287.0                                0.00  
    0:00:56  221391.4      7.79    4571.2    1286.2                                0.00  
    0:00:57  221604.5      7.73    4549.8    1285.2                                0.00  
    0:00:57  221676.5      7.66    4516.2    1285.2                                0.00  
    0:00:58  221987.5      6.96    4281.4    1285.2                                0.00  
    0:00:58  222088.3      6.84    4220.1    1281.6                                0.00  
    0:00:59  222304.3      6.79    4186.1    1281.6                                0.00  
    0:00:59  222334.6      6.74    4128.4    1281.6                                0.00  
    0:00:59  222403.7      6.71    4115.2    1279.6                                0.00  
    0:01:00  222488.6      6.58    4075.5    1282.6                                0.00  
    0:01:00  222549.1      6.54    4054.9    1283.6                                0.00  
    0:01:01  222641.3      6.51    4027.6    1283.6                                0.00  
    0:01:01  222776.6      6.47    4010.6    1283.6                                0.00  
    0:01:02  222926.4      6.44    3980.9    1284.2                                0.00  
    0:01:02  223015.7      6.42    3934.4    1288.2                                0.00  
    0:01:03  223312.3      5.93    3930.7    1287.4                                0.00  
    0:01:03  223463.5      5.90    3915.0    1287.4                                0.00  
    0:01:03  223486.6      5.88    3906.3    1288.4                                0.00  
    0:01:04  223538.4      5.86    3896.3    1288.4                                0.00  
    0:01:04  223587.4      5.83    3883.5    1286.4                                0.00  
    0:01:05  223575.8      5.80    3865.6    1299.4                                0.00  
    0:01:05  223647.8      5.78    3857.1    1299.4                                0.00  
    0:01:05  223793.3      5.76    3846.6    1299.4                                0.00  
    0:01:06  223822.1      5.62    3839.9    1300.4                                0.00  
    0:01:06  224020.8      5.57    3813.3    1300.4                                0.00  
    0:01:06  224036.6      5.57    3810.7    1300.4                                0.00  
    0:01:07  224087.0      5.55    3801.8    1300.4                                0.00  
    0:01:07  224195.0      5.54    3690.3    1300.4                                0.00  
    0:01:07  224281.4      5.53    3594.3    1297.4                                0.00  
    0:01:08  224317.4      5.52    3589.0    1298.4                                0.00  
    0:01:08  224340.5      5.52    3587.9    1298.4                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:08  224340.5      5.52    3587.9    1298.4                                0.00  
    0:01:09  224493.1      5.49    3612.7    1298.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:09  224736.5      5.45    3595.7    1297.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:10  224742.2      5.44    3591.2    1325.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:11  224951.0      5.42    3586.7    1325.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:11  224997.1      5.38    3521.3    1323.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:12  225083.5      5.37    3513.4    1323.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:12  225256.3      5.33    3498.5    1325.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:13  225377.3      5.32    3497.1    1325.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:13  225596.2      5.30    3483.5    1322.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:13  225692.6      5.28    3474.4    1322.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:14  225741.6      5.27    3466.4    1323.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:14  225717.1      5.26    3458.4    1337.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:15  225774.7      5.25    3464.7    1337.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:15  225825.1      5.24    3457.0    1337.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:15  225822.2      5.03    3455.7    1337.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:16  225979.2      4.97    3387.1    1339.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:16  226108.8      4.94    3379.6    1339.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:17  226268.6      4.91    3350.9    1337.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:17  226291.7      4.91    3347.5    1335.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:18  226391.0      4.89    3337.0    1334.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:19  226595.5      4.86    3279.6    1334.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:19  226723.7      4.84    3274.6    1336.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:20  226726.6      4.83    3272.7    1336.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:20  226784.2      4.82    3266.0    1336.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:21  226863.4      4.81    3257.7    1336.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:21  226906.6      4.80    3240.9    1339.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:22  226981.4      4.73    3205.6    1339.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:22  227129.8      4.71    3198.5    1337.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:23  227180.2      4.70    3205.2    1338.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:23  227197.4      4.68    3156.5    1338.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:23  227292.5      4.66    3135.5    1339.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:24  227340.0      4.66    3134.1    1338.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:24  227383.2      4.52    3113.6    1338.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:25  227462.4      4.47    3096.5    1338.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:25  227579.0      4.46    3093.5    1336.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:26  227617.9      4.46    3098.9    1336.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:26  227711.5      4.45    3099.4    1334.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:26  227780.6      4.45    3096.3    1332.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:27  227826.7      4.43    3098.9    1332.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:27  227836.8      4.43    3098.7    1332.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:27  227907.4      4.43    3095.8    1329.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:28  227929.0      4.42    3076.8    1327.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:28  227926.1      4.41    3076.6    1327.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:28  227914.6      4.41    3076.3    1327.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:28  227891.5      4.40    3074.0    1327.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:29  228019.7      4.17    2925.2    1327.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:29  228038.4      4.16    2917.3    1328.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:29  228052.8      4.14    2916.9    1328.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:30  228068.6      4.13    2914.6    1328.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:30  228208.3      4.13    2849.2    1328.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:30  228227.0      4.13    2844.1    1329.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:30  228214.1      4.13    2843.9    1329.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:31  228206.9      4.04    2842.1    1327.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:31  228273.1      4.00    2841.7    1328.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:31  228303.4      3.99    2788.0    1328.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:32  228369.6      3.98    2783.4    1329.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:32  228503.5      3.97    2795.7    1331.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:32  228613.0      3.96    2783.6    1331.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:33  228708.0      3.96    2751.9    1331.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:33  228840.5      3.95    2749.2    1335.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:33  228890.9      3.95    2748.5    1335.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:34  228955.7      3.92    2753.1    1339.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:34  229072.3      3.91    2745.6    1339.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:35  229256.6      3.89    2731.0    1337.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:35  229405.0      3.88    2730.6    1337.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:36  229445.3      3.88    2729.8    1337.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:36  229461.1      3.87    2729.2    1337.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:36  229629.6      3.87    2630.4    1337.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:37  229589.3      3.86    2631.5    1365.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:37  229651.2      3.79    2625.7    1392.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:38  229806.7      3.77    2610.9    1392.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:38  229861.4      3.77    2610.0    1392.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:38  229897.4      3.76    2615.9    1392.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:38  229986.7      3.76    2617.4    1392.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:39  229969.4      3.76    2617.1    1393.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:39  230051.5      3.76    2611.9    1390.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:39  230081.8      3.75    2611.4    1390.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:39  229986.7      3.75    2610.6    1413.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:40  229992.5      3.75    2609.8    1415.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:40  229888.8      3.74    2609.2    1448.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:40  229986.7      3.74    2610.3    1446.5 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:41  229891.7      3.74    2610.0    1476.5 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:41  229782.2      3.70    2608.3    1504.5 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:41  229828.3      3.69    2606.1    1504.5 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:42  229845.6      3.68    2603.2    1504.5 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:42  229934.9      3.67    2600.0    1509.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:42  229926.2      3.67    2582.3    1510.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:43  229940.6      3.67    2581.8    1510.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:43  229956.5      3.66    2581.0    1510.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:43  230005.4      3.66    2576.9    1510.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:43  229986.7      3.66    2576.4    1539.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:43  230063.0      3.66    2564.2    1539.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:44  230104.8      3.63    2554.9    1539.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:44  230146.6      3.57    2527.0    1539.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:45  230391.4      3.51    2477.7    1539.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:45  230510.9      3.50    2476.4    1539.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:45  230552.6      3.50    2474.6    1539.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:46  230594.4      3.50    2473.7    1540.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:46  230588.6      3.49    2473.0    1540.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:46  230670.7      3.49    2471.9    1540.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:47  230362.6      3.48    2467.3    1624.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:47  230365.4      3.46    2465.8    1623.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:47  230510.9      3.42    2428.1    1623.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:47  230637.6      3.36    2384.2    1623.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:48  230656.3      3.35    2383.2    1624.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:48  230670.7      3.35    2382.9    1624.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:48  230758.6      3.23    2291.2    1625.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:49  230768.6      3.21    2290.5    1628.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:49  230925.6      3.10    2269.8    1628.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:49  230919.8      3.08    2268.8    1628.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:50  230919.8      3.08    2268.9    1630.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:50  230934.2      3.08    2265.7    1630.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:50  230968.8      3.07    2195.0    1631.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:50  230967.4      3.02    2185.8    1632.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:50  230983.2      2.98    2162.6    1632.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:51  231006.2      2.98    2162.3    1632.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:51  231055.2      2.97    2161.1    1632.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:51  231143.0      2.97    2142.0    1633.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:52  231269.8      2.90    2127.3    1635.2 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[29]/D      0.00  
    0:01:52  231573.6      2.77    2069.2    1635.7 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:01:53  231889.0      2.68    1948.9    1635.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:53  232014.2      2.66    1931.5    1634.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:53  232066.1      2.66    1931.5    1636.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:53  232135.2      2.64    1901.9    1636.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:54  232174.1      2.62    1898.8    1636.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:54  232698.2      2.45    1779.4    1636.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[28]/D      0.00  
    0:01:55  233125.9      2.37    1729.9    1636.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[28]/D      0.00  
    0:01:55  233242.6      2.35    1680.8    1636.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:55  233241.1      2.34    1680.7    1638.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:55  233241.1      2.34    1680.4    1638.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:55  233232.5      2.33    1680.1    1638.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:56  233281.4      2.30    1670.3    1638.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:56  233375.0      2.29    1677.7    1638.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:56  233380.8      2.28    1673.1    1638.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:57  233383.7      2.28    1672.5    1637.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:57  233546.4      2.26    1666.6    1637.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/D      0.00  
    0:01:57  233575.2      2.25    1666.2    1637.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/D      0.00  
    0:01:57  233634.2      2.24    1663.6    1638.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:58  233663.0      2.24    1662.9    1638.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:58  233691.8      2.23    1662.1    1636.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:58  233714.9      2.23    1664.7    1636.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:59  233642.9      2.23    1664.3    1664.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:01:59  233808.5      2.15    1629.5    1664.6 u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[31]/D      0.00  
    0:01:59  233851.7      2.14    1619.0    1664.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[28]/D      0.00  
    0:01:59  233941.0      2.10    1595.5    1664.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[28]/D      0.00  
    0:02:00  233966.9      2.10    1597.6    1664.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[28]/D      0.00  
    0:02:00  234221.8      2.05    1569.0    1664.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:00  234394.6      2.00    1541.9    1663.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:01  234460.8      2.00    1532.7    1662.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:01  234495.4      2.00    1532.0    1662.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:01  234558.7      1.99    1531.2    1662.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:01  234643.7      1.99    1511.8    1661.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:02  234781.9      1.98    1510.9    1659.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:02  235045.4      1.97    1496.2    1657.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:02  235052.6      1.97    1496.2    1657.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:03  235311.8      1.88    1444.6    1658.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:03  235379.5      1.83    1415.4    1658.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:03  235409.8      1.81    1400.9    1658.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:04  235666.1      1.76    1357.2    1658.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:04  235753.9      1.74    1336.0    1658.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/D      0.00  
    0:02:04  235857.6      1.73    1311.9    1643.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/D      0.00  
    0:02:05  235912.3      1.73    1310.3    1643.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/D      0.00  
    0:02:05  235886.4      1.72    1300.1    1643.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/D      0.00  
    0:02:05  235926.7      1.72    1296.6    1643.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/D      0.00  
    0:02:06  235978.6      1.72    1298.8    1643.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/D      0.00  
    0:02:06  236108.2      1.68    1286.2    1643.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[20]/D      0.00  
    0:02:06  236246.4      1.66    1242.2    1643.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:07  236363.0      1.66    1235.8    1645.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:07  236433.6      1.65    1242.6    1646.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:07  236473.9      1.65    1242.1    1646.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:07  236329.9      1.65    1240.6    1674.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:08  236223.4      1.65    1239.7    1704.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:08  236245.0      1.64    1237.4    1704.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:08  236239.2      1.60    1210.8    1730.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[19]/D      0.00  
    0:02:09  236245.0      1.58    1203.1    1730.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:09  236358.7      1.57    1200.4    1730.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:09  236469.6      1.55    1183.5    1730.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:10  236491.2      1.54    1175.9    1730.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:10  236468.2      1.52    1166.3    1730.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:10  236530.1      1.51    1142.1    1731.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:10  236522.9      1.50    1141.7    1733.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/D      0.00  
    0:02:11  236517.1      1.50    1140.3    1733.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/D      0.00  
    0:02:11  236514.2      1.50    1140.4    1733.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:11  236754.7      1.46    1117.2    1733.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:11  236828.2      1.45    1115.5    1733.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:12  236943.4      1.42    1091.0    1733.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:13  237564.0      1.33    1032.3    1732.4 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[26]/D      0.00  
    0:02:13  237821.8      1.29     997.0    1770.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:13  238181.8      1.24     967.1    1770.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:14  238409.3      1.22     958.8    1770.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:14  238502.9      1.21     957.0    1770.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:15  238737.6      1.18     914.8    1770.4 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[26]/D      0.00  
    0:02:15  238942.1      1.16     901.9    1771.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:15  238955.0      1.16     901.7    1771.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:15  239091.8      1.14     892.5    1771.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:16  239137.9      1.14     889.9    1771.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:16  239156.6      1.13     886.0    1771.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:16  239165.3      1.13     885.3    1771.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:17  239473.4      1.08     837.9    1785.4 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[25]/D      0.00  
    0:02:18  239621.8      1.06     827.3    1785.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[20]/D      0.00  
    0:02:18  239610.2      1.06     819.9    1785.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[20]/D      0.00  
    0:02:18  239650.6      1.06     817.9    1784.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[20]/D      0.00  
    0:02:19  239798.9      1.04     799.8    1782.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:19  240009.1      1.03     789.6    1782.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:19  240069.6      1.02     787.2    1782.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:19  240088.3      1.02     786.9    1781.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:19  240073.9      1.02     769.3    1781.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:20  240081.1      1.02     769.1    1781.4 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:20  240078.2      1.02     759.4    1784.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:20  240300.0      0.99     747.8    1782.6 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[25]/D      0.00  
    0:02:21  240488.6      0.95     718.5    1783.0 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[25]/D      0.00  
    0:02:21  240693.1      0.93     704.6    1812.5 u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[30]/D      0.00  
    0:02:22  240664.3      0.91     686.1    1840.5 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:22  240773.8      0.91     684.4    1854.5 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[25]/D      0.00  
    0:02:22  240847.2      0.90     681.9    1858.5 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[25]/D      0.00  
    0:02:22  240768.0      0.89     674.8    1885.5 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[25]/D      0.00  
    0:02:22  240785.3      0.89     673.9    1885.5 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[25]/D      0.00  
    0:02:23  240755.0      0.88     670.9    1903.5 gen_regfile_ff.register_file_i/g_rf_flops[8].rf_reg_q_reg[25]/D      0.00  
    0:02:23  240711.8      0.87     667.9    1930.5 gen_regfile_ff.register_file_i/g_rf_flops[9].rf_reg_q_reg[30]/D      0.00  
    0:02:23  240880.3      0.86     637.2    1930.5 gen_regfile_ff.register_file_i/g_rf_flops[9].rf_reg_q_reg[30]/D      0.00  
    0:02:23  240909.1      0.85     636.1    1930.5 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[28]/D      0.00  
    0:02:23  240889.0      0.83     617.7    1955.5 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[31]/D      0.00  
    0:02:23  240965.3      0.83     610.9    1957.5 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[29]/D      0.00  
    0:02:24  241103.5      0.81     600.9    1959.5 gen_regfile_ff.register_file_i/g_rf_flops[28].rf_reg_q_reg[24]/D      0.00  
    0:02:24  241133.8      0.80     595.5    1962.5 gen_regfile_ff.register_file_i/g_rf_flops[9].rf_reg_q_reg[30]/D      0.00  
    0:02:24  241300.8      0.78     540.6    1964.5 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[29]/D      0.00  
    0:02:24  241326.7      0.75     523.3    1991.5 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[29]/D      0.00  
    0:02:24  241375.7      0.75     516.6    1992.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:25  241113.6      0.71     495.7    2073.3 gen_regfile_ff.register_file_i/g_rf_flops[22].rf_reg_q_reg[23]/D      0.00  
    0:02:25  241129.4      0.66     468.1    2102.0 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[27]/D      0.00  
    0:02:25  241056.0      0.63     442.4    2126.0 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[23]/D      0.00  
    0:02:25  240988.3      0.63     435.1    2154.0 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[24]/D      0.00  
    0:02:26  241164.0      0.60     419.9    2156.0 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[31]/D      0.00  
    0:02:26  241256.2      0.59     390.3    2156.0 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[23]/D      0.00  
    0:02:26  241208.6      0.57     376.1    2182.8 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[31]/D      0.00  
    0:02:26  241254.7      0.56     367.8    2200.8 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[31]/D      0.00  
    0:02:27  241408.8      0.55     354.8    2194.8 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[23]/D      0.00  
    0:02:27  241512.5      0.54     349.0    2194.8 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[23]/D      0.00  
    0:02:27  241593.1      0.52     341.7    2209.0 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[16]/D      0.00  
    0:02:28  241735.7      0.51     336.8    2209.0 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[31]/D      0.00  
    0:02:28  241750.1      0.51     335.5    2209.0 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[31]/D      0.00  
    0:02:28  241767.4      0.51     335.3    2209.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:28  241807.7      0.51     332.8    2209.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:28  241888.3      0.50     322.6    2209.0 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:02:29  241914.2      0.48     317.9    2209.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:29  241954.6      0.47     312.7    2209.0 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[16]/D      0.00  
    0:02:29  242043.8      0.47     261.1    2209.0 u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[1]/D      0.00  
    0:02:29  242174.9      0.46     254.2    2209.0 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[28]/D      0.00  
    0:02:30  242193.6      0.45     253.1    2209.0 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[28]/D      0.00  
    0:02:30  242236.8      0.45     249.9    2209.0 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[24]/D      0.00  
    0:02:30  242262.7      0.44     255.2    2209.0 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[28]/D      0.00  
    0:02:30  242311.7      0.43     252.9    2209.0 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[24]/D      0.00  
    0:02:30  242419.7      0.42     260.5    2209.0 gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q_reg[29]/D      0.00  
    0:02:31  242513.3      0.41     254.0    2209.0 gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q_reg[29]/D      0.00  
    0:02:31  242553.6      0.41     251.2    2210.0 gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q_reg[29]/D      0.00  
    0:02:31  242593.9      0.40     250.4    2208.0 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[25]/D      0.00  
    0:02:31  242606.9      0.40     229.9    2208.0 gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q_reg[29]/D      0.00  
    0:02:31  242624.2      0.40     228.7    2210.0 gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q_reg[29]/D      0.00  
    0:02:32  242673.1      0.40     225.0    2208.0 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[22]/D      0.00  
    0:02:32  242773.9      0.39     225.2    2208.0 gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q_reg[29]/D      0.00  
    0:02:32  242851.7      0.39     222.3    2209.0 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[22]/D      0.00  
    0:02:32  242794.1      0.38     222.4    2238.0 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[21]/D      0.00  
    0:02:32  242920.8      0.38     217.2    2238.5 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[24]/D      0.00  
    0:02:33  242941.0      0.37     211.5    2238.5 gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q_reg[29]/D      0.00  
    0:02:33  242869.0      0.37     202.5    2265.5 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[29]/D      0.00  
    0:02:33  242977.0      0.36     191.1    2262.5 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[21]/D      0.00  
    0:02:33  243037.4      0.35     187.7    2263.5 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[21]/D      0.00  
    0:02:33  243159.8      0.34     181.5    2265.5 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[29]/D      0.00  
    0:02:34  243223.2      0.33     178.6    2265.5 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[29]/D      0.00  
    0:02:34  243385.9      0.33     173.9    2265.5 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[29]/D      0.00  
    0:02:34  243316.8      0.32     171.8    2290.5 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[29]/D      0.00  
    0:02:34  243159.8      0.32     168.8    2318.9 gen_regfile_ff.register_file_i/g_rf_flops[12].rf_reg_q_reg[29]/D      0.00  
    0:02:35  243122.4      0.31     165.1    2318.7 gen_regfile_ff.register_file_i/g_rf_flops[9].rf_reg_q_reg[29]/D      0.00  
    0:02:35  243141.1      0.31     166.9    2318.7 gen_regfile_ff.register_file_i/g_rf_flops[9].rf_reg_q_reg[29]/D      0.00  
    0:02:35  243406.1      0.30     154.3    2319.7 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[24]/D      0.00  
    0:02:35  243517.0      0.30     142.7    2319.7 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[22]/D      0.00  
    0:02:35  243612.0      0.29     136.8    2319.7 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:36  243715.7      0.28     129.3    2322.0 gen_regfile_ff.register_file_i/g_rf_flops[17].rf_reg_q_reg[27]/D      0.00  
    0:02:36  243770.4      0.26     122.4    2322.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:36  243754.6      0.25     115.5    2323.9 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[20]/D      0.00  
    0:02:36  243871.2      0.25     109.6    2325.9 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:36  243907.2      0.25     108.6    2325.9 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:37  243901.4      0.23     105.9    2325.9 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[27]/D      0.00  
    0:02:37  243901.4      0.23     104.8    2325.9 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[27]/D      0.00  
    0:02:37  243938.9      0.23     104.5    2325.9 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[27]/D      0.00  
    0:02:37  243904.3      0.22     101.4    2325.9 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[27]/D      0.00  
    0:02:37  243913.0      0.22     100.8    2325.9 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:37  243963.4      0.22      99.1    2325.9 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[25]/D      0.00  
    0:02:38  243996.5      0.21      94.5    2327.9 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:02:38  244021.0      0.20      92.6    2324.9 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:02:38  244005.1      0.20      89.2    2325.9 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:02:38  244019.5      0.19      83.2    2325.9 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:38  244078.6      0.19      77.3    2325.9 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:02:39  244114.6      0.19      73.0    2319.9 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:02:39  244110.2      0.18      72.3    2319.9 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:02:39  244118.9      0.18      71.3    2319.9 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:39  244126.1      0.18      71.6    2319.9 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:40  244129.0      0.18      71.7    2319.9 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D      0.00  
    0:02:40  244176.5      0.17      69.1    2320.0 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:02:40  244225.4      0.17      66.6    2317.2 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[20]/D      0.00  
    0:02:40  244239.8      0.16      59.5    2319.3 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[18]/D      0.00  
    0:02:40  244167.8      0.16      58.4    2343.3 gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[31]/D      0.00  
    0:02:40  244189.4      0.16      57.2    2344.3 gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[31]/D      0.00  
    0:02:40  244193.8      0.15      56.8    2344.3 gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[31]/D      0.00  
    0:02:40  244254.2      0.15      56.1    2344.4 gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[31]/D      0.00  
    0:02:40  244242.7      0.15      55.9    2355.4 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[18]/D      0.00  
    0:02:40  244248.5      0.15      55.6    2355.4 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:02:41  244254.2      0.14      54.2    2356.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[20]/D      0.00  
    0:02:41  244264.3      0.14      46.4    2355.3 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[20]/D      0.00  
    0:02:41  244281.6      0.14      44.1    2353.3 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[18]/D      0.00  
    0:02:41  244329.1      0.14      43.1    2354.3 gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[31]/D      0.00  
    0:02:41  244349.3      0.13      42.3    2354.3 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:02:41  244356.5      0.13      41.9    2354.3 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[20]/D      0.00  
    0:02:41  244339.2      0.13      41.2    2354.3 gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[20]/D      0.00  
    0:02:41  244340.6      0.13      41.3    2354.3 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[27]/D      0.00  
    0:02:41  244347.8      0.13      40.2    2354.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:42  244357.9      0.12      40.0    2354.3 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/D      0.00  
    0:02:42  244372.3      0.12      37.4    2355.1 gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q_reg[20]/D      0.00  
    0:02:42  244405.4      0.11      35.1    2354.9 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:42  244467.4      0.11      32.7    2354.9 gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q_reg[20]/D      0.00  
    0:02:42  244467.4      0.10      32.0    2354.9 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[28]/D      0.00  
    0:02:42  244535.0      0.10      30.2    2354.9 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:02:42  244548.0      0.10      29.6    2354.9 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[20]/D      0.00  
    0:02:43  244581.1      0.09      27.4    2354.9 gen_regfile_ff.register_file_i/g_rf_flops[8].rf_reg_q_reg[22]/D      0.00  
    0:02:43  244599.8      0.09      24.2    2349.9 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[9]/D      0.00  
    0:02:43  244595.5      0.09      23.9    2349.1 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[20]/D      0.00  
    0:02:43  244622.9      0.08      22.0    2348.9 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:43  244703.5      0.08      20.9    2348.9 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:43  244709.3      0.07      20.2    2348.9 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:43  244726.6      0.07      18.9    2350.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:43  244745.3      0.07      17.2    2350.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:02:43  244805.8      0.06      15.7    2352.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:43  244856.2      0.06      14.6    2353.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/D      0.00  
    0:02:44  244913.8      0.06      13.9    2353.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:44  244965.6      0.05      12.9    2355.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:44  244977.1      0.05      11.6    2355.8 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[16]/D      0.00  
    0:02:44  245000.2      0.04       9.3    2357.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[27]/D      0.00  
    0:02:44  244987.2      0.04       8.9    2357.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:44  245000.2      0.04       6.5    2358.8 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[9]/D      0.00  
    0:02:44  245021.8      0.03       5.8    2358.8 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[13]/D      0.00  
    0:02:44  245026.1      0.03       5.4    2357.8 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:02:44  244877.8      0.03       4.1    2379.8 u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[29]/D      0.00  
    0:02:44  244968.5      0.02       3.2    2379.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:45  244993.0      0.02       2.6    2378.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:45  245053.4      0.02       1.8    2377.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:45  245046.2      0.02       1.6    2377.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:45  245063.5      0.01       1.3    2374.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:45  245043.4      0.01       1.0    2369.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:45  245043.4      0.01       0.7    2369.8 gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[31]/D      0.00  
    0:02:45  245020.3      0.01       0.5    2369.8 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[18]/D      0.00  
    0:02:45  245070.7      0.01       0.2    2369.8 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[13]/D      0.00  
    0:02:45  245062.1      0.00       0.1    2370.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:45  245082.2      0.00       0.1    2372.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:45  245088.0      0.00       0.0    2372.8 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[29]/D      0.00  
    0:02:46  245095.2      0.00       0.0    2372.8                                0.00  
    0:02:47  242674.6      0.00       0.0    2423.8                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:47  242674.6      0.00       0.0    2423.8                                0.00  
    0:02:47  242910.7      0.00       0.0    2363.2 gen_regfile_ff.register_file_i/net122002      0.00  
    0:02:48  242925.1      0.00       0.0    2339.2 gen_regfile_ff.register_file_i/net85100      0.00  
    0:02:48  243051.8      0.00       0.0    2285.2 u_ibex_core/wb_stage_i/rf_wdata_wb_o[25]      0.00  
    0:02:48  243159.8      0.00       0.0    2225.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/net111087      0.00  
    0:02:48  243253.4      0.00       0.0    2176.2 u_ibex_core/cs_registers_i/net86876      0.00  
    0:02:48  243301.0      0.00       0.0    2138.2 gen_regfile_ff.register_file_i/net139836      0.00  
    0:02:48  243419.0      0.00       0.0    2078.2 u_ibex_core/ex_block_i/alu_i/net131745      0.00  
    0:02:49  243633.6      0.00       0.0    1991.2 gen_regfile_ff.register_file_i/net85100      0.00  
    0:02:49  243686.9      0.00       0.0    1952.2 u_ibex_core/cs_registers_i/csr_wdata_int[17]      0.00  
    0:02:49  244049.8      0.00       0.0    1832.2 u_ibex_core/if_stage_i/compressed_decoder_i/net52832      0.00  
    0:02:49  244144.8      0.00       0.0    1788.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/n960      0.00  
    0:02:49  244369.4      0.00       0.0    1725.2 u_ibex_core/cs_registers_i/csr_wdata_int[1]      0.00  
    0:02:50  244440.0      0.00       0.0    1709.2 gen_regfile_ff.register_file_i/net139995      0.00  
    0:02:50  244532.2      0.00       0.0    1672.2 gen_regfile_ff.register_file_i/net86253      0.00  
    0:02:50  244579.7      0.00       0.0    1648.2 u_ibex_core/if_stage_i/instr_rdata_id_o[26]      0.00  
    0:02:50  244602.7      0.00       0.0    1638.2 u_ibex_core/if_stage_i/compressed_decoder_i/net140037      0.00  
    0:02:50  244597.0      0.00       0.0    1627.2 gen_regfile_ff.register_file_i/net139835      0.00  
    0:02:51  244661.8      0.00       0.0    1605.2 u_ibex_core/if_stage_i/net121064      0.00  
    0:02:51  244677.6      0.00       0.0    1584.2 u_ibex_core/if_stage_i/compressed_decoder_i/n85      0.00  
    0:02:51  245089.4      0.00       0.0    1537.2 u_ibex_core/id_stage_i/net89321      0.00  
    0:02:51  245183.0      0.00       0.0    1524.2 u_ibex_core/if_stage_i/compressed_decoder_i/net140039      0.00  
    0:02:51  245239.2      0.00       0.0    1509.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/net98057      0.00  
    0:02:51  245348.6      0.00       0.0    1481.2 u_ibex_core/cs_registers_i/net140074      0.00  
    0:02:51  245433.6      0.00       0.0    1443.2 u_ibex_core/id_stage_i/decoder_i/net125621      0.00  
    0:02:52  245558.9      0.00       0.0    1420.2 u_ibex_core/cs_registers_i/net87432      0.00  
    0:02:52  245586.2      0.00       0.0    1413.2 u_ibex_core/id_stage_i/net141255      0.00  
    0:02:52  245574.7      0.00       0.0    1411.2 u_ibex_core/ex_block_i/alu_i/add_97/SUM[4]      0.00  
    0:02:52  245571.8      0.00       0.0    1399.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net121227      0.00  
    0:02:52  245540.2      0.00       0.0    1392.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net121047      0.00  
    0:02:52  245630.9      0.00       0.0    1379.2 u_ibex_core/ex_block_i/alu_i/add_97/net120872      0.00  
    0:02:52  245675.5      0.00       0.0    1371.2 gen_regfile_ff.register_file_i/net93827      0.00  
    0:02:52  245610.7      0.00       0.0    1363.2 gen_regfile_ff.register_file_i/net139999      0.00  
    0:02:53  245669.8      0.00       0.0    1352.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/net94511      0.00  
    0:02:53  245802.2      0.00       0.0    1329.2 u_ibex_core/ex_block_i/alu_i/net88353      0.00  
    0:02:53  245901.6      0.00       0.0    1316.2 u_ibex_core/cs_registers_i/net70262      0.00  
    0:02:53  245953.4      0.00       0.0    1309.2 u_ibex_core/load_store_unit_i/n288      0.00  
    0:02:53  246031.2      0.00       0.0    1298.2 u_ibex_core/id_stage_i/decoder_i/net89032      0.00  
    0:02:53  246150.7      0.00       0.0    1283.2 u_ibex_core/id_stage_i/net99913      0.00  
    0:02:53  246160.8      0.00       0.0    1281.2 u_ibex_core/csr_addr[8]        0.00  
    0:02:54  246096.0      0.00       0.0    1272.2 gen_regfile_ff.register_file_i/net93423      0.00  
    0:02:55  246137.8      0.00       0.0    1238.2 gen_regfile_ff.register_file_i/net142261      0.00  
    0:02:55  246126.2      0.00       0.0    1217.2 gen_regfile_ff.register_file_i/net139947      0.00  
    0:02:56  246185.3      0.00       0.0    1193.2 gen_regfile_ff.register_file_i/net142281      0.00  
    0:02:56  246195.4      0.00       0.0    1186.2 u_ibex_core/if_stage_i/net100548      0.00  
    0:02:56  246181.0      0.00       0.0    1176.2 gen_regfile_ff.register_file_i/net140390      0.00  
    0:02:57  246186.7      0.00       0.0    1170.2 u_ibex_core/ex_block_i/alu_i/net88428      0.00  
    0:02:57  246209.8      0.00       0.0    1159.2 u_ibex_core/if_stage_i/instr_rdata_id_o[25]      0.00  
    0:02:57  246221.3      0.00       0.0    1151.2 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/net121122      0.00  
    0:02:57  246221.3      0.00       0.0    1145.2 gen_regfile_ff.register_file_i/net139977      0.00  
    0:02:58  246218.4      0.00       0.0    1145.2 u_ibex_core/id_stage_i/net141231      0.00  
    0:02:58  246222.7      0.00       0.0    1144.2 gen_regfile_ff.register_file_i/net85117      0.00  
    0:02:58  246238.6      0.00       0.0    1142.2 gen_regfile_ff.register_file_i/net139996      0.00  
    0:02:58  246253.0      0.00       0.0    1139.2 gen_regfile_ff.register_file_i/net140725      0.00  
    0:02:58  246284.6      0.00       0.0    1131.2 u_ibex_core/if_stage_i/compressed_decoder_i/net142537      0.00  
    0:02:59  246268.8      0.00       0.0    1131.2 u_ibex_core/net121234          0.00  
    0:02:59  246283.2      0.00       0.0    1126.2 u_ibex_core/ex_block_i/alu_i/net121029      0.00  
    0:03:00  246287.5      0.00       0.0    1118.2 gen_regfile_ff.register_file_i/net91387      0.00  
    0:03:00  246399.8      0.00       0.0    1079.2 gen_regfile_ff.register_file_i/wdata_a_i[25]      0.00  
    0:03:00  246471.8      0.00       0.0    1055.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/n981      0.00  
    0:03:00  246507.8      0.00       0.0    1033.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/n25      0.00  
    0:03:00  246608.6      0.00       0.0     997.2 gen_regfile_ff.register_file_i/net143394      0.00  
    0:03:00  246659.0      0.00       0.0     963.2 gen_regfile_ff.register_file_i/net131446      0.00  
    0:03:00  246700.8      0.00       0.0     945.2 u_ibex_core/id_stage_i/decoder_i/imm_u_type_o[12]      0.00  
    0:03:00  246769.9      0.00       0.0     912.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/n964      0.00  
    0:03:01  246831.8      0.00       0.0     883.2 u_ibex_core/if_stage_i/compressed_decoder_i/n97      0.00  
    0:03:01  246890.9      0.00       0.0     853.2 gen_regfile_ff.register_file_i/net120867      0.00  
    0:03:01  246967.2      0.00       0.0     832.2 u_ibex_core/id_stage_i/decoder_i/instr_rdata_i[6]      0.00  
    0:03:01  247007.5      0.00       0.0     803.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/n15      0.00  
    0:03:01  247046.4      0.00       0.0     788.2 u_ibex_core/if_stage_i/net73623      0.00  
    0:03:01  247076.6      0.00       0.0     777.2 u_ibex_core/id_stage_i/decoder_i/imm_i_type_o[7]      0.00  
    0:03:01  247138.6      0.00       0.0     762.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net98439      0.00  
    0:03:02  247165.9      0.00       0.0     752.2 gen_regfile_ff.register_file_i/net143526      0.00  
    0:03:02  247207.7      0.00       0.0     732.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/imd_val_q_i[57]      0.00  
    0:03:02  247259.5      0.00       0.0     708.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/imd_val_q_i[45]      0.00  
    0:03:02  247311.4      0.00       0.0     684.2 u_ibex_core/cs_registers_i/csr_save_cause_i      0.00  
    0:03:02  247344.5      0.00       0.0     674.2 u_ibex_core/if_stage_i/net89750      0.00  
    0:03:02  247369.0      0.00       0.0     654.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/b[1]      0.00  
    0:03:02  247384.8      0.00       0.0     648.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net143485      0.00  
    0:03:02  247400.6      0.00       0.0     640.2 u_ibex_core/ex_block_i/alu_i/add_97/n129      0.00  
    0:03:02  247413.6      0.00       0.0     634.2 gen_regfile_ff.register_file_i/net142543      0.00  
    0:03:02  247420.8      0.00       0.0     623.2 u_ibex_core/load_store_unit_i/lsu_type_i[1]      0.00  
    0:03:03  247439.5      0.00       0.0     617.2 u_ibex_core/cs_registers_i/csr_addr_i[6]      0.00  
    0:03:03  247442.4      0.00       0.0     611.2 u_ibex_core/if_stage_i/compressed_decoder_i/n97      0.00  
    0:03:03  247433.8      0.00       0.0     608.2 u_ibex_core/id_stage_i/decoder_i/net140657      0.00  
    0:03:03  247510.1      0.00       0.0     593.2 u_ibex_core/ex_block_i/branch_target_o[29]      0.00  
    0:03:03  247700.2      0.00       0.0     576.2 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_op_a[13]      0.00  
    0:03:03  247698.7      0.00       0.0     575.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/net94525      0.00  
    0:03:04  247733.3      0.24     131.4     563.0 gen_regfile_ff.register_file_i/net92477      0.00  
    0:03:04  247868.6      0.43     145.9     443.0 gen_regfile_ff.register_file_i/net91193      0.00  
    0:03:04  248086.1      0.43     162.0     349.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net143493      0.00  
    0:03:04  248140.8      0.43     161.8     304.0 u_ibex_core/ex_block_i/alu_i/net120765      0.00  
    0:03:04  248230.1      0.40     122.8     264.0 gen_regfile_ff.register_file_i/net144221      0.00  
    0:03:04  248312.2      0.34      83.9     226.0 gen_regfile_ff.register_file_i/net144200      0.00  
    0:03:04  248379.8      0.29      78.6     188.0 gen_regfile_ff.register_file_i/net92679      0.00  
    0:03:04  248469.1      0.30      91.2     158.0 u_ibex_core/if_stage_i/compressed_decoder_i/net52846      0.00  
    0:03:04  248545.4      0.30      89.1     122.0 gen_regfile_ff.register_file_i/net144308      0.00  
    0:03:05  248620.3      0.29      90.5      91.0 gen_regfile_ff.register_file_i/net85120      0.00  
    0:03:05  248672.2      0.28      90.6      67.0 gen_regfile_ff.register_file_i/net144190      0.00  
    0:03:05  248705.3      0.28      91.3      42.0 u_ibex_core/id_stage_i/decoder_i/instr_rdata_i[4]      0.00  
    0:03:05  248788.8      0.33     112.0      33.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net120616      0.00  
    0:03:05  248846.4      0.32     123.8      25.0 gen_regfile_ff.register_file_i/net144301      0.00  
    0:03:05  248832.0      0.32     124.1      16.0 u_ibex_core/id_stage_i/net94819      0.00  
    0:03:05  248885.3      0.41     130.3       5.0 gen_regfile_ff.register_file_i/wdata_a_i[27]      0.00  
    0:03:06  249225.1      0.24      66.6       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[27]/D      0.00  
    0:03:07  249223.7      0.22      62.7       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[27]/D      0.00  
    0:03:07  249277.0      0.20      53.0       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[27]/D      0.00  
    0:03:07  249323.0      0.19      48.1       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[27]/D      0.00  
    0:03:07  249311.5      0.19      47.4       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[27]/D      0.00  
    0:03:07  249331.7      0.19      45.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[27]/D      0.00  
    0:03:08  249360.5      0.18      43.6       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[27]/D      0.00  
    0:03:08  249423.8      0.18      41.8       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[27]/D      0.00  
    0:03:08  249467.0      0.17      36.9       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[27]/D      0.00  
    0:03:08  249477.1      0.16      35.0       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[27]/D      0.00  
    0:03:09  249481.4      0.16      31.6       0.0 gen_regfile_ff.register_file_i/g_rf_flops[9].rf_reg_q_reg[27]/D      0.00  
    0:03:09  249500.2      0.15      31.3       0.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:03:09  249550.6      0.14      27.7       0.0 gen_regfile_ff.register_file_i/g_rf_flops[12].rf_reg_q_reg[30]/D      0.00  
    0:03:09  249569.3      0.13      26.6       0.0 gen_regfile_ff.register_file_i/g_rf_flops[12].rf_reg_q_reg[30]/D      0.00  
    0:03:09  249563.5      0.12      23.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[25]/D      0.00  
    0:03:10  249683.0      0.11      19.8       0.0 gen_regfile_ff.register_file_i/g_rf_flops[12].rf_reg_q_reg[30]/D      0.00  
    0:03:10  249743.5      0.10      18.3       0.0 gen_regfile_ff.register_file_i/g_rf_flops[12].rf_reg_q_reg[30]/D      0.00  
    0:03:10  249749.3      0.09      18.1       0.0 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[26]/D      0.00  
    0:03:10  249828.5      0.07       9.5       0.0 gen_regfile_ff.register_file_i/g_rf_flops[12].rf_reg_q_reg[27]/D      0.00  
    0:03:11  249835.7      0.07       8.1       0.0 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[30]/D      0.00  
    0:03:11  249867.4      0.05       5.5       0.0 gen_regfile_ff.register_file_i/g_rf_flops[17].rf_reg_q_reg[26]/D      0.00  
    0:03:11  249878.9      0.05       5.1       0.0 gen_regfile_ff.register_file_i/g_rf_flops[18].rf_reg_q_reg[26]/D      0.00  
    0:03:11  249913.4      0.04       4.1       0.0 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[18]/D      0.00  
    0:03:11  249910.6      0.04       3.5       0.0 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[18]/D      0.00  
    0:03:11  249914.9      0.03       3.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[31]/D      0.00  
    0:03:12  249976.8      0.03       2.7       0.0 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[15]/D      0.00  
    0:03:12  249966.7      0.02       1.5       0.0 gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[29]/D      0.00  
    0:03:12  249973.9      0.02       1.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[31]/D      0.00  
    0:03:12  250008.5      0.02       0.9       0.0 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[9]/D      0.00  
    0:03:12  249991.2      0.01       0.7       0.0 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[31]/D      0.00  
    0:03:12  249991.2      0.01       0.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[12].rf_reg_q_reg[30]/D      0.00  
    0:03:13  249989.8      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:13  249989.8      0.00       0.0       0.0                                0.00  
    0:03:13  249989.8      0.00       0.0       0.0                                0.00  
    0:03:15  242923.7      0.29      39.3       0.0                                0.00  
    0:03:16  240750.7      0.30      34.5       0.0                                0.00  
    0:03:16  240084.0      0.30      31.9       0.0                                0.00  
    0:03:17  239752.8      0.30      32.0       0.0                                0.00  
    0:03:17  239584.3      0.30      32.4       0.0                                0.00  
    0:03:17  239474.9      0.30      31.6       0.0                                0.00  
    0:03:17  239379.8      0.30      31.6       0.0                                0.00  
    0:03:17  239306.4      0.30      31.5       0.0                                0.00  
    0:03:17  239227.2      0.30      31.5       0.0                                0.00  
    0:03:17  239192.6      0.30      31.5       0.0                                0.00  
    0:03:17  239192.6      0.30      31.5       0.0                                0.00  
    0:03:18  239231.5      0.05       4.4       0.0 gen_regfile_ff.register_file_i/g_rf_flops[4].rf_reg_q_reg[22]/D      0.00  
    0:03:18  239208.5      0.03       1.7       0.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/D      0.00  
    0:03:19  239233.0      0.02       0.7       0.0 u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[29]/D      0.00  
    0:03:19  239277.6      0.00       0.0       0.0                                0.00  
    0:03:19  239260.3      0.00       0.0       0.0                                0.00  
    0:03:20  229531.7      1.78    1368.7       0.0                                0.00  
    0:03:20  227839.7      1.88    1348.5       0.0                                0.00  
    0:03:20  227263.7      1.87    1341.7       0.0                                0.00  
    0:03:20  227211.8      1.87    1337.8       0.0                                0.00  
    0:03:20  227211.8      1.87    1337.8       0.0                                0.00  
    0:03:20  227211.8      1.87    1337.8       0.0                                0.00  
    0:03:20  227211.8      1.87    1337.8       0.0                                0.00  
    0:03:20  227211.8      1.87    1337.8       0.0                                0.00  
    0:03:21  227641.0      1.19    1021.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[19]/D      0.00  
    0:03:22  227982.2      1.01     808.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[19]/D      0.00  
    0:03:22  228219.8      0.91     716.3       0.0 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[19]/D      0.00  
    0:03:23  228433.0      0.82     637.4       0.0 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[31]/D      0.00  
    0:03:23  228579.8      0.74     589.4       0.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[26]/D      0.00  
    0:03:24  229965.1      0.58     429.3       0.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[31]/D      0.00  
    0:03:26  231344.6      0.38     252.3       0.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/D      0.00  
    0:03:27  231598.1      0.34     226.5       0.0 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[16]/D      0.00  
    0:03:29  232142.4      0.28     151.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[31]/D      0.00  
    0:03:29  232457.8      0.23     123.1       0.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[31]/D      0.00  
    0:03:30  232662.2      0.21     109.8       0.0 gen_regfile_ff.register_file_i/g_rf_flops[12].rf_reg_q_reg[19]/D      0.00  
    0:03:31  232920.0      0.18      93.5       0.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[16]/D      0.00  
    0:03:32  233259.8      0.15      61.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[20]/D      0.00  
    0:03:33  233517.6      0.12      45.9       0.0 gen_regfile_ff.register_file_i/g_rf_flops[9].rf_reg_q_reg[31]/D      0.00  
    0:03:34  233843.0      0.10      34.0       0.0 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[18]/D      0.00  
    0:03:35  234051.8      0.08      21.5       0.0 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[25]/D      0.00  
    0:03:35  234116.6      0.07      19.7       0.0 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[26]/D      0.00  
    0:03:36  234184.3      0.06      16.5       0.0                                0.00  
    0:03:36  234174.2      0.06      15.1       0.0                                0.00  
    0:03:37  234182.9      0.06      12.9       0.0                                0.00  
    0:03:37  234239.0      0.05      11.2       0.0                                0.00  
    0:03:37  234220.3      0.05       9.2       0.0                                0.00  
    0:03:37  234265.0      0.05       8.7       0.0                                0.00  
    0:03:37  234378.7      0.04       6.8       0.0                                0.00  
    0:03:38  234414.7      0.04       5.5       0.0                                0.00  
    0:03:38  234437.8      0.03       4.3       0.0                                0.00  
    0:03:38  234457.9      0.03       4.0       0.0                                0.00  
    0:03:38  234468.0      0.03       3.1       0.0                                0.00  
    0:03:38  234492.5      0.02       2.2       0.0                                0.00  
    0:03:38  234502.6      0.02       1.9       0.0                                0.00  
    0:03:39  234493.9      0.01       1.2       0.0                                0.00  
    0:03:39  234564.5      0.01       0.6       0.0                                0.00  
    0:03:39  234570.2      0.01       0.2       0.0                                0.00  
    0:03:39  234596.2      0.00       0.1       0.0                                0.00  
    0:03:40  234613.4      0.00       0.0       0.0                                0.00  
    0:03:40  238222.1      0.00       0.0       0.0                                0.00  
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'u_ibex_core/cs_registers_i/u_mstack_cause_csr/clk_i': 2008 load(s), 1 driver(s)
1
source DFT.tcl
Accepted dft signal specification for modes: all_dft
Warning: duplicate option '-view' overrides previous value. (CMD-018)
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
1
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port clk_i (40.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port rst_ni. (TEST-266)
Warning: The multi-clock protocol requires that the strobe time be before a clock's pulse if it is used for transition fault testing. (TESTXG-56)
1
dft_drc
In mode: all_dft...
  Pre-DFT DRC enabled
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Modeling violations...

Warning: Cell core_clock_gate_i/en_latch_reg (TLATNX1TS) is not scannable. (TEST-126)

Modeling violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Pre-DFT violations...

 Warning: Clock input CK of DFF gen_regfile_ff.register_file_i/g_rf_flops[28].rf_reg_q_reg[31] not active when clocks are set on. (D9-1)
Information: There are 2006 other cells with the same violation. (TEST-171)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 2008

-----------------------------------------------------------------

1 MODELING VIOLATION
     1 Cell is not scannable violation (TEST-126)

2007 PRE-DFT VIOLATIONS
  2007 Clock_port not active when clocks set to on violations (D9)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  2007 out of 2009 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *2007 cells have test design rule violations
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *   1 cell is a valid scan cell

Information: Test design rule checking completed. (TEST-123)
1
set_scan_configuration -chain_count 4
Accepted scan configuration for modes: all_dft
1
preview_dft
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
Warning: Only 1 scan chain element is free. Cannot honor -chain_count specification of 4. (TEST-348)

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : ibex_top
Version: O-2018.06-SP5-1
Date   : Tue Apr  9 21:48:30 2024
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix
Scan enable: scan_rst_ni (no hookup pin)


Scan chain '1' (test_si --> test_so) contains 1 cell



************ Test Point Plan Report ************
Total number of test points  : 0
Number of Autofix test points: 0
Number of Wrapper test points: 0
Number of test modes         : 0
Number of test point enables : 0
Number of data sources       : 0
Number of data sinks         : 0
**************************************************

1
insert_dft
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
Warning: Only 1 scan chain element is free. Cannot honor -chain_count specification of 4. (TEST-348)
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------

1
##################################################
# Optimize the design
##################################################
# Verify the design consistency
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Tue Apr  9 21:48:31 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    817
    Unconnected ports (LINT-28)                                   817

Cells                                                             511
    Connected to power or ground (LINT-32)                        500
    Nets connected to multiple pins on same cell (LINT-33)         11
--------------------------------------------------------------------------------

Warning: In design 'ibex_top', port 'ram_cfg_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'fetch_enable_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'fetch_enable_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'fetch_enable_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'exc_cause[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_mask_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_mask_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_mask_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'icache_enable_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'icache_inval_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'branch_target_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_depc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'lsu_req_done_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_write_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'outstanding_load_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'outstanding_store_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'instr_type_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'instr_type_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_spec_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'iside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'jump_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_load_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_store_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mul_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'div_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'instr_bp_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'mem_resp_intg_err_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'branch_not_set_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'irqs_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'mult_sel_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0', port 'in_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0_DW01_add_1', port 'A[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0_DW01_add_1', port 'B[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[127]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[126]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[125]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[124]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[123]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[122]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[121]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[120]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[119]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[118]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[117]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[116]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[115]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[114]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[113]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[112]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[111]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[110]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[109]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[108]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[107]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[106]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[105]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[104]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[103]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[102]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[101]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[100]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[99]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[98]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[97]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[96]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[95]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[94]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[93]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[92]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[91]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[90]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[89]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[88]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[87]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[86]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[85]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[84]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[83]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[82]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[81]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[80]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[79]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[78]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[77]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[76]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[75]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[74]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[73]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[72]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[71]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[70]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[69]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[68]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[67]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[66]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[65]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[64]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[63]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[62]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[61]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[60]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[59]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[58]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[57]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[56]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[55]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[54]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[53]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[52]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[51]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[50]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[49]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[48]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[47]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[46]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[45]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[44]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_scr_key_valid_i' is connected to logic 1. 
Warning: In design 'ibex_top', a pin on submodule 'gen_regfile_ff.register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_id_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_err_if_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_err_if_plus2_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_mispredict_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_en_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_bp_taken_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_d_ex_i[33]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_d_ex_i[32]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'lsu_load_resp_intg_err_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'lsu_store_resp_intg_err_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trigger_match_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_write_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ready_wb_i' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'outstanding_load_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'outstanding_store_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_operator_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_pmp_err_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'wb_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_type_wb_i[1]' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'wb_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_type_wb_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'wb_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_id_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_if_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_save_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_spec_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_compressed_spec_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'decoder_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_taken_i' is connected to logic 1. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_not_set_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stall_wb_i' is connected to logic 0. 
Warning: In design 'ibex_ex_block_2_0_0', a pin on submodule 'alu_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'multdiv_operand_a_i[0]' is connected to logic 1. 
Warning: In design 'ibex_ex_block_2_0_0', a pin on submodule 'alu_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'multdiv_operand_b_i[0]' is connected to logic 1. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[7]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[6]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[5]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[4]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[3]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[2]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[1]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[0]' is connected to logic 1. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ibex_alu_RV32B0', a pin on submodule 'add_97' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[33]' is connected to logic 0. 
Warning: In design 'ibex_alu_RV32B0', a pin on submodule 'add_97' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[33]' is connected to logic 0. 
Warning: In design 'ibex_alu_RV32B0', a pin on submodule 'add_97' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ibex_multdiv_fast_RV32M2', a pin on submodule 'add_220' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ibex_top', the same net is connected to more than one pin on submodule 'u_ibex_core'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ic_tag_rdata_i[43]', 'ic_tag_rdata_i[42]'', 'ic_tag_rdata_i[41]', 'ic_tag_rdata_i[40]', 'ic_tag_rdata_i[39]', 'ic_tag_rdata_i[38]', 'ic_tag_rdata_i[37]', 'ic_tag_rdata_i[36]', 'ic_tag_rdata_i[35]', 'ic_tag_rdata_i[34]', 'ic_tag_rdata_i[33]', 'ic_tag_rdata_i[32]', 'ic_tag_rdata_i[31]', 'ic_tag_rdata_i[30]', 'ic_tag_rdata_i[29]', 'ic_tag_rdata_i[28]', 'ic_tag_rdata_i[27]', 'ic_tag_rdata_i[26]', 'ic_tag_rdata_i[25]', 'ic_tag_rdata_i[24]', 'ic_tag_rdata_i[23]', 'ic_tag_rdata_i[22]', 'ic_tag_rdata_i[21]', 'ic_tag_rdata_i[20]', 'ic_tag_rdata_i[19]', 'ic_tag_rdata_i[18]', 'ic_tag_rdata_i[17]', 'ic_tag_rdata_i[16]', 'ic_tag_rdata_i[15]', 'ic_tag_rdata_i[14]', 'ic_tag_rdata_i[13]', 'ic_tag_rdata_i[12]', 'ic_tag_rdata_i[11]', 'ic_tag_rdata_i[10]', 'ic_tag_rdata_i[9]', 'ic_tag_rdata_i[8]', 'ic_tag_rdata_i[7]', 'ic_tag_rdata_i[6]', 'ic_tag_rdata_i[5]', 'ic_tag_rdata_i[4]', 'ic_tag_rdata_i[3]', 'ic_tag_rdata_i[2]', 'ic_tag_rdata_i[1]', 'ic_tag_rdata_i[0]', 'ic_data_rdata_i[127]', 'ic_data_rdata_i[126]', 'ic_data_rdata_i[125]', 'ic_data_rdata_i[124]', 'ic_data_rdata_i[123]', 'ic_data_rdata_i[122]', 'ic_data_rdata_i[121]', 'ic_data_rdata_i[120]', 'ic_data_rdata_i[119]', 'ic_data_rdata_i[118]', 'ic_data_rdata_i[117]', 'ic_data_rdata_i[116]', 'ic_data_rdata_i[115]', 'ic_data_rdata_i[114]', 'ic_data_rdata_i[113]', 'ic_data_rdata_i[112]', 'ic_data_rdata_i[111]', 'ic_data_rdata_i[110]', 'ic_data_rdata_i[109]', 'ic_data_rdata_i[108]', 'ic_data_rdata_i[107]', 'ic_data_rdata_i[106]', 'ic_data_rdata_i[105]', 'ic_data_rdata_i[104]', 'ic_data_rdata_i[103]', 'ic_data_rdata_i[102]', 'ic_data_rdata_i[101]', 'ic_data_rdata_i[100]', 'ic_data_rdata_i[99]', 'ic_data_rdata_i[98]', 'ic_data_rdata_i[97]', 'ic_data_rdata_i[96]', 'ic_data_rdata_i[95]', 'ic_data_rdata_i[94]', 'ic_data_rdata_i[93]', 'ic_data_rdata_i[92]', 'ic_data_rdata_i[91]', 'ic_data_rdata_i[90]', 'ic_data_rdata_i[89]', 'ic_data_rdata_i[88]', 'ic_data_rdata_i[87]', 'ic_data_rdata_i[86]', 'ic_data_rdata_i[85]', 'ic_data_rdata_i[84]', 'ic_data_rdata_i[83]', 'ic_data_rdata_i[82]', 'ic_data_rdata_i[81]', 'ic_data_rdata_i[80]', 'ic_data_rdata_i[79]', 'ic_data_rdata_i[78]', 'ic_data_rdata_i[77]', 'ic_data_rdata_i[76]', 'ic_data_rdata_i[75]', 'ic_data_rdata_i[74]', 'ic_data_rdata_i[73]', 'ic_data_rdata_i[72]', 'ic_data_rdata_i[71]', 'ic_data_rdata_i[70]', 'ic_data_rdata_i[69]', 'ic_data_rdata_i[68]', 'ic_data_rdata_i[67]', 'ic_data_rdata_i[66]', 'ic_data_rdata_i[65]', 'ic_data_rdata_i[64]', 'ic_data_rdata_i[63]', 'ic_data_rdata_i[62]', 'ic_data_rdata_i[61]', 'ic_data_rdata_i[60]', 'ic_data_rdata_i[59]', 'ic_data_rdata_i[58]', 'ic_data_rdata_i[57]', 'ic_data_rdata_i[56]', 'ic_data_rdata_i[55]', 'ic_data_rdata_i[54]', 'ic_data_rdata_i[53]', 'ic_data_rdata_i[52]', 'ic_data_rdata_i[51]', 'ic_data_rdata_i[50]', 'ic_data_rdata_i[49]', 'ic_data_rdata_i[48]', 'ic_data_rdata_i[47]', 'ic_data_rdata_i[46]', 'ic_data_rdata_i[45]', 'ic_data_rdata_i[44]', 'ic_data_rdata_i[43]', 'ic_data_rdata_i[42]', 'ic_data_rdata_i[41]', 'ic_data_rdata_i[40]', 'ic_data_rdata_i[39]', 'ic_data_rdata_i[38]', 'ic_data_rdata_i[37]', 'ic_data_rdata_i[36]', 'ic_data_rdata_i[35]', 'ic_data_rdata_i[34]', 'ic_data_rdata_i[33]', 'ic_data_rdata_i[32]', 'ic_data_rdata_i[31]', 'ic_data_rdata_i[30]', 'ic_data_rdata_i[29]', 'ic_data_rdata_i[28]', 'ic_data_rdata_i[27]', 'ic_data_rdata_i[26]', 'ic_data_rdata_i[25]', 'ic_data_rdata_i[24]', 'ic_data_rdata_i[23]', 'ic_data_rdata_i[22]', 'ic_data_rdata_i[21]', 'ic_data_rdata_i[20]', 'ic_data_rdata_i[19]', 'ic_data_rdata_i[18]', 'ic_data_rdata_i[17]', 'ic_data_rdata_i[16]', 'ic_data_rdata_i[15]', 'ic_data_rdata_i[14]', 'ic_data_rdata_i[13]', 'ic_data_rdata_i[12]', 'ic_data_rdata_i[11]', 'ic_data_rdata_i[10]', 'ic_data_rdata_i[9]', 'ic_data_rdata_i[8]', 'ic_data_rdata_i[7]', 'ic_data_rdata_i[6]', 'ic_data_rdata_i[5]', 'ic_data_rdata_i[4]', 'ic_data_rdata_i[3]', 'ic_data_rdata_i[2]', 'ic_data_rdata_i[1]', 'ic_data_rdata_i[0]'.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', the same net is connected to more than one pin on submodule 'if_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'pmp_err_if_i', 'pmp_err_if_plus2_i''.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', the same net is connected to more than one pin on submodule 'id_stage_i'. (LINT-33)
   Net 'n264' is connected to pins 'imd_val_d_ex_i[33]', 'imd_val_d_ex_i[32]''.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', the same net is connected to more than one pin on submodule 'cs_registers_i'. (LINT-33)
   Net 'n264' is connected to pins 'pc_if_i[0]', 'csr_save_wb_i''.
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', the same net is connected to more than one pin on submodule 'controller_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'branch_not_set_i', 'stall_wb_i''.
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', the same net is connected to more than one pin on submodule 'u_mtvec_csr'. (LINT-33)
   Net '*Logic0*' is connected to pins 'wr_data_i[7]', 'wr_data_i[6]'', 'wr_data_i[5]', 'wr_data_i[4]', 'wr_data_i[3]', 'wr_data_i[2]', 'wr_data_i[1]'.
Warning: In design 'ibex_prefetch_buffer_0', the same net is connected to more than one pin on submodule 'add_117'. (LINT-33)
   Net 'n1' is connected to pins 'B[31]', 'B[30]'', 'B[29]', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'CI'.
Warning: In design 'ibex_prefetch_buffer_0', the same net is connected to more than one pin on submodule 'add_117'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[1]', 'B[0]''.
Warning: In design 'ibex_controller_0_0_0', the same net is connected to more than one pin on submodule 'add_515_aco'. (LINT-33)
   Net 'n1' is connected to pins 'B[31]', 'B[30]'', 'B[29]', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'CI'.
Warning: In design 'ibex_alu_RV32B0', the same net is connected to more than one pin on submodule 'add_97'. (LINT-33)
   Net 'n15' is connected to pins 'A[33]', 'B[33]'', 'CI'.
Warning: In design 'ibex_fetch_fifo_00000002_0', the same net is connected to more than one pin on submodule 'add_91'. (LINT-33)
   Net 'n1' is connected to pins 'B[30]', 'B[29]'', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'CI'.
1
# Set the current design
current_design $top_level
Error: 'ibex_top' doesn't specify a unique design
	Please use complete specification: full_file_name:design_name (UID-13)
Current design is 'ibex_top'.
{ibex_top}
# Link the design
link

  Linking design 'ibex_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /homes/user/stud/fall23/yl5334/ibex_/ibex/dc_syn/dc/ibex/ibex_top.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  * (58 designs)              /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.db, etc
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
compile -map_effort med -boundary_optimization

Information: There are 1328 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ibex_register_file_ff_0_00000020_0_0_0_00000000'
  Processing 'ibex_csr_8_0_s0'
  Processing 'ibex_counter_CounterWidth64_ProvideValUpd1_DW01_inc_1'
  Processing 'ibex_counter_CounterWidth64_ProvideValUpd1'
  Processing 'ibex_counter_CounterWidth64_DW01_inc_1'
  Processing 'ibex_counter_CounterWidth64'
  Processing 'ibex_csr_7_0_s0_1'
  Processing 'ibex_csr_32_0_s0_1'
  Processing 'ibex_csr_3_0_4'
  Processing 'ibex_csr_32_0_s0_2'
  Processing 'ibex_csr_32_0_s0_3'
  Processing 'ibex_csr_32_0_s0_4'
  Processing 'ibex_csr_32_0_40000003'
  Processing 'ibex_csr_32_0_00000001'
  Processing 'ibex_csr_32_0_s0_5'
  Processing 'ibex_csr_7_0_s0_0'
  Processing 'ibex_csr_32_0_s0_6'
  Processing 'ibex_csr_18_0_s0'
  Processing 'ibex_csr_32_0_s0_0'
  Processing 'ibex_csr_6_0_10'
  Processing 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'
  Processing 'ibex_wb_stage_0_0_0'
  Processing 'ibex_load_store_unit_0_00000020'
  Processing 'ibex_multdiv_fast_RV32M2_DW01_add_1'
  Processing 'ibex_multdiv_fast_RV32M2_DW_mult_tc_1'
  Processing 'ibex_multdiv_fast_RV32M2'
  Processing 'ibex_alu_RV32B0_DW01_add_1'
  Processing 'ibex_alu_RV32B0'
  Processing 'ibex_ex_block_2_0_0'
  Processing 'ibex_controller_0_0_0_DW01_add_1'
  Processing 'ibex_controller_0_0_0'
  Processing 'ibex_decoder_0_2_0_0'
  Processing 'ibex_id_stage_0_2_0_0_0_0_0_0'
  Processing 'ibex_compressed_decoder'
  Processing 'ibex_prefetch_buffer_0_DW01_add_1'
  Processing 'ibex_fetch_fifo_00000002_0_DW01_add_1'
  Processing 'ibex_fetch_fifo_00000002_0'
  Processing 'ibex_prefetch_buffer_0'
  Processing 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020'
  Processing 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808'
  Processing 'prim_generic_buf_s00000020_1'
  Processing 'prim_generic_buf_s00000020_0'
  Processing 'prim_generic_buf_Width4'
  Processing 'prim_clock_gating'
  Processing 'ibex_top'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)

  Beginning Implementation Selection
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05  314395.2      7.18    7739.1   32859.1                                0.00  
    0:00:05  314395.2      7.18    7739.1   32859.1                                0.00  
Information: Complementing port 'equal_to_zero_i' in design 'ibex_multdiv_fast_RV32M2'.
	 The new name of the port is 'equal_to_zero_i_BAR'. (OPT-319)
Information: Complementing port 'is_equal_result_o' in design 'ibex_alu_RV32B0'.
	 The new name of the port is 'is_equal_result_o_BAR'. (OPT-319)
Information: Complementing port 'rd_data_o[30]' in design 'ibex_csr_32_0_40000003'.
	 The new name of the port is 'rd_data_o[30]_BAR'. (OPT-319)
Information: Complementing port 'rd_data_o[17]' in design 'ibex_csr_32_0_40000003'.
	 The new name of the port is 'rd_data_o[17]_BAR'. (OPT-319)
Information: Complementing port 'wr_en_i' in design 'ibex_csr_3_0_4'.
	 The new name of the port is 'wr_en_i_BAR'. (OPT-319)
Information: Complementing port 'wr_en_i' in design 'ibex_csr_32_0_s0_1'.
	 The new name of the port is 'wr_en_i_BAR'. (OPT-319)
Information: Complementing port 'wr_en_i' in design 'ibex_csr_7_0_s0_1'.
	 The new name of the port is 'wr_en_i_BAR'. (OPT-319)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:12  311024.2      6.40    5148.8    9013.1                                0.00  
    0:00:12  311024.2      6.40    5148.8    9013.1                                0.00  
Information: Performing operand isolation on design 'ibex_top'
Information: The register 'u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/load_store_unit_i/pmp_err_q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[17]' is a constant and will be removed. (OPT-1206)
    0:00:23  393776.6      2.05    2645.1    2303.1                                0.00  
    0:00:24  392804.6      2.02    2628.2    2317.5                                0.00  
    0:00:24  391759.2      2.02    2719.8    2310.8                                0.00  
    0:00:24  391759.2      2.02    2719.8    2310.8                                0.00  
    0:00:24  391750.6      2.01    2711.7    2310.8                                0.00  
    0:00:24  391750.6      2.01    2711.7    2310.8                                0.00  
    0:00:24  391750.6      2.01    2711.7    2310.8                                0.00  
    0:00:29  213710.4      5.31    5624.1    2291.1                                0.00  
    0:00:31  213770.9      4.29    5058.9    2291.1                                0.00  
    0:00:32  213012.0      4.22    5056.3    2291.1                                0.00  
    0:00:32  213056.6      4.18    4696.5    2284.1                                0.00  
    0:00:33  213097.0      3.83    4759.8    2284.1                                0.00  
    0:00:33  213075.4      3.79    4586.0    2277.1                                0.00  
    0:00:33  213068.2      3.78    4517.8    2277.1                                0.00  
    0:00:33  213148.8      3.67    4360.2    2276.1                                0.00  
    0:00:34  213112.8      3.52    4296.7    2272.1                                0.00  
    0:00:34  213144.5      3.63    4380.9    2272.1                                0.00  
    0:00:34  213196.3      3.43    4280.6    2272.1                                0.00  
    0:00:34  213241.0      3.39    4263.2    2272.1                                0.00  
    0:00:34  213279.8      3.36    4242.3    2264.1                                0.00  
    0:00:34  213292.8      3.34    4238.7    2264.1                                0.00  
    0:00:34  213305.8      3.32    4236.7    2264.1                                0.00  
    0:00:34  213337.4      3.31    4209.9    2264.1                                0.00  
    0:00:34  213338.9      3.26    4204.8    2264.1                                0.00  
    0:00:34  213360.5      3.25    4055.4    2264.1                                0.00  
    0:00:35  213379.2      3.25    4049.2    2264.1                                0.00  
    0:00:35  213379.2      3.25    4049.2    2264.1                                0.00  
    0:00:35  213379.2      3.25    4049.2    2264.1                                0.00  
    0:00:37  214313.8      3.40    4068.6    1841.1                                0.00  
    0:00:40  214953.1      3.63    4492.8    1575.1                                0.00  
    0:00:41  215244.0      3.54    4475.8    1408.1                                0.00  
    0:00:42  215516.2      3.54    4459.7    1303.1                                0.00  
    0:00:43  215851.7      3.48    4346.9    1219.1                                0.00  
    0:00:44  215964.0      3.62    4362.9    1187.1                                0.00  
    0:00:44  216046.1      3.56    4325.2    1169.1                                0.00  
    0:00:44  216079.2      3.56    4324.4    1161.1                                0.00  
    0:00:44  216092.2      3.56    4324.0    1159.1                                0.00  
    0:00:44  216092.2      3.56    4324.0    1159.1                                0.00  
    0:00:45  216227.5      3.07    3875.5    1161.1 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[26]/D      0.00  
    0:00:45  216335.5      2.81    3548.6    1161.1 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[23]/D      0.00  
    0:00:45  216493.9      2.73    3479.2    1161.1 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[26]/D      0.00  
    0:00:46  216668.2      2.61    3277.4    1161.1 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[29]/D      0.00  
    0:00:46  216900.0      2.55    3201.6    1162.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[23]/D      0.00  
    0:00:48  218790.7      2.18    2691.1    1174.1 u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[33]/D      0.00  
    0:00:49  220354.6      1.82    2174.7    1174.1 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[30]/D      0.00  
    0:00:50  221296.3      1.58    1871.5    1174.1                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:50  221296.3      1.58    1871.5    1174.1                                0.00  
    0:00:52  221937.1      1.48    1698.1    1174.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:00:52  222465.6      1.40    1579.6    1173.1 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[30]/D      0.00  
    0:00:53  222667.2      1.36    1490.2    1173.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:00:53  222811.2      1.31    1427.2    1201.1 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[30]/D      0.00  
    0:00:54  223024.3      1.29    1397.2    1200.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:00:54  223105.0      1.28    1382.5    1200.1 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[30]/D      0.00  
    0:00:54  223172.6      1.26    1350.3    1232.1 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[30]/D      0.00  
    0:00:55  223102.1      1.24    1327.6    1262.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:00:55  222979.7      1.22    1307.4    1318.1 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[30]/D      0.00  
    0:00:55  223014.2      1.21    1290.9    1337.1 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[30]/D      0.00  
    0:00:56  222945.1      1.20    1275.8    1393.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/D      0.00  
    0:00:56  222986.9      1.18    1248.5    1420.1 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[30]/D      0.00  
    0:00:56  222919.2      1.16    1231.3    1475.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[9]/D      0.00  
    0:00:57  223027.2      1.16    1215.6    1477.1 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[30]/D      0.00  
    0:00:57  223133.8      1.13    1199.1    1502.1 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[31]/D      0.00  
    0:00:57  223237.4      1.12    1189.6    1505.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:00:57  223315.2      1.11    1203.5    1505.3 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:00:57  223333.9      1.11    1195.3    1507.3 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:00:58  223446.2      1.10    1170.5    1509.3 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[28]/D      0.00  
    0:00:58  223431.8      1.09    1164.9    1536.3 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:00:58  223332.5      1.08    1151.7    1593.3 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[22]/D      0.00  
    0:00:59  223395.8      1.07    1173.3    1593.3 gen_regfile_ff.register_file_i/g_rf_flops[28].rf_reg_q_reg[21]/D      0.00  
    0:00:59  223444.8      1.06    1133.2    1595.3 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/D      0.00  
    0:00:59  223682.4      1.05    1149.3    1597.3 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/D      0.00  
    0:00:59  223717.0      1.05    1137.4    1594.3 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:00:59  223753.0      1.03    1044.4    1597.3 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:00:59  223963.2      1.02    1039.2    1615.3 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[31]/D      0.00  
    0:01:00  223961.8      1.02    1005.6    1626.3 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:00  223983.4      1.00     990.5    1628.3 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:00  223943.0      1.00     986.7    1640.3 gen_regfile_ff.register_file_i/g_rf_flops[14].rf_reg_q_reg[31]/D      0.00  
    0:01:01  223986.2      0.96     962.8    1668.3 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[22]/D      0.00  
    0:01:01  224006.4      0.95     949.3    1695.3 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[27]/D      0.00  
    0:01:01  224281.4      0.92     895.0    1695.3 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[27]/D      0.00  
    0:01:02  224680.3      0.88     840.4    1696.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:02  224881.9      0.85     811.2    1699.1 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[27]/D      0.00  
    0:01:03  225033.1      0.84     777.5    1698.1 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[27]/D      0.00  
    0:01:03  225125.3      0.83     767.5    1701.1 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[27]/D      0.00  
    0:01:03  224907.8      0.82     753.3    1785.1 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[27]/D      0.00  
    0:01:04  224856.0      0.81     738.3    1845.1 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[27]/D      0.00  
    0:01:04  224956.8      0.80     721.3    1871.1 gen_regfile_ff.register_file_i/g_rf_flops[12].rf_reg_q_reg[27]/D      0.00  
    0:01:04  225024.5      0.79     707.6    1871.1 gen_regfile_ff.register_file_i/g_rf_flops[13].rf_reg_q_reg[23]/D      0.00  
    0:01:04  225129.6      0.78     670.5    1874.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:05  225210.2      0.77     667.5    1874.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:05  225269.3      0.76     659.2    1876.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:05  225511.2      0.75     651.5    1876.1 gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[27]/D      0.00  
    0:01:05  225525.6      0.72     626.7    1905.1 gen_regfile_ff.register_file_i/g_rf_flops[16].rf_reg_q_reg[21]/D      0.00  
    0:01:05  225528.5      0.72     623.6    1905.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[30]/D      0.00  
    0:01:05  225496.8      0.71     619.5    1905.1 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[31]/D      0.00  
    0:01:06  225440.6      0.70     604.1    1930.1 gen_regfile_ff.register_file_i/g_rf_flops[30].rf_reg_q_reg[30]/D      0.00  
    0:01:06  225571.7      0.70     590.9    1930.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:06  225417.6      0.69     579.6    1977.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:07  225485.3      0.67     535.0    1977.1 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:01:07  225877.0      0.64     497.8    1977.1 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:01:08  225949.0      0.63     480.6    1977.1 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:01:08  225777.6      0.61     469.2    2028.1 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:01:08  225789.1      0.61     461.7    2028.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:09  225750.2      0.60     455.8    2056.1 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:01:09  225822.2      0.60     451.1    2056.1 gen_regfile_ff.register_file_i/g_rf_flops[29].rf_reg_q_reg[26]/D      0.00  
    0:01:09  225938.9      0.59     440.2    2056.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:10  226195.2      0.55     398.7    2056.1 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[26]/D      0.00  
    0:01:10  226238.4      0.53     378.3    2081.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:11  226342.1      0.52     361.4    2081.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:11  226399.7      0.51     356.4    2083.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:12  226497.6      0.50     345.0    2082.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:12  226592.6      0.49     340.3    2082.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:12  226713.6      0.48     335.8    2083.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:12  226728.0      0.48     331.8    2081.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:13  226595.5      0.48     330.7    2134.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:13  226635.8      0.47     326.8    2139.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:14  226834.6      0.46     312.2    2138.1 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:14  226916.6      0.45     303.6    2141.1 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:14  227056.3      0.44     293.7    2141.1 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:15  227128.3      0.44     289.9    2143.1 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:15  227191.7      0.43     279.6    2143.1 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:15  227236.3      0.42     273.5    2143.1 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:15  227266.6      0.42     271.3    2143.1 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:16  227227.7      0.41     265.3    2171.1 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:16  227232.0      0.41     260.2    2176.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:16  227220.5      0.40     257.4    2177.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:17  227262.2      0.40     255.4    2181.1 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:17  227263.7      0.40     250.3    2182.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:17  227396.2      0.36     230.8    2183.3 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[31]/D      0.00  
    0:01:18  227468.2      0.33     198.3    2184.3 gen_regfile_ff.register_file_i/g_rf_flops[24].rf_reg_q_reg[20]/D      0.00  
    0:01:18  227498.4      0.32     195.0    2188.3 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:18  227537.3      0.31     191.0    2188.4 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:18  227571.8      0.31     189.7    2188.4 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:18  227617.9      0.31     186.9    2188.4 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[31]/D      0.00  
    0:01:19  227566.1      0.30     183.9    2215.4 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D      0.00  
    0:01:19  227587.7      0.30     181.6    2215.4 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[31]/D      0.00  
    0:01:19  227602.1      0.30     176.7    2216.4 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[31]/D      0.00  
    0:01:19  227751.8      0.29     167.0    2217.8 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:20  227787.8      0.27     156.8    2218.8 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:20  227789.3      0.27     156.4    2218.8 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[28]/D      0.00  
    0:01:20  227845.4      0.26     146.3    2219.8 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[28]/D      0.00  
    0:01:20  227874.2      0.25     138.6    2219.8 u_ibex_core/if_stage_i/illegal_c_insn_id_o_reg/D      0.00  
    0:01:20  227957.8      0.23     130.9    2221.8 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/D      0.00  
    0:01:21  228070.1      0.23     125.9    2222.8 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[29]/D      0.00  
    0:01:21  228231.4      0.22     121.8    2222.8 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[26]/D      0.00  
    0:01:21  228303.4      0.22     117.9    2222.8 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[26]/D      0.00  
    0:01:21  228340.8      0.22     116.4    2222.8 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[26]/D      0.00  
    0:01:22  228395.5      0.21     114.0    2222.8 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[29]/D      0.00  
    0:01:22  228460.3      0.20     108.2    2222.8 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[31]/D      0.00  
    0:01:22  228575.5      0.19      98.0    2222.8 gen_regfile_ff.register_file_i/g_rf_flops[3].rf_reg_q_reg[30]/D      0.00  
    0:01:23  228758.4      0.17      89.2    2222.8 gen_regfile_ff.register_file_i/g_rf_flops[28].rf_reg_q_reg[19]/D      0.00  
    0:01:23  228925.4      0.16      78.9    2222.8 gen_regfile_ff.register_file_i/g_rf_flops[3].rf_reg_q_reg[30]/D      0.00  
    0:01:23  228916.8      0.16      77.9    2220.8 gen_regfile_ff.register_file_i/g_rf_flops[3].rf_reg_q_reg[30]/D      0.00  
    0:01:23  228840.5      0.16      74.8    2248.8 gen_regfile_ff.register_file_i/g_rf_flops[3].rf_reg_q_reg[30]/D      0.00  
    0:01:24  228973.0      0.15      72.2    2248.9 gen_regfile_ff.register_file_i/g_rf_flops[18].rf_reg_q_reg[23]/D      0.00  
    0:01:24  229093.9      0.14      66.6    2249.9 gen_regfile_ff.register_file_i/g_rf_flops[18].rf_reg_q_reg[23]/D      0.00  
    0:01:24  229233.6      0.13      55.3    2251.9 u_ibex_core/id_stage_i/imd_val_q_reg[66]/D      0.00  
    0:01:25  229377.6      0.12      47.5    2252.1 gen_regfile_ff.register_file_i/g_rf_flops[2].rf_reg_q_reg[29]/D      0.00  
    0:01:25  229540.3      0.11      40.7    2252.1 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]/D      0.00  
    0:01:26  229556.2      0.10      35.6    2252.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]/D      0.00  
    0:01:26  229530.2      0.09      33.3    2252.1 u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]/D      0.00  
    0:01:26  229590.7      0.08      28.6    2252.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:26  229639.7      0.08      26.5    2252.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:27  229682.9      0.07      23.8    2252.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:27  229687.2      0.07      20.5    2252.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:27  229721.8      0.06      20.1    2252.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:28  229680.0      0.06      18.4    2252.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:28  229701.6      0.06      16.1    2252.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:28  229710.2      0.06      15.6    2253.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:28  229717.4      0.06      14.8    2253.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:28  229681.4      0.05      11.3    2259.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:29  229740.5      0.05       9.5    2258.1 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[26]/D      0.00  
    0:01:29  229789.4      0.04       8.3    2258.1 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[26]/D      0.00  
    0:01:29  229796.6      0.04       7.3    2258.1 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[26]/D      0.00  
    0:01:29  229828.3      0.04       6.6    2258.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/D      0.00  
    0:01:30  229906.1      0.04       5.3    2258.1 u_ibex_core/if_stage_i/illegal_c_insn_id_o_reg/D      0.00  
    0:01:30  229914.7      0.04       5.1    2258.1 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[26]/D      0.00  
    0:01:30  229942.1      0.03       4.6    2259.1 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/D      0.00  
    0:01:30  229955.0      0.03       2.1    2257.1 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[26]/D      0.00  
    0:01:30  229950.7      0.02       1.6    2257.1 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[26]/D      0.00  
    0:01:30  229963.7      0.02       1.6    2257.1 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[26]/D      0.00  
    0:01:31  229979.5      0.02       1.3    2258.1 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[26]/D      0.00  
    0:01:31  229991.0      0.02       0.8    2260.1 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[26]/D      0.00  
    0:01:31  229953.6      0.02       0.7    2260.1 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[26]/D      0.00  
    0:01:31  229972.3      0.01       0.5    2260.1 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[26]/D      0.00  
    0:01:32  229996.8      0.01       0.2    2260.1 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[26]/D      0.00  
    0:01:32  229970.9      0.00       0.1    2254.1 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[26]/D      0.00  
    0:01:32  229993.9      0.00       0.1    2254.1 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[26]/D      0.00  
    0:01:32  230019.8      0.00       0.0    2255.1 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[26]/D      0.00  
    0:01:32  230008.3      0.00       0.0    2255.1                                0.00  
 core_busy_q_reg[0] is set to SO
    0:01:33  228350.9      0.00       0.0    2291.1                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:34  228350.9      0.00       0.0    2291.1                                0.00  
    0:01:34  228562.6      0.00       0.0    2260.0 gen_regfile_ff.register_file_i/net237390      0.00  
    0:01:34  228680.6      0.00       0.0    2209.0 gen_regfile_ff.register_file_i/net237442      0.00  
    0:01:34  228663.4      0.00       0.0    2191.0 gen_regfile_ff.register_file_i/net273276      0.00  
    0:01:34  228697.9      0.00       0.0    2183.0 gen_regfile_ff.register_file_i/net272224      0.00  
    0:01:35  228765.6      0.00       0.0    2150.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/net233687      0.00  
    0:01:35  228872.2      0.00       0.0    2104.0 gen_regfile_ff.register_file_i/net287253      0.00  
    0:01:35  229057.9      0.00       0.0    2018.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/net231799      0.00  
    0:01:35  229154.4      0.00       0.0    1965.0 gen_regfile_ff.register_file_i/net287316      0.00  
    0:01:35  229269.6      0.00       0.0    1925.0 gen_regfile_ff.register_file_i/net287233      0.00  
    0:01:36  229383.4      0.00       0.0    1887.0 u_ibex_core/ex_block_i/alu_i/net232366      0.00  
    0:01:36  229331.5      0.00       0.0    1868.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/n3      0.00  
    0:01:36  229478.4      0.00       0.0    1828.0 u_ibex_core/if_stage_i/compressed_decoder_i/net233558      0.00  
    0:01:36  229619.5      0.00       0.0    1771.0 gen_regfile_ff.register_file_i/net237390      0.00  
    0:01:36  229766.4      0.00       0.0    1723.0 u_ibex_core/load_store_unit_i/n334      0.00  
    0:01:36  229959.4      0.00       0.0    1678.0 u_ibex_core/cs_registers_i/mstatus_en      0.00  
    0:01:37  229932.0      0.00       0.0    1666.0 u_ibex_core/if_stage_i/compressed_decoder_i/net233459      0.00  
    0:01:37  230104.8      0.00       0.0    1621.0 u_ibex_core/cs_registers_i/n65      0.00  
    0:01:37  230218.6      0.00       0.0    1585.0 u_ibex_core/if_stage_i/compressed_decoder_i/net233605      0.00  
    0:01:37  230539.7      0.00       0.0    1541.0 u_ibex_core/id_stage_i/imd_val_q_ex_o[37]      0.00  
    0:01:37  230641.9      0.00       0.0    1530.0 u_ibex_core/ex_block_i/alu_i/add_97/SUM[15]      0.00  
    0:01:37  230552.6      0.00       0.0    1521.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net268318      0.00  
    0:01:38  230575.7      0.00       0.0    1515.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/net231731      0.00  
    0:01:38  230741.3      0.00       0.0    1484.0 u_ibex_core/if_stage_i/net234012      0.00  
    0:01:38  230726.9      0.00       0.0    1479.0 gen_regfile_ff.register_file_i/net228610      0.00  
    0:01:38  230879.5      0.00       0.0    1448.0 u_ibex_core/id_stage_i/net233354      0.00  
    0:01:38  231020.6      0.00       0.0    1423.0 u_ibex_core/id_stage_i/net288480      0.00  
    0:01:38  230997.6      0.00       0.0    1423.0 u_ibex_core/id_stage_i/net288558      0.00  
    0:01:38  230873.8      0.00       0.0    1422.0 u_ibex_core/id_stage_i/alu_operand_a_ex_o[19]      0.00  
    0:01:39  230908.3      0.00       0.0    1418.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net269586      0.00  
    0:01:39  230980.3      0.00       0.0    1404.0 gen_regfile_ff.register_file_i/net273017      0.00  
    0:01:39  231025.0      0.00       0.0    1394.0 gen_regfile_ff.register_file_i/net274644      0.00  
    0:01:39  231042.2      0.00       0.0    1383.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/net233800      0.00  
    0:01:39  231279.8      0.00       0.0    1361.0 u_ibex_core/ex_block_i/alu_i/net216906      0.00  
    0:01:39  231454.1      0.00       0.0    1343.0 u_ibex_core/id_stage_i/net239186      0.00  
    0:01:39  231438.2      0.00       0.0    1339.0 u_ibex_core/if_stage_i/compressed_decoder_i/net274863      0.00  
    0:01:39  231464.2      0.00       0.0    1336.0 u_ibex_core/load_store_unit_i/n445      0.00  
    0:01:40  231619.7      0.00       0.0    1321.0 u_ibex_core/cs_registers_i/n195      0.00  
    0:01:40  231899.0      0.00       0.0    1298.0 u_ibex_core/ex_block_i/alu_i/net252874      0.00  
    0:01:40  231851.5      0.00       0.0    1297.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_op_a[9]      0.00  
    0:01:40  231755.0      0.00       0.0    1297.0 net287124                      0.00  
    0:01:40  231747.8      0.00       0.0    1286.0 gen_regfile_ff.register_file_i/net237202      0.00  
    0:01:41  231756.5      0.00       0.0    1269.0 u_ibex_core/if_stage_i/compressed_decoder_i/net233460      0.00  
    0:01:43  231753.6      0.00       0.0    1269.0 u_ibex_core/wb_stage_i/rf_wdata_wb_o[25]      0.00  
    0:01:43  231769.4      0.00       0.0    1264.0 u_ibex_core/if_stage_i/compressed_decoder_i/net289676      0.00  
    0:01:43  231766.6      0.00       0.0    1264.0 u_ibex_core/id_stage_i/alu_operand_a_ex_o[6]      0.00  
    0:01:45  231772.3      0.00       0.0    1263.0 u_ibex_core/if_stage_i/compressed_decoder_i/net274863      0.00  
    0:01:45  231740.6      0.00       0.0    1262.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net269445      0.00  
    0:01:45  231841.4      0.00       0.0    1238.0 gen_regfile_ff.register_file_i/net228575      0.00  
    0:01:45  231858.7      0.00       0.0    1229.0 u_ibex_core/ex_block_i/alu_i/net261768      0.00  
    0:01:46  231913.4      0.00       0.0    1206.0 gen_regfile_ff.register_file_i/wdata_a_i[29]      0.00  
    0:01:46  231994.1      0.00       0.0    1183.0 gen_regfile_ff.register_file_i/wdata_a_i[21]      0.00  
    0:01:46  232014.2      0.00       0.0    1160.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net270825      0.00  
    0:01:46  232041.6      0.00       0.0    1148.0 gen_regfile_ff.register_file_i/net237442      0.00  
    0:01:46  232129.4      0.00       0.0    1103.0 u_ibex_core/ex_block_i/alu_i/net290363      0.00  
    0:01:46  232107.8      0.00       0.0    1094.0 gen_regfile_ff.register_file_i/net287258      0.00  
    0:01:46  232151.0      0.00       0.0    1058.0 gen_regfile_ff.register_file_i/net287263      0.00  
    0:01:47  232207.2      0.00       0.0    1019.0 gen_regfile_ff.register_file_i/net290433      0.00  
    0:01:47  232217.3      0.00       0.0    1009.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net290445      0.00  
    0:01:47  232296.5      0.00       0.0     978.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/b[6]      0.00  
    0:01:47  232354.1      0.00       0.0     948.0 gen_regfile_ff.register_file_i/net287828      0.00  
    0:01:47  232452.0      0.00       0.0     917.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/a[15]      0.00  
    0:01:47  232470.7      0.00       0.0     901.0 u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i_14      0.00  
    0:01:47  232489.4      0.00       0.0     882.0 u_ibex_core/ex_block_i/alu_i/adder_result_o[11]      0.00  
    0:01:47  232627.7      0.00       0.0     850.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/net269385      0.00  
    0:01:48  232668.0      0.00       0.0     835.0 u_ibex_core/load_store_unit_i/data_rdata_i[15]      0.00  
    0:01:48  232719.8      0.00       0.0     802.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/imd_val_q_i[54]      0.00  
    0:01:48  232776.0      0.00       0.0     779.0 u_ibex_core/ex_block_i/alu_i/operand_b_i[2]      0.00  
    0:01:48  232827.8      0.00       0.0     763.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/b[5]      0.00  
    0:01:48  232843.7      0.00       0.0     753.0 gen_regfile_ff.register_file_i/net287507      0.00  
    0:01:48  232882.6      0.00       0.0     736.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/instr_rvalid_i      0.00  
    0:01:48  232934.4      0.00       0.0     714.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/imd_val_q_i[45]      0.00  
    0:01:48  232981.9      0.00       0.0     692.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/imd_val_q_i[34]      0.00  
    0:01:48  233012.2      0.00       0.0     679.0 u_ibex_core/ex_block_i/alu_i/net261695      0.00  
    0:01:49  233068.3      0.00       0.0     658.0 u_ibex_core/id_stage_i/decoder_i/imm_u_type_o[29]      0.00  
    0:01:49  233161.9      0.00       0.0     632.0 u_ibex_core/id_stage_i/instr_rdata_i[26]      0.00  
    0:01:49  233186.4      0.00       0.0     622.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/n956      0.00  
    0:01:49  233219.5      0.00       0.0     612.0 u_ibex_core/ex_block_i/alu_i/adder_result_o[14]      0.00  
    0:01:49  233172.0      0.00       0.0     607.0 gen_regfile_ff.register_file_i/net274645      0.00  
    0:01:49  233166.2      0.00       0.0     600.0 gen_regfile_ff.register_file_i/net290493      0.00  
    0:01:49  233216.6      0.00       0.0     590.0 u_ibex_core/load_store_unit_i/data_rdata_i[18]      0.00  
    0:01:49  233254.1      0.00       0.0     581.0 u_ibex_core/ex_block_i/alu_i/net261768      0.00  
    0:01:49  233236.8      0.00       0.0     570.0 gen_regfile_ff.register_file_i/net228590      0.00  
    0:01:50  233252.6      0.00       0.0     566.0 u_ibex_core/ex_block_i/alu_i/net290471      0.00  
    0:01:50  233284.3      0.00       0.0     556.0 u_ibex_core/id_stage_i/instr_rdata_i[20]      0.00  
    0:01:50  233329.0      0.00       0.0     543.0 u_ibex_core/instr_rdata_alu_id[5]      0.00  
    0:01:50  233370.7      0.00       0.0     533.0 gen_regfile_ff.register_file_i/net235744      0.00  
    0:01:50  233393.8      0.13       3.7     521.0 gen_regfile_ff.register_file_i/wdata_a_i[31]      0.00  
    0:01:51  233542.1      0.52     172.3     414.0 gen_regfile_ff.register_file_i/net228630      0.00  
    0:01:51  233655.8      0.52     177.3     330.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/net231734      0.00  
    0:01:51  233766.7      0.52     187.6     269.0 gen_regfile_ff.register_file_i/net287356      0.00  
    0:01:51  233900.6      0.41     178.9     229.0 gen_regfile_ff.register_file_i/net291341      0.00  
    0:01:51  233982.7      0.31     115.4     189.0 gen_regfile_ff.register_file_i/net291363      0.00  
    0:01:51  234054.7      0.24     114.1     159.0 gen_regfile_ff.register_file_i/net287258      0.00  
    0:01:51  234132.5      0.24     112.8     132.0 gen_regfile_ff.register_file_i/net228614      0.00  
    0:01:51  234241.9      0.31     168.3     108.0 gen_regfile_ff.register_file_i/net291333      0.00  
    0:01:51  234296.6      0.29     161.6      79.0 gen_regfile_ff.register_file_i/net291389      0.00  
    0:01:52  234388.8      0.29     153.3      54.0 u_ibex_core/id_stage_i/net272192      0.00  
    0:01:52  234440.6      0.32     171.9      43.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/n16      0.00  
    0:01:52  234463.7      0.31     174.7      33.0 gen_regfile_ff.register_file_i/net287259      0.00  
    0:01:52  234489.6      0.31     175.6      24.0 gen_regfile_ff.register_file_i/net236934      0.00  
    0:01:52  234532.8      0.31     175.8      16.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/n986      0.00  
    0:01:52  234597.6      0.31     176.7       8.0 u_ibex_core/ex_block_i/alu_i/net290363      0.00  
    0:01:53  234914.4      0.25     139.1       0.0 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[22]/D      0.00  
    0:01:53  235186.6      0.19      91.1       0.0 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[22]/D      0.00  
    0:01:54  235467.4      0.17      80.9       0.0 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[22]/D      0.00  
    0:01:54  235537.9      0.14      69.8       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[26]/D      0.00  
    0:01:55  235579.7      0.11      58.0       0.0 gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q_reg[30]/D      0.00  
    0:01:55  235748.2      0.10      50.1       0.0 gen_regfile_ff.register_file_i/g_rf_flops[4].rf_reg_q_reg[21]/D      0.00  
    0:01:55  235807.2      0.09      31.4       0.0 gen_regfile_ff.register_file_i/g_rf_flops[27].rf_reg_q_reg[31]/D      0.00  
    0:01:55  235801.4      0.08      28.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[27].rf_reg_q_reg[31]/D      0.00  
    0:01:56  235883.5      0.07      22.5       0.0 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[10]/D      0.00  
    0:01:56  236013.1      0.07      19.0       0.0 gen_regfile_ff.register_file_i/g_rf_flops[27].rf_reg_q_reg[31]/D      0.00  
    0:01:57  236233.4      0.06      10.6       0.0 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[22]/D      0.00  
    0:01:57  236286.7      0.05       7.7       0.0 gen_regfile_ff.register_file_i/g_rf_flops[27].rf_reg_q_reg[31]/D      0.00  
    0:01:58  236386.1      0.02       1.0       0.0 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/D      0.00  
    0:01:59  236394.7      0.00       0.0       0.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[26]/D      0.00  
    0:01:59  236371.7      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:59  236371.7      0.00       0.0       0.0                                0.00  
    0:01:59  236371.7      0.00       0.0       0.0                                0.00  
    0:02:01  231618.2      0.21      50.3       0.0                                0.00  
    0:02:02  229423.7      0.19      39.3       0.0                                0.00  
    0:02:02  228683.5      0.19      38.9       0.0                                0.00  
    0:02:03  228330.7      0.19      38.4       0.0                                0.00  
    0:02:03  228132.0      0.19      38.3       0.0                                0.00  
    0:02:03  228016.8      0.19      38.3       0.0                                0.00  
    0:02:03  227965.0      0.19      38.3       0.0                                0.00  
    0:02:03  227917.4      0.19      38.3       0.0                                0.00  
    0:02:03  227900.2      0.19      38.3       0.0                                0.00  
    0:02:03  227900.2      0.19      38.3       0.0                                0.00  
    0:02:04  228018.2      0.03       2.3       0.0 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[31]/D      0.00  
    0:02:04  228009.6      0.02       1.3       0.0                                0.00  
    0:02:04  227986.6      0.01       0.3       0.0                                0.00  
    0:02:04  227999.5      0.00       0.2       0.0                                0.00  
    0:02:05  228005.3      0.00       0.0       0.0                                0.00  
    0:02:05  221065.9      1.75    1360.7       0.0                                0.00  
    0:02:06  219618.7      1.69    1330.3       0.0                                0.00  
    0:02:06  219301.9      1.72    1335.4       0.0                                0.00  
    0:02:06  219271.7      1.72    1335.8       0.0                                0.00  
    0:02:06  219271.7      1.72    1335.8       0.0                                0.00  
    0:02:06  219271.7      1.72    1335.8       0.0                                0.00  
    0:02:06  219271.7      1.72    1335.8       0.0                                0.00  
    0:02:06  219271.7      1.72    1335.8       0.0                                0.00  
    0:02:07  219490.6      0.98     848.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[23]/D      0.00  
    0:02:07  219696.5      0.81     729.5       0.0 gen_regfile_ff.register_file_i/g_rf_flops[3].rf_reg_q_reg[31]/D      0.00  
    0:02:08  219942.7      0.73     621.0       0.0 gen_regfile_ff.register_file_i/g_rf_flops[3].rf_reg_q_reg[31]/D      0.00  
    0:02:08  220134.2      0.64     527.2       0.0 u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[48]/D      0.00  
    0:02:08  220340.2      0.59     468.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[18]/D      0.00  
    0:02:10  221762.9      0.47     350.3       0.0 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[23]/D      0.00  
    0:02:11  222645.6      0.31     201.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[17].rf_reg_q_reg[28]/D      0.00  
    0:02:13  223318.1      0.25     145.7       0.0 gen_regfile_ff.register_file_i/g_rf_flops[3].rf_reg_q_reg[31]/D      0.00  
    0:02:14  223659.4      0.20     104.9       0.0 gen_regfile_ff.register_file_i/g_rf_flops[3].rf_reg_q_reg[31]/D      0.00  
    0:02:15  224174.9      0.16      77.6       0.0 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[19]/D      0.00  
    0:02:15  224215.2      0.15      73.3       0.0 u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[60]/D      0.00  
    0:02:16  224432.6      0.13      53.0       0.0 gen_regfile_ff.register_file_i/g_rf_flops[22].rf_reg_q_reg[29]/D      0.00  
    0:02:16  224569.4      0.12      46.9       0.0 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[25]/D      0.00  
    0:02:16  224596.8      0.11      44.4       0.0 u_ibex_core/if_stage_i/instr_rdata_id_o_reg[17]/D      0.00  
    0:02:17  224894.9      0.08      25.2       0.0 gen_regfile_ff.register_file_i/g_rf_flops[8].rf_reg_q_reg[17]/D      0.00  
    0:02:18  225280.8      0.06      16.0       0.0 gen_regfile_ff.register_file_i/g_rf_flops[3].rf_reg_q_reg[31]/D      0.00  
    0:02:19  225394.6      0.06      13.7       0.0 gen_regfile_ff.register_file_i/g_rf_flops[7].rf_reg_q_reg[25]/D      0.00  
    0:02:19  225519.8      0.05       9.9       0.0 gen_regfile_ff.register_file_i/g_rf_flops[22].rf_reg_q_reg[29]/D      0.00  
    0:02:19  225743.0      0.03       4.8       0.0 gen_regfile_ff.register_file_i/g_rf_flops[8].rf_reg_q_reg[17]/D      0.00  
    0:02:21  225807.8      0.02       2.4       0.0                                0.00  
    0:02:21  225832.3      0.02       1.6       0.0                                0.00  
    0:02:21  225832.3      0.01       1.4       0.0                                0.00  
    0:02:22  225845.3      0.01       0.8       0.0                                0.00  
    0:02:22  225839.5      0.01       0.5       0.0                                0.00  
    0:02:22  225861.1      0.01       0.1       0.0                                0.00  
    0:02:22  225874.1      0.00       0.0       0.0                                0.00  
    0:02:22  225872.6      0.00       0.0       0.0                                0.00  
    0:02:23  225949.0      0.00       0.0       0.0                                0.00  
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk_i': 1980 load(s), 1 driver(s)
1
# Synthesize the design
# Note : This command performs a high-effort compile on the current design for better quality of results (QoR)
compile_ultra -gate_clock
Information: Performing power optimization. (PWR-850)
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 3017 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'ibex_top'

Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy core_clock_gate_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_fetch_enable_buf before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_rf_rdata_a_ecc_buf before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_rf_rdata_b_ecc_buf before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/if_stage_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/id_stage_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/ex_block_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/load_store_unit_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/wb_stage_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/if_stage_i/compressed_decoder_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/id_stage_i/decoder_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/id_stage_i/controller_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/ex_block_i/alu_i before Pass 1 (OPT-776)
Information: Added key list 'DesignWare' to design 'ibex_top'. (DDB-72)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mstatus_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mepc_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mie_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mscratch_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mcause_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mtval_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mtvec_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_dcsr_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_depc_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_dscratch0_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_dscratch1_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mstack_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mstack_epc_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mstack_cause_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/mcycle_counter_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/minstret_counter_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i before Pass 1 (OPT-776)
Information: Ungrouping 33 of 45 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ibex_register_file_ff_0_00000020_0_0_0_00000000'
  Processing 'ibex_top'
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[1]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[25]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[25]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[26]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[26]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[27]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0]'. (OPT-1215)
 Implement Synthetic for 'ibex_top'.
  Processing 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[16]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'.
  Processing 'ibex_multdiv_fast_RV32M2_DW_mult_tc_1_0'
  Processing 'ibex_alu_RV32B0_DW01_add_0'
  Processing 'ibex_counter_CounterWidth64_DW01_inc_1'
  Processing 'ibex_counter_CounterWidth64_ProvideValUpd1_DW01_inc_1'
  Processing 'ibex_prefetch_buffer_0_DW01_add_1'
  Processing 'ibex_controller_0_0_0_DW01_add_0'
  Processing 'ibex_multdiv_fast_RV32M2'
 Implement Synthetic for 'ibex_multdiv_fast_RV32M2'.
  Processing 'ibex_multdiv_fast_RV32M2_DW01_add_0'
  Processing 'ibex_fetch_fifo_00000002_0_DW01_add_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: Skipping clock gating on design ibex_prefetch_buffer_0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_controller_0_0_0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_alu_RV32B0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_fetch_fifo_00000002_0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_counter_CounterWidth64_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_counter_CounterWidth64_ProvideValUpd1_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_multdiv_fast_RV32M2_DW_mult_tc_1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_multdiv_fast_RV32M2_DW01_add_0, since there are no registers. (PWR-806)
Information: Performing clock-gating on design ibex_register_file_ff_0_00000020_0_0_0_00000000. (PWR-730)
Information: Performing clock-gating on design ibex_top. (PWR-730)
Information: Performing clock-gating on design ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0. (PWR-730)
Information: Performing clock-gating on design ibex_multdiv_fast_RV32M2. (PWR-730)
Information: The register 'u_ibex_core/if_stage_i/pc_id_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_mstack_epc_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[3]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[30]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[30]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[6]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[12]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[12]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[13]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[14]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[14]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 5)
Information: Performing operand isolation on design 'ibex_top'

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'ibex_multdiv_fast_RV32M2_DW_mult_tc_1_0_0_0_0'
  Mapping 'ibex_multdiv_fast_RV32M2_DW01_add_3'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:30  182792.2      0.45      57.5    3991.3                           219197.4844      0.00  
    0:00:30  182482.6      0.00       0.0    4036.3                           218627.8438      0.00  
    0:00:30  182482.6      0.00       0.0    4036.3                           218627.8438      0.00  
 core_busy_q_reg[0] is set to SO
    0:00:31  182471.0      0.00       0.0    4036.3                           218614.6406      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
    0:00:36  179297.3      0.00       0.0    4024.1                           213561.7031      0.00  
    0:00:36  178974.7      0.00       0.0    4021.1                           213022.9219      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:37  172601.3      0.00       0.0    4021.0                           202657.1875      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:39  174409.9      0.64     168.2    2364.0 gen_regfile_ff.register_file_i/net363203 202231.6406      0.00  
    0:00:40  175128.5      0.62     151.8    2127.0 gen_regfile_ff.register_file_i/rdata_b_o[2] 202835.4688      0.00  
    0:00:41  175197.6      0.62     144.5    2082.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/net370398 202855.9375      0.00  
    0:00:42  175595.0      0.62     135.3    1997.0 gen_regfile_ff.register_file_i/net363199 203258.4375      0.00  
    0:00:43  176382.7      0.62     128.8    1815.0 gen_regfile_ff.register_file_i/net363413 203897.9531      0.00  
    0:00:43  176670.7      0.62     112.2    1770.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/net368959 204128.6719      0.00  
    0:00:44  177546.2      0.60      81.5    1597.0 net361197                 204825.9219      0.00  
    0:00:45  179367.8      0.48      61.8    1119.0 net361456                 206345.3125      0.00  
    0:00:45  179893.4      0.48      62.1    1011.0 net370015                 206832.0938      0.00  
    0:00:45  180061.9      0.48      62.1     975.0 net362469                 206955.5781      0.00  
    0:00:46  180532.8      0.44      46.0     782.0 gen_regfile_ff.register_file_i/net339003 207247.6719      0.00  
    0:00:47  182386.1      0.44      43.2     483.0 gen_regfile_ff.register_file_i/net338751 208512.3750      0.00  
    0:00:47  182966.4      0.44      38.9     407.0 net373717                 208843.0000      0.00  
    0:00:49  183925.4      0.05       1.5     290.0 gen_regfile_ff.register_file_i/wdata_a_i[29] 209797.0625      0.00  
    0:00:50  184572.0      0.10       6.7      93.0 gen_regfile_ff.register_file_i/net374376 210368.5000      0.00  
    0:00:50  185253.1      0.00       0.0       0.0                           210980.9531      0.00  
    0:00:50  185253.1      0.00       0.0       0.0                           210980.9531      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:50  185253.1      0.00       0.0       0.0                           210980.9531      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
Information: Complementing port 'rdata_b_o[5]' in design 'ibex_register_file_ff_0_00000020_0_0_0_00000000'.
	 The new name of the port is 'rdata_b_o[5]_BAR'. (OPT-319)
Information: Complementing port 'csr_depc_o[2]' in design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'.
	 The new name of the port is 'csr_depc_o[2]_BAR'. (OPT-319)
    0:00:56  172329.1      0.00       0.0       0.0                           194668.0625      0.00  
    0:00:56  172329.1      0.00       0.0       0.0                           194668.0625      0.00  
    0:00:56  172329.1      0.00       0.0       0.0                           194668.0625      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  
    0:00:56  171740.2      0.00       0.0       0.0                           193603.6250      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:57  171817.9      0.00       0.0       0.0                           193654.1719      0.00  
    0:00:58  169069.0      0.00       0.0       0.0                           190057.8125      0.00  
    0:00:58  169069.0      0.00       0.0       0.0                           190057.8125      0.00  
    0:00:58  169069.0      0.00       0.0       0.0                           190057.8125      0.00  
    0:00:59  169045.9      0.00       0.0       0.0                           190006.6250      0.00  
    0:01:01  169017.1      0.00       0.0       0.0                           189987.0625      0.00  
    0:01:02  168570.7      0.00       0.0       0.0                           189221.8125      0.00  
    0:01:02  168570.7      0.00       0.0       0.0                           189221.8125      0.00  
    0:01:02  168570.7      0.00       0.0       0.0                           189221.8125      0.00  
    0:01:02  168570.7      0.00       0.0       0.0                           189221.8125      0.00  
    0:01:03  167333.8      0.00       0.0       0.0                           187132.8281      0.00  
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'gen_regfile_ff.register_file_i/n4139': 1984 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
##################################################
# Analyze and resolve design problems
##################################################
# Verify the design consistency
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Tue Apr  9 21:52:41 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    552
    Unconnected ports (LINT-28)                                   552

Cells                                                             107
    Cells do not drive (LINT-1)                                     3
    Connected to power or ground (LINT-32)                        101
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'ibex_top', cell 'u_ibex_core/if_stage_i/C2' does not drive any nets. (LINT-1)
Warning: In design 'ibex_top', cell 'u_ibex_core/if_stage_i/C3' does not drive any nets. (LINT-1)
Warning: In design 'ibex_top', cell 'u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/C2' does not drive any nets. (LINT-1)
Warning: In design 'ibex_top', net 'u_ibex_core/if_stage_i/n448' driven by pin 'u_ibex_core/if_stage_i/C1/Y' has no loads. (LINT-2)
Warning: In design 'ibex_top', port 'ram_cfg_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'fetch_enable_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'fetch_enable_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'fetch_enable_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'err_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'priv_mode_lsu_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'priv_mode_lsu_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'irqs_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mepc_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[135]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[134]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[133]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[132]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[131]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[130]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[129]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[128]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_mseccfg_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_mseccfg_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_mseccfg_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'debug_mode_entering_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_depc_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'trigger_match_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_if_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'data_ind_timing_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_en_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_mask_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_mask_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_mask_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_en_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'icache_enable_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_shadow_err_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_save_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_save_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mcause_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_spec_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_spec_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'iside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'jump_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_load_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_store_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mul_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'div_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'mult_sel_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'data_ind_timing_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_operand_a_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_operand_b_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_d_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_d_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_we_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'multdiv_ready_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', a pin on submodule 'gen_regfile_ff.register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_en_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'gen_regfile_ff.register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_id_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'gen_regfile_ff.register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_wb_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'debug_mode_entering_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_if_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_id_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_scr_key_valid_i' is connected to logic 1. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_save_id_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_save_wb_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_mcause_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_compressed_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_spec_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_compressed_spec_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'iside_wait_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'jump_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_taken_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_load_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_store_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dside_wait_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_wait_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'div_wait_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mult_sel_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_ind_timing_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_q_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_q_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'multdiv_ready_id_i' is connected to logic 1. 
Warning: In design 'ibex_top', the same net is connected to more than one pin on submodule 'gen_regfile_ff.register_file_i'. (LINT-33)
   Net 'n6416' is connected to pins 'test_en_i', 'dummy_instr_id_i'', 'dummy_instr_wb_i'.
Warning: In design 'ibex_top', the same net is connected to more than one pin on submodule 'u_ibex_core/cs_registers_i'. (LINT-33)
   Net 'n6416' is connected to pins 'boot_addr_i[7]', 'boot_addr_i[6]'', 'boot_addr_i[5]', 'boot_addr_i[4]', 'boot_addr_i[3]', 'boot_addr_i[2]', 'boot_addr_i[1]', 'boot_addr_i[0]', 'debug_mode_entering_i', 'pc_if_i[0]', 'pc_id_i[0]', 'pc_wb_i[31]', 'pc_wb_i[30]', 'pc_wb_i[29]', 'pc_wb_i[28]', 'pc_wb_i[27]', 'pc_wb_i[26]', 'pc_wb_i[25]', 'pc_wb_i[24]', 'pc_wb_i[23]', 'pc_wb_i[22]', 'pc_wb_i[21]', 'pc_wb_i[20]', 'pc_wb_i[19]', 'pc_wb_i[18]', 'pc_wb_i[17]', 'pc_wb_i[16]', 'pc_wb_i[15]', 'pc_wb_i[14]', 'pc_wb_i[13]', 'pc_wb_i[12]', 'pc_wb_i[11]', 'pc_wb_i[10]', 'pc_wb_i[9]', 'pc_wb_i[8]', 'pc_wb_i[7]', 'pc_wb_i[6]', 'pc_wb_i[5]', 'pc_wb_i[4]', 'pc_wb_i[3]', 'pc_wb_i[2]', 'pc_wb_i[1]', 'pc_wb_i[0]', 'csr_save_id_i', 'csr_save_wb_i', 'csr_mcause_i[6]', 'instr_ret_compressed_i', 'instr_ret_spec_i', 'instr_ret_compressed_spec_i', 'iside_wait_i', 'jump_i', 'branch_i', 'branch_taken_i', 'mem_load_i', 'mem_store_i', 'dside_wait_i', 'mul_wait_i', 'div_wait_i'.
Warning: In design 'ibex_top', the same net is connected to more than one pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i'. (LINT-33)
   Net 'n6416' is connected to pins 'mult_sel_i', 'alu_adder_ext_i[33]'', 'alu_adder_ext_i[0]', 'data_ind_timing_i', 'imd_val_q_i[33]', 'imd_val_q_i[32]'.
1
# Rename modules, signals according to the naming rules
source -verbose "../common_scripts/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
ibex_top        cell    gen_regfile_ff.register_file_i gen_regfile_ff_register_file_i
ibex_top        cell    core_busy_q_reg[0]      core_busy_q_reg_0_
ibex_top        cell    core_clock_gate_i/U2    core_clock_gate_i_U2
ibex_top        cell    u_ibex_core/cs_registers_i u_ibex_core_cs_registers_i
ibex_top        cell    u_ibex_core/if_stage_i/instr_fetch_err_o_reg u_ibex_core_if_stage_i_instr_fetch_err_o_reg
ibex_top        cell    u_ibex_core/if_stage_i/C2 u_ibex_core_if_stage_i_C2
ibex_top        cell    u_ibex_core/if_stage_i/C3 u_ibex_core_if_stage_i_C3
ibex_top        cell    u_ibex_core/if_stage_i/C1 u_ibex_core_if_stage_i_C1
ibex_top        cell    u_ibex_core/id_stage_i/branch_jump_set_done_q_reg u_ibex_core_id_stage_i_branch_jump_set_done_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[30] u_ibex_core_id_stage_i_imd_val_q_reg_30_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[26] u_ibex_core_id_stage_i_imd_val_q_reg_26_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[29] u_ibex_core_id_stage_i_imd_val_q_reg_29_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[17] u_ibex_core_id_stage_i_imd_val_q_reg_17_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[16] u_ibex_core_id_stage_i_imd_val_q_reg_16_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[19] u_ibex_core_id_stage_i_imd_val_q_reg_19_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[27] u_ibex_core_id_stage_i_imd_val_q_reg_27_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[13] u_ibex_core_id_stage_i_imd_val_q_reg_13_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[14] u_ibex_core_id_stage_i_imd_val_q_reg_14_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[15] u_ibex_core_id_stage_i_imd_val_q_reg_15_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[18] u_ibex_core_id_stage_i_imd_val_q_reg_18_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[20] u_ibex_core_id_stage_i_imd_val_q_reg_20_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[21] u_ibex_core_id_stage_i_imd_val_q_reg_21_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[22] u_ibex_core_id_stage_i_imd_val_q_reg_22_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[23] u_ibex_core_id_stage_i_imd_val_q_reg_23_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[24] u_ibex_core_id_stage_i_imd_val_q_reg_24_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[25] u_ibex_core_id_stage_i_imd_val_q_reg_25_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[28] u_ibex_core_id_stage_i_imd_val_q_reg_28_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[1] u_ibex_core_id_stage_i_imd_val_q_reg_1_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[2] u_ibex_core_id_stage_i_imd_val_q_reg_2_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[3] u_ibex_core_id_stage_i_imd_val_q_reg_3_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[4] u_ibex_core_id_stage_i_imd_val_q_reg_4_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[5] u_ibex_core_id_stage_i_imd_val_q_reg_5_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[6] u_ibex_core_id_stage_i_imd_val_q_reg_6_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[7] u_ibex_core_id_stage_i_imd_val_q_reg_7_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[8] u_ibex_core_id_stage_i_imd_val_q_reg_8_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[9] u_ibex_core_id_stage_i_imd_val_q_reg_9_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[10] u_ibex_core_id_stage_i_imd_val_q_reg_10_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[11] u_ibex_core_id_stage_i_imd_val_q_reg_11_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[12] u_ibex_core_id_stage_i_imd_val_q_reg_12_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[31] u_ibex_core_id_stage_i_imd_val_q_reg_31_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[0] u_ibex_core_id_stage_i_imd_val_q_reg_0_
ibex_top        cell    u_ibex_core/id_stage_i/g_branch_set_flop.branch_set_raw_q_reg u_ibex_core_id_stage_i_g_branch_set_flop_branch_set_raw_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[43] u_ibex_core_id_stage_i_imd_val_q_reg_43_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[38] u_ibex_core_id_stage_i_imd_val_q_reg_38_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[41] u_ibex_core_id_stage_i_imd_val_q_reg_41_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[40] u_ibex_core_id_stage_i_imd_val_q_reg_40_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[39] u_ibex_core_id_stage_i_imd_val_q_reg_39_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[37] u_ibex_core_id_stage_i_imd_val_q_reg_37_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[42] u_ibex_core_id_stage_i_imd_val_q_reg_42_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[45] u_ibex_core_id_stage_i_imd_val_q_reg_45_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[44] u_ibex_core_id_stage_i_imd_val_q_reg_44_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[60] u_ibex_core_id_stage_i_imd_val_q_reg_60_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[62] u_ibex_core_id_stage_i_imd_val_q_reg_62_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[64] u_ibex_core_id_stage_i_imd_val_q_reg_64_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[61] u_ibex_core_id_stage_i_imd_val_q_reg_61_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[63] u_ibex_core_id_stage_i_imd_val_q_reg_63_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[58] u_ibex_core_id_stage_i_imd_val_q_reg_58_
ibex_top        cell    u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i
ibex_top        cell    u_ibex_core/load_store_unit_i/data_type_q_reg[0] u_ibex_core_load_store_unit_i_data_type_q_reg_0_
ibex_top        cell    u_ibex_core/load_store_unit_i/data_type_q_reg[1] u_ibex_core_load_store_unit_i_data_type_q_reg_1_
ibex_top        cell    u_ibex_core/load_store_unit_i/data_sign_ext_q_reg u_ibex_core_load_store_unit_i_data_sign_ext_q_reg
ibex_top        cell    u_ibex_core/load_store_unit_i/lsu_err_q_reg u_ibex_core_load_store_unit_i_lsu_err_q_reg
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[0] u_ibex_core_load_store_unit_i_addr_last_q_reg_0_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[1] u_ibex_core_load_store_unit_i_addr_last_q_reg_1_
ibex_top        cell    u_ibex_core/load_store_unit_i/data_we_q_reg u_ibex_core_load_store_unit_i_data_we_q_reg
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[31] u_ibex_core_load_store_unit_i_addr_last_q_reg_31_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[25] u_ibex_core_load_store_unit_i_addr_last_q_reg_25_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[5] u_ibex_core_load_store_unit_i_addr_last_q_reg_5_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[8] u_ibex_core_load_store_unit_i_addr_last_q_reg_8_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[15] u_ibex_core_load_store_unit_i_addr_last_q_reg_15_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[17] u_ibex_core_load_store_unit_i_addr_last_q_reg_17_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[18] u_ibex_core_load_store_unit_i_addr_last_q_reg_18_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[19] u_ibex_core_load_store_unit_i_addr_last_q_reg_19_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[20] u_ibex_core_load_store_unit_i_addr_last_q_reg_20_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[21] u_ibex_core_load_store_unit_i_addr_last_q_reg_21_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[22] u_ibex_core_load_store_unit_i_addr_last_q_reg_22_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[23] u_ibex_core_load_store_unit_i_addr_last_q_reg_23_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[6] u_ibex_core_load_store_unit_i_addr_last_q_reg_6_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[7] u_ibex_core_load_store_unit_i_addr_last_q_reg_7_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[9] u_ibex_core_load_store_unit_i_addr_last_q_reg_9_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[10] u_ibex_core_load_store_unit_i_addr_last_q_reg_10_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[11] u_ibex_core_load_store_unit_i_addr_last_q_reg_11_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[12] u_ibex_core_load_store_unit_i_addr_last_q_reg_12_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[13] u_ibex_core_load_store_unit_i_addr_last_q_reg_13_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[14] u_ibex_core_load_store_unit_i_addr_last_q_reg_14_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[30] u_ibex_core_load_store_unit_i_addr_last_q_reg_30_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[16] u_ibex_core_load_store_unit_i_addr_last_q_reg_16_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[29] u_ibex_core_load_store_unit_i_addr_last_q_reg_29_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[2] u_ibex_core_load_store_unit_i_addr_last_q_reg_2_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_offset_q_reg[0] u_ibex_core_load_store_unit_i_rdata_offset_q_reg_0_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_offset_q_reg[1] u_ibex_core_load_store_unit_i_rdata_offset_q_reg_1_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[30] u_ibex_core_load_store_unit_i_rdata_q_reg_30_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[29] u_ibex_core_load_store_unit_i_rdata_q_reg_29_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[28] u_ibex_core_load_store_unit_i_rdata_q_reg_28_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[27] u_ibex_core_load_store_unit_i_rdata_q_reg_27_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[26] u_ibex_core_load_store_unit_i_rdata_q_reg_26_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[25] u_ibex_core_load_store_unit_i_rdata_q_reg_25_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[24] u_ibex_core_load_store_unit_i_rdata_q_reg_24_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[22] u_ibex_core_load_store_unit_i_rdata_q_reg_22_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[21] u_ibex_core_load_store_unit_i_rdata_q_reg_21_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[20] u_ibex_core_load_store_unit_i_rdata_q_reg_20_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[19] u_ibex_core_load_store_unit_i_rdata_q_reg_19_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[18] u_ibex_core_load_store_unit_i_rdata_q_reg_18_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[17] u_ibex_core_load_store_unit_i_rdata_q_reg_17_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[16] u_ibex_core_load_store_unit_i_rdata_q_reg_16_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[23] u_ibex_core_load_store_unit_i_rdata_q_reg_23_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[8] u_ibex_core_load_store_unit_i_rdata_q_reg_8_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[15] u_ibex_core_load_store_unit_i_rdata_q_reg_15_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[14] u_ibex_core_load_store_unit_i_rdata_q_reg_14_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[13] u_ibex_core_load_store_unit_i_rdata_q_reg_13_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[12] u_ibex_core_load_store_unit_i_rdata_q_reg_12_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[11] u_ibex_core_load_store_unit_i_rdata_q_reg_11_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[10] u_ibex_core_load_store_unit_i_rdata_q_reg_10_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[9] u_ibex_core_load_store_unit_i_rdata_q_reg_9_
ibex_top        cell    u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[0] u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_0_
ibex_top        cell    u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[1] u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q_reg[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_q_reg[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/valid_req_q_reg u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2] u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_2_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1] u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_1_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/illegal_insn_q_reg u_ibex_core_id_stage_i_controller_i_illegal_insn_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3] u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_3_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/debug_mode_q_reg u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/nmi_mode_q_reg u_ibex_core_id_stage_i_controller_i_nmi_mode_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/load_err_q_reg u_ibex_core_id_stage_i_controller_i_load_err_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/store_err_q_reg u_ibex_core_id_stage_i_controller_i_store_err_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/do_single_step_q_reg u_ibex_core_id_stage_i_controller_i_do_single_step_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/enter_debug_mode_prio_q_reg u_ibex_core_id_stage_i_controller_i_enter_debug_mode_prio_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/debug_cause_q_reg[0] u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_0_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/debug_cause_q_reg[1] u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_1_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/debug_cause_q_reg[2] u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C33 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C33
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[14] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[13] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[12] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[15] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[11] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[10] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[9] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[6] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[7] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[5] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[4] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[8] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[3] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[6] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[5] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[4] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[3] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[10] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[9] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[8] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[15] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[14] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[13] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[12] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[7] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[11] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[33] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_33_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[32] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_32_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[63] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_63_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[62] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_62_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[61] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_61_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[60] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_60_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[59] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_59_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[57] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_57_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[56] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_56_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[55] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_55_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[54] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_54_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[53] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_53_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[52] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_52_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[51] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_51_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[50] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_50_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[49] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_49_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[48] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_48_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[58] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_58_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C22 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C22
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/C2 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_C2
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/instr_rdata_id_o_reg clk_gate_u_ibex_core_if_stage_i_instr_rdata_id_o_reg
ibex_top        cell    clk_gate_u_ibex_core/id_stage_i/imd_val_q_reg clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg_0 clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0
ibex_top        cell    clk_gate_u_ibex_core/load_store_unit_i/addr_last_q_reg clk_gate_u_ibex_core_load_store_unit_i_addr_last_q_reg
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg_1 clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1
ibex_top        cell    clk_gate_u_ibex_core/id_stage_i/imd_val_q_reg_0 clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg_0
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg
ibex_top        cell    clk_gate_u_ibex_core/load_store_unit_i/rdata_q_reg clk_gate_u_ibex_core_load_store_unit_i_rdata_q_reg
ibex_top        cell    clk_gate_u_ibex_core/load_store_unit_i/rdata_offset_q_reg clk_gate_u_ibex_core_load_store_unit_i_rdata_offset_q_reg
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/C27 u_ibex_core_if_stage_i_C27
ibex_top        cell    u_ibex_core/if_stage_i/C29 u_ibex_core_if_stage_i_C29
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/C3 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_C3
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C13 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C13
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C23 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C23
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C27 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C27
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C3 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C3
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C29 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C29
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C30 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C30
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C18 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C18
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C4 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C4
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[22] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0] u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_0_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[48] u_ibex_core_id_stage_i_imd_val_q_reg_48_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[47] u_ibex_core_id_stage_i_imd_val_q_reg_47_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[46] u_ibex_core_id_stage_i_imd_val_q_reg_46_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[35] u_ibex_core_id_stage_i_imd_val_q_reg_35_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[49] u_ibex_core_id_stage_i_imd_val_q_reg_49_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[36] u_ibex_core_id_stage_i_imd_val_q_reg_36_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_1_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[34] u_ibex_core_id_stage_i_imd_val_q_reg_34_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_29_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_22_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_18_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[15] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[14] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[13] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[12] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[10] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[9] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[8] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[7] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[5] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[4] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[3] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_31_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[11] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[6] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[66] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_66_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[67] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_67_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[68] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_68_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[69] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_69_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[70] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_70_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[71] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_71_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[72] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_72_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[73] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_73_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[74] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_74_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[75] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_75_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[76] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_76_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[77] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_77_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[78] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_78_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[79] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_79_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[0] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_29_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_31_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[9] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[10] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[11] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[7] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[8] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[65] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_65_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[64] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_64_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[80] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_80_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[81] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_81_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[82] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_82_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[83] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_83_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[84] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_84_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[85] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_85_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[86] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_86_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[87] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_87_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[88] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_88_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[89] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_89_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[91] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_91_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[93] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_93_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[94] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_94_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[95] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_95_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[90] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_90_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[92] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_92_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[44] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_44_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[42] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_42_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[34] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_34_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[47] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_47_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[45] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_45_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[43] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_43_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[41] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_41_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[40] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_40_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[39] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_39_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[38] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_38_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[36] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_36_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[37] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_37_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[35] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_35_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[46] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_46_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[1] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[2] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[3] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[6] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[12] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[13] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[14] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[15] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[5] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[4] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[11] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_18_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[8] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_22_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[5] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[4] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[9] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[6] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[3] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[15] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[14] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[13] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[12] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[10] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[7] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_29_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_31_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_22_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_18_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[31] u_ibex_core_if_stage_i_pc_id_o_reg_31_
ibex_top        cell    u_ibex_core/if_stage_i/instr_fetch_err_plus2_o_reg u_ibex_core_if_stage_i_instr_fetch_err_plus2_o_reg
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[1] u_ibex_core_if_stage_i_pc_id_o_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[4] u_ibex_core_if_stage_i_pc_id_o_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[3] u_ibex_core_if_stage_i_pc_id_o_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[2] u_ibex_core_if_stage_i_pc_id_o_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[15] u_ibex_core_if_stage_i_pc_id_o_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[9] u_ibex_core_if_stage_i_pc_id_o_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[10] u_ibex_core_if_stage_i_pc_id_o_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[13] u_ibex_core_if_stage_i_pc_id_o_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[14] u_ibex_core_if_stage_i_pc_id_o_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[30] u_ibex_core_if_stage_i_pc_id_o_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[8] u_ibex_core_if_stage_i_pc_id_o_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[12] u_ibex_core_if_stage_i_pc_id_o_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[5] u_ibex_core_if_stage_i_pc_id_o_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[18] u_ibex_core_if_stage_i_pc_id_o_reg_18_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[19] u_ibex_core_if_stage_i_pc_id_o_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[6] u_ibex_core_if_stage_i_pc_id_o_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[22] u_ibex_core_if_stage_i_pc_id_o_reg_22_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[26] u_ibex_core_if_stage_i_pc_id_o_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[24] u_ibex_core_if_stage_i_pc_id_o_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[23] u_ibex_core_if_stage_i_pc_id_o_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[29] u_ibex_core_if_stage_i_pc_id_o_reg_29_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[17] u_ibex_core_if_stage_i_pc_id_o_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[21] u_ibex_core_if_stage_i_pc_id_o_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[11] u_ibex_core_if_stage_i_pc_id_o_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[16] u_ibex_core_if_stage_i_pc_id_o_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[25] u_ibex_core_if_stage_i_pc_id_o_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[27] u_ibex_core_if_stage_i_pc_id_o_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[28] u_ibex_core_if_stage_i_pc_id_o_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[7] u_ibex_core_if_stage_i_pc_id_o_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[20] u_ibex_core_if_stage_i_pc_id_o_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/illegal_c_insn_id_o_reg u_ibex_core_if_stage_i_illegal_c_insn_id_o_reg
ibex_top        cell    u_ibex_core/if_stage_i/instr_is_compressed_id_o_reg u_ibex_core_if_stage_i_instr_is_compressed_id_o_reg
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[11] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[9] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[10] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C31 u_ibex_core_id_stage_i_controller_i_C31
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C22 u_ibex_core_id_stage_i_controller_i_C22
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C2 u_ibex_core_id_stage_i_controller_i_C2
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C3 u_ibex_core_id_stage_i_controller_i_C3
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C6 u_ibex_core_id_stage_i_controller_i_C6
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C8 u_ibex_core_id_stage_i_controller_i_C8
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C9 u_ibex_core_id_stage_i_controller_i_C9
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C1 u_ibex_core_id_stage_i_controller_i_C1
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C25 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C25
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C2 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C2
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C21 u_ibex_core_id_stage_i_controller_i_C21
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C12 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C12
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C4 u_ibex_core_id_stage_i_controller_i_C4
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C5 u_ibex_core_id_stage_i_controller_i_C5
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[59] u_ibex_core_id_stage_i_imd_val_q_reg_59_
ibex_top        cell    u_ibex_core/id_stage_i/id_fsm_q_reg u_ibex_core_id_stage_i_id_fsm_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/exc_req_q_reg u_ibex_core_id_stage_i_controller_i_exc_req_q_reg
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/C15 u_ibex_core_if_stage_i_C15
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C7 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C7
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C6 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C6
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C10 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C10
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C20 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C20
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C15 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C15
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C32 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C32
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C7 u_ibex_core_id_stage_i_controller_i_C7
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[20] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[15] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_28_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C12 u_ibex_core_id_stage_i_controller_i_C12
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C16 u_ibex_core_id_stage_i_controller_i_C16
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C25 u_ibex_core_id_stage_i_controller_i_C25
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[52] u_ibex_core_id_stage_i_imd_val_q_reg_52_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[55] u_ibex_core_id_stage_i_imd_val_q_reg_55_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[50] u_ibex_core_id_stage_i_imd_val_q_reg_50_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[56] u_ibex_core_id_stage_i_imd_val_q_reg_56_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[54] u_ibex_core_id_stage_i_imd_val_q_reg_54_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C21 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C21
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[24] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/C14 u_ibex_core_if_stage_i_C14
ibex_top        cell    u_ibex_core/if_stage_i/C9 u_ibex_core_if_stage_i_C9
ibex_top        cell    u_ibex_core/if_stage_i/C8 u_ibex_core_if_stage_i_C8
ibex_top        cell    u_ibex_core/if_stage_i/C34 u_ibex_core_if_stage_i_C34
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[30] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[25] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[13] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_13_
ibex_top        cell    u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2] u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[16] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[17] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[7] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/instr_valid_id_q_reg u_ibex_core_if_stage_i_instr_valid_id_q_reg
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[12] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_
ibex_top        cell    u_ibex_core/load_store_unit_i/handle_misaligned_q_reg u_ibex_core_load_store_unit_i_handle_misaligned_q_reg
ibex_top        cell    core_clock_gate_i/en_latch_reg core_clock_gate_i_en_latch_reg
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[65] u_ibex_core_id_stage_i_imd_val_q_reg_65_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[51] u_ibex_core_id_stage_i_imd_val_q_reg_51_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[53] u_ibex_core_id_stage_i_imd_val_q_reg_53_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[57] u_ibex_core_id_stage_i_imd_val_q_reg_57_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[67] u_ibex_core_id_stage_i_imd_val_q_reg_67_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[66] u_ibex_core_id_stage_i_imd_val_q_reg_66_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/discard_req_q_reg u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q_reg
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[19] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[18] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[31] u_ibex_core_load_store_unit_i_rdata_q_reg_31_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[4] u_ibex_core_load_store_unit_i_addr_last_q_reg_4_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[3] u_ibex_core_load_store_unit_i_addr_last_q_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[26] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[14] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_14_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[27] u_ibex_core_load_store_unit_i_addr_last_q_reg_27_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[24] u_ibex_core_load_store_unit_i_addr_last_q_reg_24_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[26] u_ibex_core_load_store_unit_i_addr_last_q_reg_26_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[28] u_ibex_core_load_store_unit_i_addr_last_q_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[23] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/C16 u_ibex_core_if_stage_i_C16
ibex_top        cell    u_ibex_core/if_stage_i/C17 u_ibex_core_if_stage_i_C17
ibex_top        cell    u_ibex_core/if_stage_i/C13 u_ibex_core_if_stage_i_C13
ibex_top        cell    u_ibex_core/if_stage_i/C6 u_ibex_core_if_stage_i_C6
ibex_top        cell    u_ibex_core/if_stage_i/C7 u_ibex_core_if_stage_i_C7
ibex_top        cell    u_ibex_core/if_stage_i/C11 u_ibex_core_if_stage_i_C11
ibex_top        cell    u_ibex_core/if_stage_i/C5 u_ibex_core_if_stage_i_C5
ibex_top        cell    u_ibex_core/if_stage_i/C12 u_ibex_core_if_stage_i_C12
ibex_top        cell    u_ibex_core/if_stage_i/C19 u_ibex_core_if_stage_i_C19
ibex_top        cell    u_ibex_core/if_stage_i/C18 u_ibex_core_if_stage_i_C18
ibex_top        cell    u_ibex_core/if_stage_i/C4 u_ibex_core_if_stage_i_C4
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/C1 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_C1
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C26 u_ibex_core_id_stage_i_controller_i_C26
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C27 u_ibex_core_id_stage_i_controller_i_C27
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C18 u_ibex_core_id_stage_i_controller_i_C18
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C19 u_ibex_core_id_stage_i_controller_i_C19
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C29 u_ibex_core_id_stage_i_controller_i_C29
ibex_top        cell    u_ibex_core/if_stage_i/C32 u_ibex_core_if_stage_i_C32
ibex_top        cell    u_ibex_core/if_stage_i/C22 u_ibex_core_if_stage_i_C22
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C32 u_ibex_core_id_stage_i_controller_i_C32
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C28 u_ibex_core_id_stage_i_controller_i_C28
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C24 u_ibex_core_id_stage_i_controller_i_C24
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C23 u_ibex_core_id_stage_i_controller_i_C23
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C20 u_ibex_core_id_stage_i_controller_i_C20
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C30 u_ibex_core_id_stage_i_controller_i_C30
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C1 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C1
ibex_top        cell    u_ibex_core/if_stage_i/C10 u_ibex_core_if_stage_i_C10
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C15 u_ibex_core_id_stage_i_controller_i_C15
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C10 u_ibex_core_id_stage_i_controller_i_C10
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C14 u_ibex_core_id_stage_i_controller_i_C14
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C17 u_ibex_core_id_stage_i_controller_i_C17
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C11 u_ibex_core_id_stage_i_controller_i_C11
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/C13 u_ibex_core_id_stage_i_controller_i_C13
ibex_top        cell    u_ibex_core/if_stage_i/C23 u_ibex_core_if_stage_i_C23
ibex_top        cell    u_ibex_core/if_stage_i/C24 u_ibex_core_if_stage_i_C24
ibex_top        cell    u_ibex_core/if_stage_i/C25 u_ibex_core_if_stage_i_C25
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C9 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C9
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C16 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C16
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C5 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C5
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[21] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[1] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/C21 u_ibex_core_if_stage_i_C21
ibex_top        cell    u_ibex_core/if_stage_i/C20 u_ibex_core_if_stage_i_C20
ibex_top        cell    u_ibex_core/if_stage_i/C35 u_ibex_core_if_stage_i_C35
ibex_top        cell    u_ibex_core/if_stage_i/C31 u_ibex_core_if_stage_i_C31
ibex_top        cell    u_ibex_core/if_stage_i/C33 u_ibex_core_if_stage_i_C33
ibex_top        cell    u_ibex_core/if_stage_i/C30 u_ibex_core_if_stage_i_C30
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C8 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C8
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C19 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C19
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C26 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C26
ibex_top        cell    u_ibex_core/if_stage_i/C26 u_ibex_core_if_stage_i_C26
ibex_top        cell    u_ibex_core/if_stage_i/C28 u_ibex_core_if_stage_i_C28
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C17 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C17
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C28 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C28
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C14 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C14
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C11 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C11
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C24 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C24
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/C31 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_C31
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n727 crash_dump_o[127]
ibex_top        net     u_ibex_core/ex_block_i/n158 data_addr_o[29]
ibex_top        net     u_ibex_core/ex_block_i/n168 data_addr_o[17]
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1029 data_addr_o[15]
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1031 data_addr_o[13]
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1033 data_addr_o[11]
ibex_top        net     u_ibex_core/csr_addr    u_ibex_core_csr_addr
ibex_top        net     u_ibex_core/csr_addr[11] u_ibex_core_csr_addr[11]
ibex_top        net     u_ibex_core/csr_addr[10] u_ibex_core_csr_addr[10]
ibex_top        net     u_ibex_core/csr_addr[9] u_ibex_core_csr_addr[9]
ibex_top        net     u_ibex_core/csr_addr[8] u_ibex_core_csr_addr[8]
ibex_top        net     u_ibex_core/csr_addr[7] u_ibex_core_csr_addr[7]
ibex_top        net     u_ibex_core/csr_addr[5] u_ibex_core_csr_addr[5]
ibex_top        net     u_ibex_core/csr_addr[4] u_ibex_core_csr_addr[4]
ibex_top        net     u_ibex_core/csr_addr[3] u_ibex_core_csr_addr[3]
ibex_top        net     u_ibex_core/csr_addr[2] u_ibex_core_csr_addr[2]
ibex_top        net     u_ibex_core/csr_addr[1] u_ibex_core_csr_addr[1]
ibex_top        net     u_ibex_core/csr_addr[0] u_ibex_core_csr_addr[0]
ibex_top        net     u_ibex_core/csr_rdata   u_ibex_core_csr_rdata
ibex_top        net     u_ibex_core/csr_rdata[31] u_ibex_core_csr_rdata[31]
ibex_top        net     u_ibex_core/csr_rdata[30] u_ibex_core_csr_rdata[30]
ibex_top        net     u_ibex_core/csr_rdata[29] u_ibex_core_csr_rdata[29]
ibex_top        net     u_ibex_core/csr_rdata[28] u_ibex_core_csr_rdata[28]
ibex_top        net     u_ibex_core/csr_rdata[27] u_ibex_core_csr_rdata[27]
ibex_top        net     u_ibex_core/csr_rdata[26] u_ibex_core_csr_rdata[26]
ibex_top        net     u_ibex_core/csr_rdata[25] u_ibex_core_csr_rdata[25]
ibex_top        net     u_ibex_core/csr_rdata[24] u_ibex_core_csr_rdata[24]
ibex_top        net     u_ibex_core/csr_rdata[23] u_ibex_core_csr_rdata[23]
ibex_top        net     u_ibex_core/csr_rdata[22] u_ibex_core_csr_rdata[22]
ibex_top        net     u_ibex_core/csr_rdata[21] u_ibex_core_csr_rdata[21]
ibex_top        net     u_ibex_core/csr_rdata[20] u_ibex_core_csr_rdata[20]
ibex_top        net     u_ibex_core/csr_rdata[19] u_ibex_core_csr_rdata[19]
ibex_top        net     u_ibex_core/csr_rdata[18] u_ibex_core_csr_rdata[18]
ibex_top        net     u_ibex_core/csr_rdata[17] u_ibex_core_csr_rdata[17]
ibex_top        net     u_ibex_core/csr_rdata[16] u_ibex_core_csr_rdata[16]
ibex_top        net     u_ibex_core/csr_rdata[15] u_ibex_core_csr_rdata[15]
ibex_top        net     u_ibex_core/csr_rdata[14] u_ibex_core_csr_rdata[14]
ibex_top        net     u_ibex_core/csr_rdata[13] u_ibex_core_csr_rdata[13]
ibex_top        net     u_ibex_core/csr_rdata[12] u_ibex_core_csr_rdata[12]
ibex_top        net     u_ibex_core/csr_rdata[11] u_ibex_core_csr_rdata[11]
ibex_top        net     u_ibex_core/csr_rdata[10] u_ibex_core_csr_rdata[10]
ibex_top        net     u_ibex_core/csr_rdata[9] u_ibex_core_csr_rdata[9]
ibex_top        net     u_ibex_core/csr_rdata[8] u_ibex_core_csr_rdata[8]
ibex_top        net     u_ibex_core/csr_rdata[7] u_ibex_core_csr_rdata[7]
ibex_top        net     u_ibex_core/csr_rdata[6] u_ibex_core_csr_rdata[6]
ibex_top        net     u_ibex_core/csr_rdata[5] u_ibex_core_csr_rdata[5]
ibex_top        net     u_ibex_core/csr_rdata[4] u_ibex_core_csr_rdata[4]
ibex_top        net     u_ibex_core/csr_rdata[3] u_ibex_core_csr_rdata[3]
ibex_top        net     u_ibex_core/csr_rdata[2] u_ibex_core_csr_rdata[2]
ibex_top        net     u_ibex_core/csr_rdata[1] u_ibex_core_csr_rdata[1]
ibex_top        net     u_ibex_core/csr_rdata[0] u_ibex_core_csr_rdata[0]
ibex_top        net     u_ibex_core/debug_cause u_ibex_core_debug_cause
ibex_top        net     u_ibex_core/debug_cause[2] u_ibex_core_debug_cause[2]
ibex_top        net     u_ibex_core/debug_cause[1] u_ibex_core_debug_cause[1]
ibex_top        net     u_ibex_core/debug_cause[0] u_ibex_core_debug_cause[0]
ibex_top        net     u_ibex_core/irqs        u_ibex_core_irqs
ibex_top        net     u_ibex_core/irqs[17]    u_ibex_core_irqs[17]
ibex_top        net     u_ibex_core/irqs[15]    u_ibex_core_irqs[15]
ibex_top        net     u_ibex_core/irqs[14]    u_ibex_core_irqs[14]
ibex_top        net     u_ibex_core/irqs[13]    u_ibex_core_irqs[13]
ibex_top        net     u_ibex_core/irqs[12]    u_ibex_core_irqs[12]
ibex_top        net     u_ibex_core/irqs[11]    u_ibex_core_irqs[11]
ibex_top        net     u_ibex_core/irqs[10]    u_ibex_core_irqs[10]
ibex_top        net     u_ibex_core/irqs[9]     u_ibex_core_irqs[9]
ibex_top        net     u_ibex_core/irqs[7]     u_ibex_core_irqs[7]
ibex_top        net     u_ibex_core/irqs[6]     u_ibex_core_irqs[6]
ibex_top        net     u_ibex_core/irqs[4]     u_ibex_core_irqs[4]
ibex_top        net     u_ibex_core/irqs[3]     u_ibex_core_irqs[3]
ibex_top        net     u_ibex_core/irqs[2]     u_ibex_core_irqs[2]
ibex_top        net     u_ibex_core/irqs[1]     u_ibex_core_irqs[1]
ibex_top        net     u_ibex_core/irqs[0]     u_ibex_core_irqs[0]
ibex_top        net     u_ibex_core/priv_mode_id u_ibex_core_priv_mode_id
ibex_top        net     u_ibex_core/priv_mode_id[1] u_ibex_core_priv_mode_id[1]
ibex_top        net     u_ibex_core/priv_mode_id[0] u_ibex_core_priv_mode_id[0]
ibex_top        net     u_ibex_core/csr_mtval   u_ibex_core_csr_mtval
ibex_top        net     u_ibex_core/csr_mtval[31] u_ibex_core_csr_mtval[31]
ibex_top        net     u_ibex_core/csr_mtval[30] u_ibex_core_csr_mtval[30]
ibex_top        net     u_ibex_core/csr_mtval[29] u_ibex_core_csr_mtval[29]
ibex_top        net     u_ibex_core/csr_mtval[28] u_ibex_core_csr_mtval[28]
ibex_top        net     u_ibex_core/csr_mtval[27] u_ibex_core_csr_mtval[27]
ibex_top        net     u_ibex_core/csr_mtval[26] u_ibex_core_csr_mtval[26]
ibex_top        net     u_ibex_core/csr_mtval[25] u_ibex_core_csr_mtval[25]
ibex_top        net     u_ibex_core/csr_mtval[24] u_ibex_core_csr_mtval[24]
ibex_top        net     u_ibex_core/csr_mtval[23] u_ibex_core_csr_mtval[23]
ibex_top        net     u_ibex_core/csr_mtval[22] u_ibex_core_csr_mtval[22]
ibex_top        net     u_ibex_core/csr_mtval[21] u_ibex_core_csr_mtval[21]
ibex_top        net     u_ibex_core/csr_mtval[20] u_ibex_core_csr_mtval[20]
ibex_top        net     u_ibex_core/csr_mtval[19] u_ibex_core_csr_mtval[19]
ibex_top        net     u_ibex_core/csr_mtval[18] u_ibex_core_csr_mtval[18]
ibex_top        net     u_ibex_core/csr_mtval[17] u_ibex_core_csr_mtval[17]
ibex_top        net     u_ibex_core/csr_mtval[16] u_ibex_core_csr_mtval[16]
ibex_top        net     u_ibex_core/csr_mtval[15] u_ibex_core_csr_mtval[15]
ibex_top        net     u_ibex_core/csr_mtval[14] u_ibex_core_csr_mtval[14]
ibex_top        net     u_ibex_core/csr_mtval[13] u_ibex_core_csr_mtval[13]
ibex_top        net     u_ibex_core/csr_mtval[12] u_ibex_core_csr_mtval[12]
ibex_top        net     u_ibex_core/csr_mtval[11] u_ibex_core_csr_mtval[11]
ibex_top        net     u_ibex_core/csr_mtval[10] u_ibex_core_csr_mtval[10]
ibex_top        net     u_ibex_core/csr_mtval[9] u_ibex_core_csr_mtval[9]
ibex_top        net     u_ibex_core/csr_mtval[8] u_ibex_core_csr_mtval[8]
ibex_top        net     u_ibex_core/csr_mtval[7] u_ibex_core_csr_mtval[7]
ibex_top        net     u_ibex_core/csr_mtval[6] u_ibex_core_csr_mtval[6]
ibex_top        net     u_ibex_core/csr_mtval[5] u_ibex_core_csr_mtval[5]
ibex_top        net     u_ibex_core/csr_mtval[4] u_ibex_core_csr_mtval[4]
ibex_top        net     u_ibex_core/csr_mtval[3] u_ibex_core_csr_mtval[3]
ibex_top        net     u_ibex_core/csr_mtval[2] u_ibex_core_csr_mtval[2]
ibex_top        net     u_ibex_core/csr_mtval[1] u_ibex_core_csr_mtval[1]
ibex_top        net     u_ibex_core/csr_mtval[0] u_ibex_core_csr_mtval[0]
ibex_top        net     u_ibex_core/multdiv_signed_mode_ex u_ibex_core_multdiv_signed_mode_ex
ibex_top        net     u_ibex_core/multdiv_signed_mode_ex[1] u_ibex_core_multdiv_signed_mode_ex[1]
ibex_top        net     u_ibex_core/multdiv_signed_mode_ex[0] u_ibex_core_multdiv_signed_mode_ex[0]
ibex_top        net     u_ibex_core/imd_val_q_ex u_ibex_core_imd_val_q_ex
ibex_top        net     u_ibex_core/imd_val_q_ex[67] u_ibex_core_imd_val_q_ex[67]
ibex_top        net     u_ibex_core/imd_val_q_ex[66] u_ibex_core_imd_val_q_ex[66]
ibex_top        net     u_ibex_core/imd_val_q_ex[65] u_ibex_core_imd_val_q_ex[65]
ibex_top        net     u_ibex_core/imd_val_q_ex[31] u_ibex_core_imd_val_q_ex[31]
ibex_top        net     u_ibex_core/imd_val_q_ex[30] u_ibex_core_imd_val_q_ex[30]
ibex_top        net     u_ibex_core/imd_val_q_ex[29] u_ibex_core_imd_val_q_ex[29]
ibex_top        net     u_ibex_core/imd_val_q_ex[28] u_ibex_core_imd_val_q_ex[28]
ibex_top        net     u_ibex_core/imd_val_q_ex[27] u_ibex_core_imd_val_q_ex[27]
ibex_top        net     u_ibex_core/imd_val_q_ex[26] u_ibex_core_imd_val_q_ex[26]
ibex_top        net     u_ibex_core/imd_val_q_ex[25] u_ibex_core_imd_val_q_ex[25]
ibex_top        net     u_ibex_core/imd_val_q_ex[24] u_ibex_core_imd_val_q_ex[24]
ibex_top        net     u_ibex_core/imd_val_q_ex[23] u_ibex_core_imd_val_q_ex[23]
ibex_top        net     u_ibex_core/imd_val_q_ex[22] u_ibex_core_imd_val_q_ex[22]
ibex_top        net     u_ibex_core/imd_val_q_ex[21] u_ibex_core_imd_val_q_ex[21]
ibex_top        net     u_ibex_core/imd_val_q_ex[20] u_ibex_core_imd_val_q_ex[20]
ibex_top        net     u_ibex_core/imd_val_q_ex[19] u_ibex_core_imd_val_q_ex[19]
ibex_top        net     u_ibex_core/imd_val_q_ex[18] u_ibex_core_imd_val_q_ex[18]
ibex_top        net     u_ibex_core/imd_val_q_ex[17] u_ibex_core_imd_val_q_ex[17]
ibex_top        net     u_ibex_core/imd_val_q_ex[16] u_ibex_core_imd_val_q_ex[16]
ibex_top        net     u_ibex_core/imd_val_q_ex[15] u_ibex_core_imd_val_q_ex[15]
ibex_top        net     u_ibex_core/imd_val_q_ex[14] u_ibex_core_imd_val_q_ex[14]
ibex_top        net     u_ibex_core/imd_val_q_ex[13] u_ibex_core_imd_val_q_ex[13]
ibex_top        net     u_ibex_core/imd_val_q_ex[12] u_ibex_core_imd_val_q_ex[12]
ibex_top        net     u_ibex_core/imd_val_q_ex[11] u_ibex_core_imd_val_q_ex[11]
ibex_top        net     u_ibex_core/imd_val_q_ex[10] u_ibex_core_imd_val_q_ex[10]
ibex_top        net     u_ibex_core/imd_val_q_ex[9] u_ibex_core_imd_val_q_ex[9]
ibex_top        net     u_ibex_core/imd_val_q_ex[8] u_ibex_core_imd_val_q_ex[8]
ibex_top        net     u_ibex_core/imd_val_q_ex[7] u_ibex_core_imd_val_q_ex[7]
ibex_top        net     u_ibex_core/imd_val_q_ex[6] u_ibex_core_imd_val_q_ex[6]
ibex_top        net     u_ibex_core/imd_val_q_ex[5] u_ibex_core_imd_val_q_ex[5]
ibex_top        net     u_ibex_core/imd_val_q_ex[4] u_ibex_core_imd_val_q_ex[4]
ibex_top        net     u_ibex_core/imd_val_q_ex[3] u_ibex_core_imd_val_q_ex[3]
ibex_top        net     u_ibex_core/imd_val_q_ex[2] u_ibex_core_imd_val_q_ex[2]
ibex_top        net     u_ibex_core/imd_val_q_ex[1] u_ibex_core_imd_val_q_ex[1]
ibex_top        net     u_ibex_core/imd_val_q_ex[0] u_ibex_core_imd_val_q_ex[0]
ibex_top        net     u_ibex_core/alu_operand_a_ex u_ibex_core_alu_operand_a_ex
ibex_top        net     u_ibex_core/alu_operand_a_ex[30] u_ibex_core_alu_operand_a_ex[30]
ibex_top        net     u_ibex_core/alu_operand_a_ex[29] u_ibex_core_alu_operand_a_ex[29]
ibex_top        net     u_ibex_core/alu_operand_a_ex[28] u_ibex_core_alu_operand_a_ex[28]
ibex_top        net     u_ibex_core/alu_operand_a_ex[27] u_ibex_core_alu_operand_a_ex[27]
ibex_top        net     u_ibex_core/alu_operand_a_ex[26] u_ibex_core_alu_operand_a_ex[26]
ibex_top        net     u_ibex_core/alu_operand_a_ex[25] u_ibex_core_alu_operand_a_ex[25]
ibex_top        net     u_ibex_core/alu_operand_a_ex[23] u_ibex_core_alu_operand_a_ex[23]
ibex_top        net     u_ibex_core/alu_operand_a_ex[22] u_ibex_core_alu_operand_a_ex[22]
ibex_top        net     u_ibex_core/alu_operand_a_ex[20] u_ibex_core_alu_operand_a_ex[20]
ibex_top        net     u_ibex_core/alu_operand_a_ex[19] u_ibex_core_alu_operand_a_ex[19]
ibex_top        net     u_ibex_core/alu_operand_a_ex[18] u_ibex_core_alu_operand_a_ex[18]
ibex_top        net     u_ibex_core/alu_operand_a_ex[17] u_ibex_core_alu_operand_a_ex[17]
ibex_top        net     u_ibex_core/alu_operand_a_ex[16] u_ibex_core_alu_operand_a_ex[16]
ibex_top        net     u_ibex_core/alu_operand_a_ex[15] u_ibex_core_alu_operand_a_ex[15]
ibex_top        net     u_ibex_core/alu_operand_a_ex[14] u_ibex_core_alu_operand_a_ex[14]
ibex_top        net     u_ibex_core/alu_operand_a_ex[13] u_ibex_core_alu_operand_a_ex[13]
ibex_top        net     u_ibex_core/alu_operand_a_ex[12] u_ibex_core_alu_operand_a_ex[12]
ibex_top        net     u_ibex_core/alu_operand_a_ex[11] u_ibex_core_alu_operand_a_ex[11]
ibex_top        net     u_ibex_core/alu_operand_a_ex[10] u_ibex_core_alu_operand_a_ex[10]
ibex_top        net     u_ibex_core/alu_operand_a_ex[9] u_ibex_core_alu_operand_a_ex[9]
ibex_top        net     u_ibex_core/alu_operand_a_ex[8] u_ibex_core_alu_operand_a_ex[8]
ibex_top        net     u_ibex_core/alu_operand_a_ex[7] u_ibex_core_alu_operand_a_ex[7]
ibex_top        net     u_ibex_core/alu_operand_a_ex[6] u_ibex_core_alu_operand_a_ex[6]
ibex_top        net     u_ibex_core/alu_operand_a_ex[5] u_ibex_core_alu_operand_a_ex[5]
ibex_top        net     u_ibex_core/alu_operand_a_ex[4] u_ibex_core_alu_operand_a_ex[4]
ibex_top        net     u_ibex_core/alu_operand_a_ex[3] u_ibex_core_alu_operand_a_ex[3]
ibex_top        net     u_ibex_core/alu_operand_a_ex[2] u_ibex_core_alu_operand_a_ex[2]
ibex_top        net     u_ibex_core/alu_operand_a_ex[1] u_ibex_core_alu_operand_a_ex[1]
ibex_top        net     u_ibex_core/alu_operand_a_ex[0] u_ibex_core_alu_operand_a_ex[0]
ibex_top        net     u_ibex_core/csr_mtvec   u_ibex_core_csr_mtvec
ibex_top        net     u_ibex_core/csr_mtvec[31] u_ibex_core_csr_mtvec[31]
ibex_top        net     u_ibex_core/csr_mtvec[30] u_ibex_core_csr_mtvec[30]
ibex_top        net     u_ibex_core/csr_mtvec[29] u_ibex_core_csr_mtvec[29]
ibex_top        net     u_ibex_core/csr_mtvec[28] u_ibex_core_csr_mtvec[28]
ibex_top        net     u_ibex_core/csr_mtvec[27] u_ibex_core_csr_mtvec[27]
ibex_top        net     u_ibex_core/csr_mtvec[26] u_ibex_core_csr_mtvec[26]
ibex_top        net     u_ibex_core/csr_mtvec[25] u_ibex_core_csr_mtvec[25]
ibex_top        net     u_ibex_core/csr_mtvec[24] u_ibex_core_csr_mtvec[24]
ibex_top        net     u_ibex_core/csr_mtvec[23] u_ibex_core_csr_mtvec[23]
ibex_top        net     u_ibex_core/csr_mtvec[22] u_ibex_core_csr_mtvec[22]
ibex_top        net     u_ibex_core/csr_mtvec[21] u_ibex_core_csr_mtvec[21]
ibex_top        net     u_ibex_core/csr_mtvec[20] u_ibex_core_csr_mtvec[20]
ibex_top        net     u_ibex_core/csr_mtvec[19] u_ibex_core_csr_mtvec[19]
ibex_top        net     u_ibex_core/csr_mtvec[18] u_ibex_core_csr_mtvec[18]
ibex_top        net     u_ibex_core/csr_mtvec[17] u_ibex_core_csr_mtvec[17]
ibex_top        net     u_ibex_core/csr_mtvec[16] u_ibex_core_csr_mtvec[16]
ibex_top        net     u_ibex_core/csr_mtvec[15] u_ibex_core_csr_mtvec[15]
ibex_top        net     u_ibex_core/csr_mtvec[14] u_ibex_core_csr_mtvec[14]
ibex_top        net     u_ibex_core/csr_mtvec[13] u_ibex_core_csr_mtvec[13]
ibex_top        net     u_ibex_core/csr_mtvec[12] u_ibex_core_csr_mtvec[12]
ibex_top        net     u_ibex_core/csr_mtvec[11] u_ibex_core_csr_mtvec[11]
ibex_top        net     u_ibex_core/csr_mtvec[10] u_ibex_core_csr_mtvec[10]
ibex_top        net     u_ibex_core/csr_mtvec[9] u_ibex_core_csr_mtvec[9]
ibex_top        net     u_ibex_core/csr_mtvec[8] u_ibex_core_csr_mtvec[8]
ibex_top        net     u_ibex_core/csr_depc    u_ibex_core_csr_depc
ibex_top        net     u_ibex_core/csr_depc[31] u_ibex_core_csr_depc[31]
ibex_top        net     u_ibex_core/csr_depc[30] u_ibex_core_csr_depc[30]
ibex_top        net     u_ibex_core/csr_depc[29] u_ibex_core_csr_depc[29]
ibex_top        net     u_ibex_core/csr_depc[28] u_ibex_core_csr_depc[28]
ibex_top        net     u_ibex_core/csr_depc[27] u_ibex_core_csr_depc[27]
ibex_top        net     u_ibex_core/csr_depc[26] u_ibex_core_csr_depc[26]
ibex_top        net     u_ibex_core/csr_depc[25] u_ibex_core_csr_depc[25]
ibex_top        net     u_ibex_core/csr_depc[24] u_ibex_core_csr_depc[24]
ibex_top        net     u_ibex_core/csr_depc[23] u_ibex_core_csr_depc[23]
ibex_top        net     u_ibex_core/csr_depc[22] u_ibex_core_csr_depc[22]
ibex_top        net     u_ibex_core/csr_depc[21] u_ibex_core_csr_depc[21]
ibex_top        net     u_ibex_core/csr_depc[20] u_ibex_core_csr_depc[20]
ibex_top        net     u_ibex_core/csr_depc[19] u_ibex_core_csr_depc[19]
ibex_top        net     u_ibex_core/csr_depc[18] u_ibex_core_csr_depc[18]
ibex_top        net     u_ibex_core/csr_depc[17] u_ibex_core_csr_depc[17]
ibex_top        net     u_ibex_core/csr_depc[16] u_ibex_core_csr_depc[16]
ibex_top        net     u_ibex_core/csr_depc[15] u_ibex_core_csr_depc[15]
ibex_top        net     u_ibex_core/csr_depc[14] u_ibex_core_csr_depc[14]
ibex_top        net     u_ibex_core/csr_depc[13] u_ibex_core_csr_depc[13]
ibex_top        net     u_ibex_core/csr_depc[12] u_ibex_core_csr_depc[12]
ibex_top        net     u_ibex_core/csr_depc[11] u_ibex_core_csr_depc[11]
ibex_top        net     u_ibex_core/csr_depc[10] u_ibex_core_csr_depc[10]
ibex_top        net     u_ibex_core/csr_depc[9] u_ibex_core_csr_depc[9]
ibex_top        net     u_ibex_core/csr_depc[8] u_ibex_core_csr_depc[8]
ibex_top        net     u_ibex_core/csr_depc[7] u_ibex_core_csr_depc[7]
ibex_top        net     u_ibex_core/csr_depc[6] u_ibex_core_csr_depc[6]
ibex_top        net     u_ibex_core/csr_depc[5] u_ibex_core_csr_depc[5]
ibex_top        net     u_ibex_core/csr_depc[4] u_ibex_core_csr_depc[4]
ibex_top        net     u_ibex_core/csr_depc[3] u_ibex_core_csr_depc[3]
ibex_top        net     u_ibex_core/csr_depc[2] u_ibex_core_csr_depc[2]
ibex_top        net     u_ibex_core/csr_depc[1] u_ibex_core_csr_depc[1]
ibex_top        net     u_ibex_core/exc_cause   u_ibex_core_exc_cause
ibex_top        net     u_ibex_core/exc_cause[4] u_ibex_core_exc_cause[4]
ibex_top        net     u_ibex_core/exc_cause[3] u_ibex_core_exc_cause[3]
ibex_top        net     u_ibex_core/exc_cause[2] u_ibex_core_exc_cause[2]
ibex_top        net     u_ibex_core/exc_cause[1] u_ibex_core_exc_cause[1]
ibex_top        net     u_ibex_core/exc_cause[0] u_ibex_core_exc_cause[0]
ibex_top        net     u_ibex_core/instr_rdata_c_id u_ibex_core_instr_rdata_c_id
ibex_top        net     u_ibex_core/instr_rdata_c_id[15] u_ibex_core_instr_rdata_c_id[15]
ibex_top        net     u_ibex_core/instr_rdata_c_id[14] u_ibex_core_instr_rdata_c_id[14]
ibex_top        net     u_ibex_core/instr_rdata_c_id[13] u_ibex_core_instr_rdata_c_id[13]
ibex_top        net     u_ibex_core/instr_rdata_c_id[12] u_ibex_core_instr_rdata_c_id[12]
ibex_top        net     u_ibex_core/instr_rdata_c_id[11] u_ibex_core_instr_rdata_c_id[11]
ibex_top        net     u_ibex_core/instr_rdata_c_id[10] u_ibex_core_instr_rdata_c_id[10]
ibex_top        net     u_ibex_core/instr_rdata_c_id[9] u_ibex_core_instr_rdata_c_id[9]
ibex_top        net     u_ibex_core/instr_rdata_c_id[8] u_ibex_core_instr_rdata_c_id[8]
ibex_top        net     u_ibex_core/instr_rdata_c_id[7] u_ibex_core_instr_rdata_c_id[7]
ibex_top        net     u_ibex_core/instr_rdata_c_id[6] u_ibex_core_instr_rdata_c_id[6]
ibex_top        net     u_ibex_core/instr_rdata_c_id[5] u_ibex_core_instr_rdata_c_id[5]
ibex_top        net     u_ibex_core/instr_rdata_c_id[4] u_ibex_core_instr_rdata_c_id[4]
ibex_top        net     u_ibex_core/instr_rdata_c_id[3] u_ibex_core_instr_rdata_c_id[3]
ibex_top        net     u_ibex_core/instr_rdata_c_id[2] u_ibex_core_instr_rdata_c_id[2]
ibex_top        net     u_ibex_core/instr_rdata_c_id[1] u_ibex_core_instr_rdata_c_id[1]
ibex_top        net     u_ibex_core/instr_rdata_c_id[0] u_ibex_core_instr_rdata_c_id[0]
ibex_top        net     u_ibex_core/instr_rdata_alu_id u_ibex_core_instr_rdata_alu_id
ibex_top        net     u_ibex_core/instr_rdata_alu_id[27] u_ibex_core_instr_rdata_alu_id[27]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[25] u_ibex_core_instr_rdata_alu_id[25]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[3] u_ibex_core_instr_rdata_alu_id[3]
ibex_top        net     u_ibex_core/instr_rdata_id u_ibex_core_instr_rdata_id
ibex_top        net     u_ibex_core/instr_rdata_id[31] u_ibex_core_instr_rdata_id[31]
ibex_top        net     u_ibex_core/instr_rdata_id[30] u_ibex_core_instr_rdata_id[30]
ibex_top        net     u_ibex_core/instr_rdata_id[29] u_ibex_core_instr_rdata_id[29]
ibex_top        net     u_ibex_core/instr_rdata_id[28] u_ibex_core_instr_rdata_id[28]
ibex_top        net     u_ibex_core/instr_rdata_id[26] u_ibex_core_instr_rdata_id[26]
ibex_top        net     u_ibex_core/instr_rdata_id[24] u_ibex_core_instr_rdata_id[24]
ibex_top        net     u_ibex_core/instr_rdata_id[23] u_ibex_core_instr_rdata_id[23]
ibex_top        net     u_ibex_core/instr_rdata_id[22] u_ibex_core_instr_rdata_id[22]
ibex_top        net     u_ibex_core/instr_rdata_id[21] u_ibex_core_instr_rdata_id[21]
ibex_top        net     u_ibex_core/instr_rdata_id[20] u_ibex_core_instr_rdata_id[20]
ibex_top        net     u_ibex_core/instr_rdata_id[19] u_ibex_core_instr_rdata_id[19]
ibex_top        net     u_ibex_core/instr_rdata_id[18] u_ibex_core_instr_rdata_id[18]
ibex_top        net     u_ibex_core/instr_rdata_id[17] u_ibex_core_instr_rdata_id[17]
ibex_top        net     u_ibex_core/instr_rdata_id[16] u_ibex_core_instr_rdata_id[16]
ibex_top        net     u_ibex_core/instr_rdata_id[15] u_ibex_core_instr_rdata_id[15]
ibex_top        net     u_ibex_core/instr_rdata_id[14] u_ibex_core_instr_rdata_id[14]
ibex_top        net     u_ibex_core/instr_rdata_id[13] u_ibex_core_instr_rdata_id[13]
ibex_top        net     u_ibex_core/instr_rdata_id[12] u_ibex_core_instr_rdata_id[12]
ibex_top        net     u_ibex_core/instr_rdata_id[11] u_ibex_core_instr_rdata_id[11]
ibex_top        net     u_ibex_core/instr_rdata_id[10] u_ibex_core_instr_rdata_id[10]
ibex_top        net     u_ibex_core/instr_rdata_id[9] u_ibex_core_instr_rdata_id[9]
ibex_top        net     u_ibex_core/instr_rdata_id[8] u_ibex_core_instr_rdata_id[8]
ibex_top        net     u_ibex_core/instr_rdata_id[7] u_ibex_core_instr_rdata_id[7]
ibex_top        net     u_ibex_core/instr_rdata_id[6] u_ibex_core_instr_rdata_id[6]
ibex_top        net     u_ibex_core/instr_rdata_id[5] u_ibex_core_instr_rdata_id[5]
ibex_top        net     u_ibex_core/instr_rdata_id[4] u_ibex_core_instr_rdata_id[4]
ibex_top        net     u_ibex_core/instr_rdata_id[2] u_ibex_core_instr_rdata_id[2]
ibex_top        net     u_ibex_core/instr_rdata_id[1] u_ibex_core_instr_rdata_id[1]
ibex_top        net     u_ibex_core/instr_rdata_id[0] u_ibex_core_instr_rdata_id[0]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed u_ibex_core_if_stage_i_instr_decompressed
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[31] u_ibex_core_if_stage_i_instr_decompressed[31]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[30] u_ibex_core_if_stage_i_instr_decompressed[30]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[29] u_ibex_core_if_stage_i_instr_decompressed[29]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[28] u_ibex_core_if_stage_i_instr_decompressed[28]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[27] u_ibex_core_if_stage_i_instr_decompressed[27]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[26] u_ibex_core_if_stage_i_instr_decompressed[26]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[25] u_ibex_core_if_stage_i_instr_decompressed[25]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[24] u_ibex_core_if_stage_i_instr_decompressed[24]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[23] u_ibex_core_if_stage_i_instr_decompressed[23]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[22] u_ibex_core_if_stage_i_instr_decompressed[22]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[21] u_ibex_core_if_stage_i_instr_decompressed[21]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[20] u_ibex_core_if_stage_i_instr_decompressed[20]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[19] u_ibex_core_if_stage_i_instr_decompressed[19]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[18] u_ibex_core_if_stage_i_instr_decompressed[18]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[17] u_ibex_core_if_stage_i_instr_decompressed[17]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[16] u_ibex_core_if_stage_i_instr_decompressed[16]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[15] u_ibex_core_if_stage_i_instr_decompressed[15]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[14] u_ibex_core_if_stage_i_instr_decompressed[14]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[13] u_ibex_core_if_stage_i_instr_decompressed[13]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[12] u_ibex_core_if_stage_i_instr_decompressed[12]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[11] u_ibex_core_if_stage_i_instr_decompressed[11]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[10] u_ibex_core_if_stage_i_instr_decompressed[10]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[9] u_ibex_core_if_stage_i_instr_decompressed[9]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[8] u_ibex_core_if_stage_i_instr_decompressed[8]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[7] u_ibex_core_if_stage_i_instr_decompressed[7]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[6] u_ibex_core_if_stage_i_instr_decompressed[6]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[5] u_ibex_core_if_stage_i_instr_decompressed[5]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[4] u_ibex_core_if_stage_i_instr_decompressed[4]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[3] u_ibex_core_if_stage_i_instr_decompressed[3]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[2] u_ibex_core_if_stage_i_instr_decompressed[2]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[1] u_ibex_core_if_stage_i_instr_decompressed[1]
ibex_top        net     u_ibex_core/if_stage_i/instr_decompressed[0] u_ibex_core_if_stage_i_instr_decompressed[0]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata u_ibex_core_if_stage_i_fetch_rdata
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[31] u_ibex_core_if_stage_i_fetch_rdata[31]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[30] u_ibex_core_if_stage_i_fetch_rdata[30]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[29] u_ibex_core_if_stage_i_fetch_rdata[29]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[28] u_ibex_core_if_stage_i_fetch_rdata[28]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[27] u_ibex_core_if_stage_i_fetch_rdata[27]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[26] u_ibex_core_if_stage_i_fetch_rdata[26]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[25] u_ibex_core_if_stage_i_fetch_rdata[25]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[24] u_ibex_core_if_stage_i_fetch_rdata[24]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[23] u_ibex_core_if_stage_i_fetch_rdata[23]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[22] u_ibex_core_if_stage_i_fetch_rdata[22]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[21] u_ibex_core_if_stage_i_fetch_rdata[21]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[20] u_ibex_core_if_stage_i_fetch_rdata[20]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[19] u_ibex_core_if_stage_i_fetch_rdata[19]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[18] u_ibex_core_if_stage_i_fetch_rdata[18]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[17] u_ibex_core_if_stage_i_fetch_rdata[17]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[16] u_ibex_core_if_stage_i_fetch_rdata[16]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[15] u_ibex_core_if_stage_i_fetch_rdata[15]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[14] u_ibex_core_if_stage_i_fetch_rdata[14]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[13] u_ibex_core_if_stage_i_fetch_rdata[13]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[12] u_ibex_core_if_stage_i_fetch_rdata[12]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[11] u_ibex_core_if_stage_i_fetch_rdata[11]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[10] u_ibex_core_if_stage_i_fetch_rdata[10]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[9] u_ibex_core_if_stage_i_fetch_rdata[9]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[8] u_ibex_core_if_stage_i_fetch_rdata[8]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[7] u_ibex_core_if_stage_i_fetch_rdata[7]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[6] u_ibex_core_if_stage_i_fetch_rdata[6]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[5] u_ibex_core_if_stage_i_fetch_rdata[5]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[4] u_ibex_core_if_stage_i_fetch_rdata[4]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[3] u_ibex_core_if_stage_i_fetch_rdata[3]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[2] u_ibex_core_if_stage_i_fetch_rdata[2]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[1] u_ibex_core_if_stage_i_fetch_rdata[1]
ibex_top        net     u_ibex_core/if_stage_i/fetch_rdata[0] u_ibex_core_if_stage_i_fetch_rdata[0]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b u_ibex_core_ex_block_i_multdiv_alu_operand_b
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[32] u_ibex_core_ex_block_i_multdiv_alu_operand_b[32]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[31] u_ibex_core_ex_block_i_multdiv_alu_operand_b[31]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[30] u_ibex_core_ex_block_i_multdiv_alu_operand_b[30]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[29] u_ibex_core_ex_block_i_multdiv_alu_operand_b[29]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[28] u_ibex_core_ex_block_i_multdiv_alu_operand_b[28]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[27] u_ibex_core_ex_block_i_multdiv_alu_operand_b[27]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[26] u_ibex_core_ex_block_i_multdiv_alu_operand_b[26]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[25] u_ibex_core_ex_block_i_multdiv_alu_operand_b[25]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[24] u_ibex_core_ex_block_i_multdiv_alu_operand_b[24]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[23] u_ibex_core_ex_block_i_multdiv_alu_operand_b[23]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[22] u_ibex_core_ex_block_i_multdiv_alu_operand_b[22]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[21] u_ibex_core_ex_block_i_multdiv_alu_operand_b[21]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[20] u_ibex_core_ex_block_i_multdiv_alu_operand_b[20]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[19] u_ibex_core_ex_block_i_multdiv_alu_operand_b[19]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[18] u_ibex_core_ex_block_i_multdiv_alu_operand_b[18]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[17] u_ibex_core_ex_block_i_multdiv_alu_operand_b[17]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[16] u_ibex_core_ex_block_i_multdiv_alu_operand_b[16]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[15] u_ibex_core_ex_block_i_multdiv_alu_operand_b[15]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[14] u_ibex_core_ex_block_i_multdiv_alu_operand_b[14]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[13] u_ibex_core_ex_block_i_multdiv_alu_operand_b[13]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[12] u_ibex_core_ex_block_i_multdiv_alu_operand_b[12]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[11] u_ibex_core_ex_block_i_multdiv_alu_operand_b[11]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[10] u_ibex_core_ex_block_i_multdiv_alu_operand_b[10]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[9] u_ibex_core_ex_block_i_multdiv_alu_operand_b[9]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[8] u_ibex_core_ex_block_i_multdiv_alu_operand_b[8]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[7] u_ibex_core_ex_block_i_multdiv_alu_operand_b[7]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[6] u_ibex_core_ex_block_i_multdiv_alu_operand_b[6]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[5] u_ibex_core_ex_block_i_multdiv_alu_operand_b[5]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[4] u_ibex_core_ex_block_i_multdiv_alu_operand_b[4]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[3] u_ibex_core_ex_block_i_multdiv_alu_operand_b[3]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[2] u_ibex_core_ex_block_i_multdiv_alu_operand_b[2]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[1] u_ibex_core_ex_block_i_multdiv_alu_operand_b[1]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a u_ibex_core_ex_block_i_multdiv_alu_operand_a
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[32] u_ibex_core_ex_block_i_multdiv_alu_operand_a[32]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[31] u_ibex_core_ex_block_i_multdiv_alu_operand_a[31]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[30] u_ibex_core_ex_block_i_multdiv_alu_operand_a[30]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[29] u_ibex_core_ex_block_i_multdiv_alu_operand_a[29]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[28] u_ibex_core_ex_block_i_multdiv_alu_operand_a[28]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[27] u_ibex_core_ex_block_i_multdiv_alu_operand_a[27]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[26] u_ibex_core_ex_block_i_multdiv_alu_operand_a[26]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[25] u_ibex_core_ex_block_i_multdiv_alu_operand_a[25]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[24] u_ibex_core_ex_block_i_multdiv_alu_operand_a[24]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[23] u_ibex_core_ex_block_i_multdiv_alu_operand_a[23]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[22] u_ibex_core_ex_block_i_multdiv_alu_operand_a[22]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[21] u_ibex_core_ex_block_i_multdiv_alu_operand_a[21]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[20] u_ibex_core_ex_block_i_multdiv_alu_operand_a[20]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[19] u_ibex_core_ex_block_i_multdiv_alu_operand_a[19]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[18] u_ibex_core_ex_block_i_multdiv_alu_operand_a[18]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[17] u_ibex_core_ex_block_i_multdiv_alu_operand_a[17]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[16] u_ibex_core_ex_block_i_multdiv_alu_operand_a[16]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[15] u_ibex_core_ex_block_i_multdiv_alu_operand_a[15]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[14] u_ibex_core_ex_block_i_multdiv_alu_operand_a[14]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[13] u_ibex_core_ex_block_i_multdiv_alu_operand_a[13]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[12] u_ibex_core_ex_block_i_multdiv_alu_operand_a[12]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[11] u_ibex_core_ex_block_i_multdiv_alu_operand_a[11]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[10] u_ibex_core_ex_block_i_multdiv_alu_operand_a[10]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[9] u_ibex_core_ex_block_i_multdiv_alu_operand_a[9]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[8] u_ibex_core_ex_block_i_multdiv_alu_operand_a[8]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[7] u_ibex_core_ex_block_i_multdiv_alu_operand_a[7]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[6] u_ibex_core_ex_block_i_multdiv_alu_operand_a[6]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[5] u_ibex_core_ex_block_i_multdiv_alu_operand_a[5]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[4] u_ibex_core_ex_block_i_multdiv_alu_operand_a[4]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[3] u_ibex_core_ex_block_i_multdiv_alu_operand_a[3]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[2] u_ibex_core_ex_block_i_multdiv_alu_operand_a[2]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[1] u_ibex_core_ex_block_i_multdiv_alu_operand_a[1]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result u_ibex_core_ex_block_i_multdiv_result
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[31] u_ibex_core_ex_block_i_multdiv_result[31]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[30] u_ibex_core_ex_block_i_multdiv_result[30]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[29] u_ibex_core_ex_block_i_multdiv_result[29]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[28] u_ibex_core_ex_block_i_multdiv_result[28]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[27] u_ibex_core_ex_block_i_multdiv_result[27]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[26] u_ibex_core_ex_block_i_multdiv_result[26]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[25] u_ibex_core_ex_block_i_multdiv_result[25]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[24] u_ibex_core_ex_block_i_multdiv_result[24]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[23] u_ibex_core_ex_block_i_multdiv_result[23]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[22] u_ibex_core_ex_block_i_multdiv_result[22]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[21] u_ibex_core_ex_block_i_multdiv_result[21]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[20] u_ibex_core_ex_block_i_multdiv_result[20]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[19] u_ibex_core_ex_block_i_multdiv_result[19]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[18] u_ibex_core_ex_block_i_multdiv_result[18]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[17] u_ibex_core_ex_block_i_multdiv_result[17]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[16] u_ibex_core_ex_block_i_multdiv_result[16]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[15] u_ibex_core_ex_block_i_multdiv_result[15]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[14] u_ibex_core_ex_block_i_multdiv_result[14]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[13] u_ibex_core_ex_block_i_multdiv_result[13]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[12] u_ibex_core_ex_block_i_multdiv_result[12]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[11] u_ibex_core_ex_block_i_multdiv_result[11]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[10] u_ibex_core_ex_block_i_multdiv_result[10]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[9] u_ibex_core_ex_block_i_multdiv_result[9]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[8] u_ibex_core_ex_block_i_multdiv_result[8]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[7] u_ibex_core_ex_block_i_multdiv_result[7]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[6] u_ibex_core_ex_block_i_multdiv_result[6]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[5] u_ibex_core_ex_block_i_multdiv_result[5]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[4] u_ibex_core_ex_block_i_multdiv_result[4]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[3] u_ibex_core_ex_block_i_multdiv_result[3]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[2] u_ibex_core_ex_block_i_multdiv_result[2]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[1] u_ibex_core_ex_block_i_multdiv_result[1]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[0] u_ibex_core_ex_block_i_multdiv_result[0]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d u_ibex_core_ex_block_i_multdiv_imd_val_d
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[67] u_ibex_core_ex_block_i_multdiv_imd_val_d[67]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[66] u_ibex_core_ex_block_i_multdiv_imd_val_d[66]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[65] u_ibex_core_ex_block_i_multdiv_imd_val_d[65]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[64] u_ibex_core_ex_block_i_multdiv_imd_val_d[64]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[63] u_ibex_core_ex_block_i_multdiv_imd_val_d[63]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[62] u_ibex_core_ex_block_i_multdiv_imd_val_d[62]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[61] u_ibex_core_ex_block_i_multdiv_imd_val_d[61]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[60] u_ibex_core_ex_block_i_multdiv_imd_val_d[60]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[59] u_ibex_core_ex_block_i_multdiv_imd_val_d[59]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[58] u_ibex_core_ex_block_i_multdiv_imd_val_d[58]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[57] u_ibex_core_ex_block_i_multdiv_imd_val_d[57]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[56] u_ibex_core_ex_block_i_multdiv_imd_val_d[56]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[55] u_ibex_core_ex_block_i_multdiv_imd_val_d[55]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[54] u_ibex_core_ex_block_i_multdiv_imd_val_d[54]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[53] u_ibex_core_ex_block_i_multdiv_imd_val_d[53]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[52] u_ibex_core_ex_block_i_multdiv_imd_val_d[52]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[51] u_ibex_core_ex_block_i_multdiv_imd_val_d[51]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[50] u_ibex_core_ex_block_i_multdiv_imd_val_d[50]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[49] u_ibex_core_ex_block_i_multdiv_imd_val_d[49]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[48] u_ibex_core_ex_block_i_multdiv_imd_val_d[48]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[47] u_ibex_core_ex_block_i_multdiv_imd_val_d[47]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[46] u_ibex_core_ex_block_i_multdiv_imd_val_d[46]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[45] u_ibex_core_ex_block_i_multdiv_imd_val_d[45]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[44] u_ibex_core_ex_block_i_multdiv_imd_val_d[44]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[43] u_ibex_core_ex_block_i_multdiv_imd_val_d[43]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[42] u_ibex_core_ex_block_i_multdiv_imd_val_d[42]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[41] u_ibex_core_ex_block_i_multdiv_imd_val_d[41]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[40] u_ibex_core_ex_block_i_multdiv_imd_val_d[40]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[39] u_ibex_core_ex_block_i_multdiv_imd_val_d[39]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[38] u_ibex_core_ex_block_i_multdiv_imd_val_d[38]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[37] u_ibex_core_ex_block_i_multdiv_imd_val_d[37]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[36] u_ibex_core_ex_block_i_multdiv_imd_val_d[36]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[35] u_ibex_core_ex_block_i_multdiv_imd_val_d[35]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[34] u_ibex_core_ex_block_i_multdiv_imd_val_d[34]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[31] u_ibex_core_ex_block_i_multdiv_imd_val_d[31]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[30] u_ibex_core_ex_block_i_multdiv_imd_val_d[30]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[29] u_ibex_core_ex_block_i_multdiv_imd_val_d[29]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[28] u_ibex_core_ex_block_i_multdiv_imd_val_d[28]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[27] u_ibex_core_ex_block_i_multdiv_imd_val_d[27]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[26] u_ibex_core_ex_block_i_multdiv_imd_val_d[26]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[25] u_ibex_core_ex_block_i_multdiv_imd_val_d[25]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[24] u_ibex_core_ex_block_i_multdiv_imd_val_d[24]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[23] u_ibex_core_ex_block_i_multdiv_imd_val_d[23]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[22] u_ibex_core_ex_block_i_multdiv_imd_val_d[22]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[21] u_ibex_core_ex_block_i_multdiv_imd_val_d[21]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[20] u_ibex_core_ex_block_i_multdiv_imd_val_d[20]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[19] u_ibex_core_ex_block_i_multdiv_imd_val_d[19]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[18] u_ibex_core_ex_block_i_multdiv_imd_val_d[18]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[17] u_ibex_core_ex_block_i_multdiv_imd_val_d[17]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[16] u_ibex_core_ex_block_i_multdiv_imd_val_d[16]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[15] u_ibex_core_ex_block_i_multdiv_imd_val_d[15]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[14] u_ibex_core_ex_block_i_multdiv_imd_val_d[14]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[13] u_ibex_core_ex_block_i_multdiv_imd_val_d[13]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[12] u_ibex_core_ex_block_i_multdiv_imd_val_d[12]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[11] u_ibex_core_ex_block_i_multdiv_imd_val_d[11]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[10] u_ibex_core_ex_block_i_multdiv_imd_val_d[10]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[9] u_ibex_core_ex_block_i_multdiv_imd_val_d[9]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[8] u_ibex_core_ex_block_i_multdiv_imd_val_d[8]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[7] u_ibex_core_ex_block_i_multdiv_imd_val_d[7]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[6] u_ibex_core_ex_block_i_multdiv_imd_val_d[6]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[5] u_ibex_core_ex_block_i_multdiv_imd_val_d[5]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[4] u_ibex_core_ex_block_i_multdiv_imd_val_d[4]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[3] u_ibex_core_ex_block_i_multdiv_imd_val_d[3]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[2] u_ibex_core_ex_block_i_multdiv_imd_val_d[2]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[1] u_ibex_core_ex_block_i_multdiv_imd_val_d[1]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[0] u_ibex_core_ex_block_i_multdiv_imd_val_d[0]
ibex_top        net     u_ibex_core/load_store_unit_i/ls_fsm_ns u_ibex_core_load_store_unit_i_ls_fsm_ns
ibex_top        net     u_ibex_core/load_store_unit_i/ls_fsm_ns[2] u_ibex_core_load_store_unit_i_ls_fsm_ns[2]
ibex_top        net     u_ibex_core/load_store_unit_i/ls_fsm_ns[1] u_ibex_core_load_store_unit_i_ls_fsm_ns[1]
ibex_top        net     u_ibex_core/load_store_unit_i/ls_fsm_ns[0] u_ibex_core_load_store_unit_i_ls_fsm_ns[0]
ibex_top        net     u_ibex_core/load_store_unit_i/rdata_q u_ibex_core_load_store_unit_i_rdata_q
ibex_top        net     u_ibex_core/load_store_unit_i/rdata_q[23] u_ibex_core_load_store_unit_i_rdata_q[23]
ibex_top        net     u_ibex_core/load_store_unit_i/rdata_q[16] u_ibex_core_load_store_unit_i_rdata_q[16]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_s u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_s
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_s[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_s[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_s[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_s[0]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_s u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_s
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_s[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_s[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_s[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_s[0]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[31]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[30]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[29]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[28]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[27]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[26]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[25]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[24]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[23]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[22]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[21]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[20]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[19]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[18]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[17]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[16]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[15] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[15]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[14] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[14]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[13] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[13]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[12] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[12]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[11] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[11]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[10] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[10]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[9] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[9]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[8] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[8]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[7] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[7]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[6] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[6]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[5] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[5]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[4] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[4]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[3] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[3]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[2]
ibex_top        net     u_ibex_core/id_stage_i/controller_i/debug_cause_d u_ibex_core_id_stage_i_controller_i_debug_cause_d
ibex_top        net     u_ibex_core/id_stage_i/controller_i/debug_cause_d[2] u_ibex_core_id_stage_i_controller_i_debug_cause_d[2]
ibex_top        net     u_ibex_core/id_stage_i/controller_i/debug_cause_d[0] u_ibex_core_id_stage_i_controller_i_debug_cause_d[0]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_d u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_d[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[2]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_d[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_d[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[0]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q[0]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[47] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[47]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[46] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[46]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[45] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[45]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[44] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[44]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[43] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[43]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[42] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[42]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[41] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[41]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[40] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[40]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[39] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[39]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[38] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[38]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[37] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[37]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[36] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[36]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[35] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[35]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[34] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[34]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[31]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[30]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[29]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[28]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[27]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[26]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[25]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[24]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[23]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[22]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[21]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[20]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[19]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[18]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[17]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[16]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[0]
ibex_top        net     core_busy_q[0]          core_busy_q_0_
ibex_top        net     core_busy_d[0]          core_busy_d_0_
ibex_top        net     core_clock_gate_i/en_latch core_clock_gate_i_en_latch
ibex_top        net     core_clock_gate_i/N1    core_clock_gate_i_N1
ibex_top        net     u_ibex_core/perf_instr_ret_wb u_ibex_core_perf_instr_ret_wb
ibex_top        net     u_ibex_core/debug_ebreaku u_ibex_core_debug_ebreaku
ibex_top        net     u_ibex_core/debug_ebreakm u_ibex_core_debug_ebreakm
ibex_top        net     u_ibex_core/debug_single_step u_ibex_core_debug_single_step
ibex_top        net     u_ibex_core/debug_csr_save u_ibex_core_debug_csr_save
ibex_top        net     u_ibex_core/csr_mstatus_mie u_ibex_core_csr_mstatus_mie
ibex_top        net     u_ibex_core/lsu_store_err u_ibex_core_lsu_store_err
ibex_top        net     u_ibex_core/lsu_load_err u_ibex_core_lsu_load_err
ibex_top        net     u_ibex_core/illegal_csr_insn_id u_ibex_core_illegal_csr_insn_id
ibex_top        net     u_ibex_core/csr_mstatus_tw u_ibex_core_csr_mstatus_tw
ibex_top        net     u_ibex_core/csr_save_cause u_ibex_core_csr_save_cause
ibex_top        net     u_ibex_core/csr_save_if u_ibex_core_csr_save_if
ibex_top        net     u_ibex_core/csr_op_en   u_ibex_core_csr_op_en
ibex_top        net     u_ibex_core/csr_op[0]   u_ibex_core_csr_op_0_
ibex_top        net     u_ibex_core/multdiv_operator_ex[0] u_ibex_core_multdiv_operator_ex_0_
ibex_top        net     u_ibex_core/illegal_c_insn_id u_ibex_core_illegal_c_insn_id
ibex_top        net     u_ibex_core/instr_fetch_err_plus2 u_ibex_core_instr_fetch_err_plus2
ibex_top        net     u_ibex_core/instr_is_compressed_id u_ibex_core_instr_is_compressed_id
ibex_top        net     u_ibex_core/instr_valid_id u_ibex_core_instr_valid_id
ibex_top        net     u_ibex_core/if_stage_i/n482 u_ibex_core_if_stage_i_n482
ibex_top        net     u_ibex_core/if_stage_i/n481 u_ibex_core_if_stage_i_n481
ibex_top        net     u_ibex_core/if_stage_i/n480 u_ibex_core_if_stage_i_n480
ibex_top        net     u_ibex_core/if_stage_i/n479 u_ibex_core_if_stage_i_n479
ibex_top        net     u_ibex_core/if_stage_i/n478 u_ibex_core_if_stage_i_n478
ibex_top        net     u_ibex_core/if_stage_i/n477 u_ibex_core_if_stage_i_n477
ibex_top        net     u_ibex_core/if_stage_i/n476 u_ibex_core_if_stage_i_n476
ibex_top        net     u_ibex_core/if_stage_i/n475 u_ibex_core_if_stage_i_n475
ibex_top        net     u_ibex_core/if_stage_i/n474 u_ibex_core_if_stage_i_n474
ibex_top        net     u_ibex_core/if_stage_i/n473 u_ibex_core_if_stage_i_n473
ibex_top        net     u_ibex_core/if_stage_i/n472 u_ibex_core_if_stage_i_n472
ibex_top        net     u_ibex_core/if_stage_i/n471 u_ibex_core_if_stage_i_n471
ibex_top        net     u_ibex_core/if_stage_i/n470 u_ibex_core_if_stage_i_n470
ibex_top        net     u_ibex_core/if_stage_i/n469 u_ibex_core_if_stage_i_n469
ibex_top        net     u_ibex_core/if_stage_i/n468 u_ibex_core_if_stage_i_n468
ibex_top        net     u_ibex_core/if_stage_i/n467 u_ibex_core_if_stage_i_n467
ibex_top        net     u_ibex_core/if_stage_i/n466 u_ibex_core_if_stage_i_n466
ibex_top        net     u_ibex_core/if_stage_i/n465 u_ibex_core_if_stage_i_n465
ibex_top        net     u_ibex_core/if_stage_i/n464 u_ibex_core_if_stage_i_n464
ibex_top        net     u_ibex_core/if_stage_i/n463 u_ibex_core_if_stage_i_n463
ibex_top        net     u_ibex_core/if_stage_i/n462 u_ibex_core_if_stage_i_n462
ibex_top        net     u_ibex_core/if_stage_i/n461 u_ibex_core_if_stage_i_n461
ibex_top        net     u_ibex_core/if_stage_i/n460 u_ibex_core_if_stage_i_n460
ibex_top        net     u_ibex_core/if_stage_i/n459 u_ibex_core_if_stage_i_n459
ibex_top        net     u_ibex_core/if_stage_i/n458 u_ibex_core_if_stage_i_n458
ibex_top        net     u_ibex_core/if_stage_i/n457 u_ibex_core_if_stage_i_n457
ibex_top        net     u_ibex_core/if_stage_i/n456 u_ibex_core_if_stage_i_n456
ibex_top        net     u_ibex_core/if_stage_i/n455 u_ibex_core_if_stage_i_n455
ibex_top        net     u_ibex_core/if_stage_i/n454 u_ibex_core_if_stage_i_n454
ibex_top        net     u_ibex_core/if_stage_i/n453 u_ibex_core_if_stage_i_n453
ibex_top        net     u_ibex_core/if_stage_i/n452 u_ibex_core_if_stage_i_n452
ibex_top        net     u_ibex_core/if_stage_i/n451 u_ibex_core_if_stage_i_n451
ibex_top        net     u_ibex_core/if_stage_i/n448 u_ibex_core_if_stage_i_n448
ibex_top        net     u_ibex_core/if_stage_i/instr_valid_id_d u_ibex_core_if_stage_i_instr_valid_id_d
ibex_top        net     u_ibex_core/if_stage_i/illegal_c_insn u_ibex_core_if_stage_i_illegal_c_insn
ibex_top        net     u_ibex_core/if_stage_i/_0_net_ u_ibex_core_if_stage_i__0_net_
ibex_top        net     u_ibex_core/if_stage_i/instr_is_compressed u_ibex_core_if_stage_i_instr_is_compressed
ibex_top        net     u_ibex_core/if_stage_i/n320 u_ibex_core_if_stage_i_n320
ibex_top        net     u_ibex_core/id_stage_i/n232 u_ibex_core_id_stage_i_n232
ibex_top        net     u_ibex_core/id_stage_i/n229 u_ibex_core_id_stage_i_n229
ibex_top        net     u_ibex_core/id_stage_i/n820 u_ibex_core_id_stage_i_n820
ibex_top        net     u_ibex_core/id_stage_i/n798 u_ibex_core_id_stage_i_n798
ibex_top        net     u_ibex_core/id_stage_i/n799 u_ibex_core_id_stage_i_n799
ibex_top        net     u_ibex_core/id_stage_i/n796 u_ibex_core_id_stage_i_n796
ibex_top        net     u_ibex_core/id_stage_i/n797 u_ibex_core_id_stage_i_n797
ibex_top        net     u_ibex_core/id_stage_i/n800 u_ibex_core_id_stage_i_n800
ibex_top        net     u_ibex_core/id_stage_i/n801 u_ibex_core_id_stage_i_n801
ibex_top        net     u_ibex_core/id_stage_i/n802 u_ibex_core_id_stage_i_n802
ibex_top        net     u_ibex_core/id_stage_i/n423 u_ibex_core_id_stage_i_n423
ibex_top        net     u_ibex_core/id_stage_i/branch_jump_set_done_d u_ibex_core_id_stage_i_branch_jump_set_done_d
ibex_top        net     u_ibex_core/id_stage_i/n886 u_ibex_core_id_stage_i_n886
ibex_top        net     u_ibex_core/ex_block_i/n149 u_ibex_core_ex_block_i_n149
ibex_top        net     u_ibex_core/ex_block_i/n159 u_ibex_core_ex_block_i_n159
ibex_top        net     u_ibex_core/ex_block_i/n167 u_ibex_core_ex_block_i_n167
ibex_top        net     u_ibex_core/ex_block_i/n169 u_ibex_core_ex_block_i_n169
ibex_top        net     u_ibex_core/ex_block_i/multdiv_valid u_ibex_core_ex_block_i_multdiv_valid
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[1] u_ibex_core_ex_block_i_alu_adder_result_ext_1_
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_we[0] u_ibex_core_ex_block_i_multdiv_imd_val_we_0_
ibex_top        net     u_ibex_core/load_store_unit_i/n617 u_ibex_core_load_store_unit_i_n617
ibex_top        net     u_ibex_core/load_store_unit_i/n593 u_ibex_core_load_store_unit_i_n593
ibex_top        net     u_ibex_core/load_store_unit_i/n591 u_ibex_core_load_store_unit_i_n591
ibex_top        net     u_ibex_core/load_store_unit_i/n100 u_ibex_core_load_store_unit_i_n100
ibex_top        net     u_ibex_core/load_store_unit_i/n99 u_ibex_core_load_store_unit_i_n99
ibex_top        net     u_ibex_core/load_store_unit_i/n98 u_ibex_core_load_store_unit_i_n98
ibex_top        net     u_ibex_core/load_store_unit_i/n97 u_ibex_core_load_store_unit_i_n97
ibex_top        net     u_ibex_core/load_store_unit_i/n96 u_ibex_core_load_store_unit_i_n96
ibex_top        net     u_ibex_core/load_store_unit_i/n95 u_ibex_core_load_store_unit_i_n95
ibex_top        net     u_ibex_core/load_store_unit_i/n93 u_ibex_core_load_store_unit_i_n93
ibex_top        net     u_ibex_core/load_store_unit_i/n92 u_ibex_core_load_store_unit_i_n92
ibex_top        net     u_ibex_core/load_store_unit_i/n91 u_ibex_core_load_store_unit_i_n91
ibex_top        net     u_ibex_core/load_store_unit_i/n90 u_ibex_core_load_store_unit_i_n90
ibex_top        net     u_ibex_core/load_store_unit_i/n89 u_ibex_core_load_store_unit_i_n89
ibex_top        net     u_ibex_core/load_store_unit_i/n88 u_ibex_core_load_store_unit_i_n88
ibex_top        net     u_ibex_core/load_store_unit_i/n87 u_ibex_core_load_store_unit_i_n87
ibex_top        net     u_ibex_core/load_store_unit_i/n86 u_ibex_core_load_store_unit_i_n86
ibex_top        net     u_ibex_core/load_store_unit_i/n85 u_ibex_core_load_store_unit_i_n85
ibex_top        net     u_ibex_core/load_store_unit_i/n84 u_ibex_core_load_store_unit_i_n84
ibex_top        net     u_ibex_core/load_store_unit_i/n83 u_ibex_core_load_store_unit_i_n83
ibex_top        net     u_ibex_core/load_store_unit_i/n82 u_ibex_core_load_store_unit_i_n82
ibex_top        net     u_ibex_core/load_store_unit_i/n81 u_ibex_core_load_store_unit_i_n81
ibex_top        net     u_ibex_core/load_store_unit_i/n80 u_ibex_core_load_store_unit_i_n80
ibex_top        net     u_ibex_core/load_store_unit_i/n79 u_ibex_core_load_store_unit_i_n79
ibex_top        net     u_ibex_core/load_store_unit_i/n77 u_ibex_core_load_store_unit_i_n77
ibex_top        net     u_ibex_core/load_store_unit_i/n75 u_ibex_core_load_store_unit_i_n75
ibex_top        net     u_ibex_core/load_store_unit_i/n73 u_ibex_core_load_store_unit_i_n73
ibex_top        net     u_ibex_core/load_store_unit_i/n71 u_ibex_core_load_store_unit_i_n71
ibex_top        net     u_ibex_core/load_store_unit_i/n581 u_ibex_core_load_store_unit_i_n581
ibex_top        net     u_ibex_core/load_store_unit_i/n111 u_ibex_core_load_store_unit_i_n111
ibex_top        net     u_ibex_core/load_store_unit_i/n430 u_ibex_core_load_store_unit_i_n430
ibex_top        net     u_ibex_core/load_store_unit_i/n369 u_ibex_core_load_store_unit_i_n369
ibex_top        net     u_ibex_core/load_store_unit_i/n117 u_ibex_core_load_store_unit_i_n117
ibex_top        net     u_ibex_core/load_store_unit_i/n94 u_ibex_core_load_store_unit_i_n94
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n103 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n103
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n4 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n4
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n287 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n287
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n286 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n286
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n282 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n282
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n281 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n281
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n233 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n233
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n176 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n176
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n174 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n174
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n165 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n165
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n163 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n163
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n162 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n162
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n161 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n161
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n160 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n160
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n158 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n158
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n156 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n156
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n154 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n154
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n153 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n153
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n152 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n152
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n151 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n151
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n150 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n150
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n149 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n149
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n146 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n146
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n145 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n145
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n143 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n143
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n142 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n142
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n141 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n141
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n140 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n140
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n139 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n139
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n138 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n138
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n136 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n136
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n171 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n171
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N8 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N8
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/discard_req_q u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/valid_req_d u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_d
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_busy[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_busy_1_
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n417 u_ibex_core_id_stage_i_controller_i_n417
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n207 u_ibex_core_id_stage_i_controller_i_n207
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n142 u_ibex_core_id_stage_i_controller_i_n142
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n53 u_ibex_core_id_stage_i_controller_i_n53
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n29 u_ibex_core_id_stage_i_controller_i_n29
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n26 u_ibex_core_id_stage_i_controller_i_n26
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n23 u_ibex_core_id_stage_i_controller_i_n23
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n272 u_ibex_core_id_stage_i_controller_i_n272
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n211 u_ibex_core_id_stage_i_controller_i_n211
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n119 u_ibex_core_id_stage_i_controller_i_n119
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n118 u_ibex_core_id_stage_i_controller_i_n118
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n117 u_ibex_core_id_stage_i_controller_i_n117
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n116 u_ibex_core_id_stage_i_controller_i_n116
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n115 u_ibex_core_id_stage_i_controller_i_n115
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n114 u_ibex_core_id_stage_i_controller_i_n114
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n113 u_ibex_core_id_stage_i_controller_i_n113
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n112 u_ibex_core_id_stage_i_controller_i_n112
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n111 u_ibex_core_id_stage_i_controller_i_n111
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n110 u_ibex_core_id_stage_i_controller_i_n110
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n109 u_ibex_core_id_stage_i_controller_i_n109
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n108 u_ibex_core_id_stage_i_controller_i_n108
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n107 u_ibex_core_id_stage_i_controller_i_n107
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n106 u_ibex_core_id_stage_i_controller_i_n106
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n105 u_ibex_core_id_stage_i_controller_i_n105
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n104 u_ibex_core_id_stage_i_controller_i_n104
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n103 u_ibex_core_id_stage_i_controller_i_n103
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n102 u_ibex_core_id_stage_i_controller_i_n102
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n101 u_ibex_core_id_stage_i_controller_i_n101
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n100 u_ibex_core_id_stage_i_controller_i_n100
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n99 u_ibex_core_id_stage_i_controller_i_n99
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n98 u_ibex_core_id_stage_i_controller_i_n98
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n97 u_ibex_core_id_stage_i_controller_i_n97
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n96 u_ibex_core_id_stage_i_controller_i_n96
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n95 u_ibex_core_id_stage_i_controller_i_n95
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n94 u_ibex_core_id_stage_i_controller_i_n94
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n93 u_ibex_core_id_stage_i_controller_i_n93
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n92 u_ibex_core_id_stage_i_controller_i_n92
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n91 u_ibex_core_id_stage_i_controller_i_n91
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n90 u_ibex_core_id_stage_i_controller_i_n90
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n89 u_ibex_core_id_stage_i_controller_i_n89
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n88 u_ibex_core_id_stage_i_controller_i_n88
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n85 u_ibex_core_id_stage_i_controller_i_n85
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n78 u_ibex_core_id_stage_i_controller_i_n78
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n239 u_ibex_core_id_stage_i_controller_i_n239
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n238 u_ibex_core_id_stage_i_controller_i_n238
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n237 u_ibex_core_id_stage_i_controller_i_n237
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n236 u_ibex_core_id_stage_i_controller_i_n236
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n235 u_ibex_core_id_stage_i_controller_i_n235
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n234 u_ibex_core_id_stage_i_controller_i_n234
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n36 u_ibex_core_id_stage_i_controller_i_n36
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1023 u_ibex_core_ex_block_i_alu_i_n1023
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n957 u_ibex_core_ex_block_i_alu_i_n957
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1030 u_ibex_core_ex_block_i_alu_i_n1030
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1034 u_ibex_core_ex_block_i_alu_i_n1034
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1036 u_ibex_core_ex_block_i_alu_i_n1036
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1038 u_ibex_core_ex_block_i_alu_i_n1038
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1039 u_ibex_core_ex_block_i_alu_i_n1039
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1041 u_ibex_core_ex_block_i_alu_i_n1041
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1043 u_ibex_core_ex_block_i_alu_i_n1043
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1028 u_ibex_core_ex_block_i_alu_i_n1028
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1027 u_ibex_core_ex_block_i_alu_i_n1027
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n726 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n726
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n636 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n636
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n630 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n630
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n628 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n628
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n626 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n626
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n624 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n624
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n622 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n622
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n620 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n620
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n618 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n618
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n616 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n616
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n614 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n614
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n612 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n612
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n610 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n610
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n608 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n608
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n606 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n606
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n224 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n224
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n136 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n136
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n1 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n1
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n479 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n479
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n478 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n478
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n477 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n477
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n476 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n476
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n475 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n475
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n474 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n474
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n473 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n473
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n472 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n472
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n471 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n471
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n470 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n470
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n469 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n469
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n468 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n468
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n467 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n467
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n466 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n466
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n465 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n465
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n464 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n464
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n366 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n366
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n365 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n365
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n364 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n364
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n363 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n363
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n362 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n362
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n361 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n361
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n360 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n360
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n359 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n359
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n358 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n358
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n357 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n357
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n356 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n356
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n355 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n355
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n354 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n354
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n353 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n353
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n352 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n352
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n351 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n351
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n350 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n350
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n398 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n398
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n397 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n397
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n207 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n207
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n206 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n206
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n191 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n191
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n190 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n190
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n189 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n189
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n188 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n188
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n187 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n187
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n186 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n186
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n185 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n185
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n184 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n184
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n183 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n183
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n182 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n182
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n181 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n181
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n180 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n180
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n179 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n179
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n178 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n178
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n177 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n177
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n176 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n176
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_31_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_30_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_29_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_28_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_27_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_26_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_25_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_23_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_22_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[13] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_13_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[12] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_12_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[10] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_10_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[6] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_6_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/A[4] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_A_4_
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n96 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n96
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n89 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n89
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n83 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n83
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n78 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n78
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n74 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n74
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n67 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n67
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n56 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n56
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n53 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n53
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n48 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n48
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n44 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n44
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n38 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n38
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n34 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n34
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n29 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n29
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n25 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n25
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_117/n12 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_add_117_n12
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[31] rdata_b_o_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[30] rdata_b_o_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[29] rdata_b_o_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[28] rdata_b_o_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[27] rdata_b_o_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[26] rdata_b_o_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[25] rdata_b_o_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[24] rdata_b_o_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[23] rdata_b_o_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[22] rdata_b_o_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[21] rdata_b_o_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[20] rdata_b_o_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[19] rdata_b_o_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[18] rdata_b_o_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[17] rdata_b_o_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[16] rdata_b_o_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[15] rdata_b_o_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[14] rdata_b_o_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[13] rdata_b_o_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[12] rdata_b_o_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[11] rdata_b_o_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[10] rdata_b_o_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[9] rdata_b_o_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[8] rdata_b_o_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[7] rdata_b_o_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[6] rdata_b_o_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[5]_BAR rdata_b_o_5__BAR
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[4] rdata_b_o_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[3] rdata_b_o_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[2] rdata_b_o_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[1] rdata_b_o_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 port rdata_b_o[0] rdata_b_o_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[31] g_rf_flops_5__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[31] g_rf_flops_12__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[31] g_rf_flops_20__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[28] g_rf_flops_4__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[25] g_rf_flops_5__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[26] g_rf_flops_5__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[26] g_rf_flops_7__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[26] g_rf_flops_8__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[28] g_rf_flops_8__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[25] g_rf_flops_12__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[26] g_rf_flops_12__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[28] g_rf_flops_12__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[25] g_rf_flops_16__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[28] g_rf_flops_16__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[26] g_rf_flops_22__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[25] g_rf_flops_23__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[25] g_rf_flops_24__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[26] g_rf_flops_24__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[28] g_rf_flops_24__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[25] g_rf_flops_25__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[26] g_rf_flops_28__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[28] g_rf_flops_28__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[26] g_rf_flops_31__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[28] g_rf_flops_31__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[27] g_rf_flops_8__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[29] g_rf_flops_22__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[29] g_rf_flops_23__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[29] g_rf_flops_24__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[29] g_rf_flops_25__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[25] g_rf_flops_20__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[28] g_rf_flops_20__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[24] g_rf_flops_21__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[24] g_rf_flops_14__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[24] g_rf_flops_13__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[24] g_rf_flops_12__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[24] g_rf_flops_11__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[24] g_rf_flops_6__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[23] g_rf_flops_7__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[24] g_rf_flops_15__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[24] g_rf_flops_8__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[24] g_rf_flops_7__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[24] g_rf_flops_4__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[24] g_rf_flops_3__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[27] g_rf_flops_4__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[25] g_rf_flops_8__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[27] g_rf_flops_12__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[27] g_rf_flops_5__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[27] g_rf_flops_9__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[27] g_rf_flops_19__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[27] g_rf_flops_31__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[27] g_rf_flops_17__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[27] g_rf_flops_11__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[27] g_rf_flops_6__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[25] g_rf_flops_31__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[27] g_rf_flops_7__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[23] g_rf_flops_4__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[27] g_rf_flops_22__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[27] g_rf_flops_3__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[27] g_rf_flops_2__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[27] g_rf_flops_20__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[27] g_rf_flops_18__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[27] g_rf_flops_29__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[25] g_rf_flops_2__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[27] g_rf_flops_30__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[27] g_rf_flops_14__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[27] g_rf_flops_27__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[23] g_rf_flops_31__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[25] g_rf_flops_14__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[23] g_rf_flops_3__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[23] g_rf_flops_2__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[23] g_rf_flops_29__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[16] g_rf_flops_10__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[16] g_rf_flops_16__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[20] g_rf_flops_8__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[20] g_rf_flops_16__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[13] g_rf_flops_8__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[13] g_rf_flops_16__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[15] g_rf_flops_16__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[16] g_rf_flops_9__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[20] g_rf_flops_9__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[22] g_rf_flops_9__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[16] g_rf_flops_7__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[22] g_rf_flops_7__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[20] g_rf_flops_31__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[22] g_rf_flops_1__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[13] g_rf_flops_30__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[22] g_rf_flops_2__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[16] g_rf_flops_25__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[16] g_rf_flops_6__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[16] g_rf_flops_22__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[16] g_rf_flops_17__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[16] g_rf_flops_24__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[16] g_rf_flops_20__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[16] g_rf_flops_21__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[16] g_rf_flops_12__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[3] g_rf_flops_24__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[20] g_rf_flops_23__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[3] g_rf_flops_6__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[3] g_rf_flops_19__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[17] g_rf_flops_25__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[3] g_rf_flops_12__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[6] g_rf_flops_23__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[17] g_rf_flops_26__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[5] g_rf_flops_23__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[3] g_rf_flops_21__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[3] g_rf_flops_22__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[12] g_rf_flops_13__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[20] g_rf_flops_24__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[5] g_rf_flops_24__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[6] g_rf_flops_24__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[20] g_rf_flops_25__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[20] g_rf_flops_26__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[11] g_rf_flops_24__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[4] g_rf_flops_19__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[4] g_rf_flops_22__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[20] g_rf_flops_19__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[13] g_rf_flops_23__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[20] g_rf_flops_17__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[20] g_rf_flops_21__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[20] g_rf_flops_22__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[20] g_rf_flops_18__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[13] g_rf_flops_22__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[13] g_rf_flops_24__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[13] g_rf_flops_11__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[13] g_rf_flops_14__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[22] g_rf_flops_13__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[22] g_rf_flops_24__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[22] g_rf_flops_11__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[22] g_rf_flops_19__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[22] g_rf_flops_12__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[20] g_rf_flops_7__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[20] g_rf_flops_3__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[20] g_rf_flops_29__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[21] g_rf_flops_3__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[21] g_rf_flops_29__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[22] g_rf_flops_15__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[20] g_rf_flops_2__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[13] g_rf_flops_27__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[19] g_rf_flops_20__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[26] g_rf_flops_3__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[28] g_rf_flops_1__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[28] g_rf_flops_3__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[28] g_rf_flops_13__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[28] g_rf_flops_14__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[28] g_rf_flops_15__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[31] g_rf_flops_14__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[29] g_rf_flops_15__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[30] g_rf_flops_2__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[28] g_rf_flops_6__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[28] g_rf_flops_9__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[28] g_rf_flops_10__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[28] g_rf_flops_11__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[28] g_rf_flops_18__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[28] g_rf_flops_21__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[28] g_rf_flops_22__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[28] g_rf_flops_23__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[28] g_rf_flops_25__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[28] g_rf_flops_26__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[28] g_rf_flops_17__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[28] g_rf_flops_19__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[26] g_rf_flops_13__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[26] g_rf_flops_14__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[26] g_rf_flops_15__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[26] g_rf_flops_18__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[24] g_rf_flops_30__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[2] g_rf_flops_28__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[2] g_rf_flops_30__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[2] g_rf_flops_29__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[2] g_rf_flops_27__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[4] g_rf_flops_29__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[2] g_rf_flops_4__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[2] g_rf_flops_31__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[10] g_rf_flops_4__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[2] g_rf_flops_16__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[2] g_rf_flops_15__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[12] g_rf_flops_31__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[11] g_rf_flops_4__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[8] g_rf_flops_29__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[12] g_rf_flops_29__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[4] g_rf_flops_16__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[4] g_rf_flops_15__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[5] g_rf_flops_4__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[9] g_rf_flops_4__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[0] g_rf_flops_28__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[2] g_rf_flops_7__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[0] g_rf_flops_30__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[0] g_rf_flops_4__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[10] g_rf_flops_8__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[6] g_rf_flops_29__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[6] g_rf_flops_28__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[6] g_rf_flops_16__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[14] g_rf_flops_4__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[5] g_rf_flops_1__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[4] g_rf_flops_1__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[2] g_rf_flops_8__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[14] g_rf_flops_16__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[2] g_rf_flops_3__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[0] g_rf_flops_3__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[2] g_rf_flops_2__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[6] g_rf_flops_4__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[6] g_rf_flops_3__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[6] g_rf_flops_1__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[10] g_rf_flops_31__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[10] g_rf_flops_30__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[10] g_rf_flops_29__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[10] g_rf_flops_28__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[10] g_rf_flops_27__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[10] g_rf_flops_16__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[10] g_rf_flops_15__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[14] g_rf_flops_3__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[14] g_rf_flops_2__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[14] g_rf_flops_1__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[10] g_rf_flops_3__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[11] g_rf_flops_1__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[10] g_rf_flops_1__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[4] g_rf_flops_4__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[11] g_rf_flops_9__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[13] g_rf_flops_9__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[3] g_rf_flops_8__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[20] g_rf_flops_28__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[5] g_rf_flops_9__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[0] g_rf_flops_9__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[5] g_rf_flops_10__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[0] g_rf_flops_10__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[6] g_rf_flops_10__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[4] g_rf_flops_10__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[2] g_rf_flops_10__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[4] g_rf_flops_31__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[7] g_rf_flops_10__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[21] g_rf_flops_10__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[7] g_rf_flops_9__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[6] g_rf_flops_9__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[4] g_rf_flops_9__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[2] g_rf_flops_9__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[18] g_rf_flops_16__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[18] g_rf_flops_8__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[22] g_rf_flops_10__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[12] g_rf_flops_4__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[12] g_rf_flops_3__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[12] g_rf_flops_2__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[12] g_rf_flops_1__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[20] g_rf_flops_4__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[18] g_rf_flops_28__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[1] g_rf_flops_29__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[3] g_rf_flops_1__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[3] g_rf_flops_4__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[11] g_rf_flops_31__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[11] g_rf_flops_29__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[11] g_rf_flops_16__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[11] g_rf_flops_15__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[11] g_rf_flops_7__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[4] g_rf_flops_7__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[8] g_rf_flops_28__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[8] g_rf_flops_16__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[8] g_rf_flops_7__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[3] g_rf_flops_10__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[3] g_rf_flops_9__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[14] g_rf_flops_15__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[9] g_rf_flops_31__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[9] g_rf_flops_15__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[8] g_rf_flops_31__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[8] g_rf_flops_30__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[0] g_rf_flops_16__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[0] g_rf_flops_15__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[0] g_rf_flops_7__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[12] g_rf_flops_30__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[1] g_rf_flops_8__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[5] g_rf_flops_31__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[4] g_rf_flops_8__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[0] g_rf_flops_31__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[19] g_rf_flops_28__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[1] g_rf_flops_10__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[1] g_rf_flops_9__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[11] g_rf_flops_8__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[9] g_rf_flops_8__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[8] g_rf_flops_8__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[7] g_rf_flops_8__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[5] g_rf_flops_8__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[2] g_rf_flops_1__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[0] g_rf_flops_8__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[6] g_rf_flops_8__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[6] g_rf_flops_7__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[1] g_rf_flops_4__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[21] g_rf_flops_8__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[21] g_rf_flops_7__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[6] g_rf_flops_30__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[6] g_rf_flops_27__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[6] g_rf_flops_15__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[22] g_rf_flops_31__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[22] g_rf_flops_30__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[22] g_rf_flops_29__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[22] g_rf_flops_27__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[22] g_rf_flops_16__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[14] g_rf_flops_31__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[14] g_rf_flops_30__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[14] g_rf_flops_29__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[14] g_rf_flops_28__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[14] g_rf_flops_27__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[9] g_rf_flops_1__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[13] g_rf_flops_4__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[13] g_rf_flops_3__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[13] g_rf_flops_2__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[13] g_rf_flops_1__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[14] g_rf_flops_8__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[14] g_rf_flops_7__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[29] g_rf_flops_31__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[29] g_rf_flops_28__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[29] g_rf_flops_16__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[29] g_rf_flops_4__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[14] g_rf_flops_10__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[11] g_rf_flops_10__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[10] g_rf_flops_10__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[9] g_rf_flops_10__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[8] g_rf_flops_10__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[21] g_rf_flops_1__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[14] g_rf_flops_9__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[10] g_rf_flops_9__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[9] g_rf_flops_9__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[8] g_rf_flops_9__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[16] g_rf_flops_4__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[16] g_rf_flops_3__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[12] g_rf_flops_28__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[12] g_rf_flops_27__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[7] g_rf_flops_4__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[7] g_rf_flops_1__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[7] g_rf_flops_15__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[7] g_rf_flops_31__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[12] g_rf_flops_16__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[12] g_rf_flops_15__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[12] g_rf_flops_10__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[12] g_rf_flops_9__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[12] g_rf_flops_8__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[12] g_rf_flops_7__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[3] g_rf_flops_31__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[29] g_rf_flops_8__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[8] g_rf_flops_15__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[19] g_rf_flops_27__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[29] g_rf_flops_27__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[29] g_rf_flops_3__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[29] g_rf_flops_2__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[29] g_rf_flops_30__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[25] g_rf_flops_3__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[31] g_rf_flops_27__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[31] g_rf_flops_10__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[31] g_rf_flops_3__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[26] g_rf_flops_9__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[26] g_rf_flops_2__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[4] g_rf_flops_28__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[4] g_rf_flops_27__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[4] g_rf_flops_30__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[9] g_rf_flops_16__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[5] g_rf_flops_29__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[5] g_rf_flops_28__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[5] g_rf_flops_16__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[16] g_rf_flops_1__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[4] g_rf_flops_3__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[4] g_rf_flops_2__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[5] g_rf_flops_3__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[5] g_rf_flops_2__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[0] g_rf_flops_2__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[6] g_rf_flops_2__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[11] g_rf_flops_3__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[9] g_rf_flops_3__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[11] g_rf_flops_2__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[10] g_rf_flops_2__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[9] g_rf_flops_2__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[8] g_rf_flops_2__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[8] g_rf_flops_1__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[20] g_rf_flops_30__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[20] g_rf_flops_27__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[7] g_rf_flops_16__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[21] g_rf_flops_30__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[21] g_rf_flops_28__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[7] g_rf_flops_30__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[7] g_rf_flops_29__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[7] g_rf_flops_28__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[7] g_rf_flops_27__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[18] g_rf_flops_1__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[7] g_rf_flops_3__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[7] g_rf_flops_2__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[3] g_rf_flops_28__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[3] g_rf_flops_16__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[3] g_rf_flops_3__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[3] g_rf_flops_2__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[11] g_rf_flops_30__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[11] g_rf_flops_28__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[11] g_rf_flops_27__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[19] g_rf_flops_15__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[8] g_rf_flops_27__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[19] g_rf_flops_7__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[9] g_rf_flops_28__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[9] g_rf_flops_27__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[9] g_rf_flops_7__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[3] g_rf_flops_30__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[3] g_rf_flops_29__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[3] g_rf_flops_7__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[9] g_rf_flops_30__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[5] g_rf_flops_7__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[19] g_rf_flops_2__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[1] g_rf_flops_28__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[0] g_rf_flops_27__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[5] g_rf_flops_30__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[5] g_rf_flops_27__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[5] g_rf_flops_15__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[1] g_rf_flops_30__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[1] g_rf_flops_3__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[1] g_rf_flops_2__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[31] g_rf_flops_16__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[31] g_rf_flops_23__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[31] g_rf_flops_8__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[20] g_rf_flops_1__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[6] g_rf_flops_31__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[26] g_rf_flops_6__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[29] g_rf_flops_18__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[31] g_rf_flops_6__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[25] g_rf_flops_6__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[26] g_rf_flops_21__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[28] g_rf_flops_5__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[29] g_rf_flops_17__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[29] g_rf_flops_26__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[31] g_rf_flops_18__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[31] g_rf_flops_22__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[26] g_rf_flops_26__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[31] g_rf_flops_19__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[8] g_rf_flops_11__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[22] g_rf_flops_14__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[31] g_rf_flops_25__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[9] g_rf_flops_14__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[29] g_rf_flops_21__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[29] g_rf_flops_19__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[25] g_rf_flops_17__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[31] g_rf_flops_2__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[31] g_rf_flops_7__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[28] g_rf_flops_27__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[28] g_rf_flops_29__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[28] g_rf_flops_7__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[27] g_rf_flops_24__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[27] g_rf_flops_25__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[30] g_rf_flops_14__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[30] g_rf_flops_27__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[30] g_rf_flops_30__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[30] g_rf_flops_8__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[30] g_rf_flops_22__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[30] g_rf_flops_23__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[30] g_rf_flops_19__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[30] g_rf_flops_29__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[30] g_rf_flops_5__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[31] g_rf_flops_17__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[31] g_rf_flops_31__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[31] g_rf_flops_29__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[24] g_rf_flops_19__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[24] g_rf_flops_5__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[9].rf_reg_q_reg clk_gate_g_rf_flops_9__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[8].rf_reg_q_reg clk_gate_g_rf_flops_8__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[7].rf_reg_q_reg clk_gate_g_rf_flops_7__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[6].rf_reg_q_reg clk_gate_g_rf_flops_6__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[5].rf_reg_q_reg clk_gate_g_rf_flops_5__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[4].rf_reg_q_reg clk_gate_g_rf_flops_4__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[3].rf_reg_q_reg clk_gate_g_rf_flops_3__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[31].rf_reg_q_reg clk_gate_g_rf_flops_31__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[30].rf_reg_q_reg clk_gate_g_rf_flops_30__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[2].rf_reg_q_reg clk_gate_g_rf_flops_2__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[29].rf_reg_q_reg clk_gate_g_rf_flops_29__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[28].rf_reg_q_reg clk_gate_g_rf_flops_28__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[27].rf_reg_q_reg clk_gate_g_rf_flops_27__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[26].rf_reg_q_reg clk_gate_g_rf_flops_26__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[25].rf_reg_q_reg clk_gate_g_rf_flops_25__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[24].rf_reg_q_reg clk_gate_g_rf_flops_24__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[23].rf_reg_q_reg clk_gate_g_rf_flops_23__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[22].rf_reg_q_reg clk_gate_g_rf_flops_22__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[21].rf_reg_q_reg clk_gate_g_rf_flops_21__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[20].rf_reg_q_reg clk_gate_g_rf_flops_20__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[1].rf_reg_q_reg clk_gate_g_rf_flops_1__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[19].rf_reg_q_reg clk_gate_g_rf_flops_19__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[18].rf_reg_q_reg clk_gate_g_rf_flops_18__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[17].rf_reg_q_reg clk_gate_g_rf_flops_17__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[16].rf_reg_q_reg clk_gate_g_rf_flops_16__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[15].rf_reg_q_reg clk_gate_g_rf_flops_15__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[14].rf_reg_q_reg clk_gate_g_rf_flops_14__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[13].rf_reg_q_reg clk_gate_g_rf_flops_13__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[12].rf_reg_q_reg clk_gate_g_rf_flops_12__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[11].rf_reg_q_reg clk_gate_g_rf_flops_11__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[10].rf_reg_q_reg clk_gate_g_rf_flops_10__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[12] g_rf_flops_26__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[30] g_rf_flops_17__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[18] g_rf_flops_3__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[0] g_rf_flops_29__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[30] g_rf_flops_26__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[30] g_rf_flops_25__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[27] g_rf_flops_23__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[27] g_rf_flops_28__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[27] g_rf_flops_13__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[30] g_rf_flops_28__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[30] g_rf_flops_31__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[30] g_rf_flops_24__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[27] g_rf_flops_16__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[27] g_rf_flops_15__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[30] g_rf_flops_4__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[19] g_rf_flops_10__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[19] g_rf_flops_4__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[15] g_rf_flops_7__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[18] g_rf_flops_15__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[2] g_rf_flops_19__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[2] g_rf_flops_14__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[1] g_rf_flops_24__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[0] g_rf_flops_19__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[19] g_rf_flops_6__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[0] g_rf_flops_20__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[4] g_rf_flops_25__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[12] g_rf_flops_18__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[6] g_rf_flops_13__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[17] g_rf_flops_12__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[12] g_rf_flops_11__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[12] g_rf_flops_21__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[11] g_rf_flops_6__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[20] g_rf_flops_20__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[6] g_rf_flops_14__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[21] g_rf_flops_25__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[13] g_rf_flops_20__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[22] g_rf_flops_26__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[7] g_rf_flops_19__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[15] g_rf_flops_25__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[15] g_rf_flops_19__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[10] g_rf_flops_23__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[10] g_rf_flops_19__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[21] g_rf_flops_9__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[1] g_rf_flops_15__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[17] g_rf_flops_28__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[20] g_rf_flops_14__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[26] g_rf_flops_30__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[25] g_rf_flops_22__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[31] g_rf_flops_1__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[28] g_rf_flops_30__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[17] g_rf_flops_27__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[17] g_rf_flops_2__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[5] g_rf_flops_20__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[5] g_rf_flops_18__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[7] g_rf_flops_7__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[25] g_rf_flops_30__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[25] g_rf_flops_18__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[0] g_rf_flops_1__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[3] g_rf_flops_15__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[3] g_rf_flops_20__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[3] g_rf_flops_27__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[3] g_rf_flops_18__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[24] g_rf_flops_1__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[24] g_rf_flops_16__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[24] g_rf_flops_29__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[24] g_rf_flops_28__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[24] g_rf_flops_2__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[1] g_rf_flops_27__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[31] g_rf_flops_4__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[31] g_rf_flops_15__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[31] g_rf_flops_30__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[31] g_rf_flops_26__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[31] g_rf_flops_11__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[25] g_rf_flops_1__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[25] g_rf_flops_15__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[25] g_rf_flops_27__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[25] g_rf_flops_7__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[29] g_rf_flops_13__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[29] g_rf_flops_1__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[25] g_rf_flops_26__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[25] g_rf_flops_21__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[25] g_rf_flops_29__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[25] g_rf_flops_11__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[25] g_rf_flops_9__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[25] g_rf_flops_13__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[31] g_rf_flops_21__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[25] g_rf_flops_28__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[22] g_rf_flops_4__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[31] g_rf_flops_9__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[25] g_rf_flops_19__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[25] g_rf_flops_10__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[22] g_rf_flops_8__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[23] g_rf_flops_16__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[17] g_rf_flops_29__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[23] g_rf_flops_6__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[29] g_rf_flops_29__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[26] g_rf_flops_4__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[26] g_rf_flops_1__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[26] g_rf_flops_11__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[26] g_rf_flops_25__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[26] g_rf_flops_19__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[26] g_rf_flops_20__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[26] g_rf_flops_27__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[26] g_rf_flops_10__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[26] g_rf_flops_23__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[31] g_rf_flops_24__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[30] g_rf_flops_3__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[21] g_rf_flops_27__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[31] g_rf_flops_28__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[27] g_rf_flops_26__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[16] g_rf_flops_8__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[12] g_rf_flops_24__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[17] g_rf_flops_10__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[20] g_rf_flops_10__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[13] g_rf_flops_10__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[15] g_rf_flops_10__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[1] g_rf_flops_16__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[17] g_rf_flops_8__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[17] g_rf_flops_16__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[17] g_rf_flops_4__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[18] g_rf_flops_4__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[21] g_rf_flops_4__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[17] g_rf_flops_9__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[18] g_rf_flops_9__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[15] g_rf_flops_9__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[1] g_rf_flops_7__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[18] g_rf_flops_7__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[13] g_rf_flops_7__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[16] g_rf_flops_31__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[19] g_rf_flops_1__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[1] g_rf_flops_31__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[17] g_rf_flops_1__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[17] g_rf_flops_31__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[18] g_rf_flops_31__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[13] g_rf_flops_31__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[18] g_rf_flops_29__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[13] g_rf_flops_29__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[22] g_rf_flops_3__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[15] g_rf_flops_31__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[15] g_rf_flops_29__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[15] g_rf_flops_15__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[18] g_rf_flops_2__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[18] g_rf_flops_30__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[15] g_rf_flops_30__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[13] g_rf_flops_28__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[15] g_rf_flops_28__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[15] g_rf_flops_27__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[2] g_rf_flops_23__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[2] g_rf_flops_25__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[2] g_rf_flops_26__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[2] g_rf_flops_6__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[2] g_rf_flops_22__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[16] g_rf_flops_23__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[2] g_rf_flops_5__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[2] g_rf_flops_17__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[2] g_rf_flops_13__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[16] g_rf_flops_26__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[2] g_rf_flops_18__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[2] g_rf_flops_24__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[16] g_rf_flops_19__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[2] g_rf_flops_11__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[1] g_rf_flops_23__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[2] g_rf_flops_12__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[2] g_rf_flops_21__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[0] g_rf_flops_23__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[16] g_rf_flops_5__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[1] g_rf_flops_13__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[0] g_rf_flops_25__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[2] g_rf_flops_20__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[0] g_rf_flops_26__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[16] g_rf_flops_18__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[16] g_rf_flops_13__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[1] g_rf_flops_5__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[1] g_rf_flops_25__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[1] g_rf_flops_26__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[16] g_rf_flops_14__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[16] g_rf_flops_11__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[19] g_rf_flops_23__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[0] g_rf_flops_22__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[19] g_rf_flops_13__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[1] g_rf_flops_11__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[19] g_rf_flops_24__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[0] g_rf_flops_6__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[1] g_rf_flops_19__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[1] g_rf_flops_12__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[1] g_rf_flops_6__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[19] g_rf_flops_5__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[0] g_rf_flops_5__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[19] g_rf_flops_25__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[1] g_rf_flops_21__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[19] g_rf_flops_26__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[0] g_rf_flops_18__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[1] g_rf_flops_22__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[1] g_rf_flops_17__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[0] g_rf_flops_13__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[0] g_rf_flops_17__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[19] g_rf_flops_11__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[0] g_rf_flops_24__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[19] g_rf_flops_19__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[1] g_rf_flops_18__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[0] g_rf_flops_14__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[0] g_rf_flops_12__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[0] g_rf_flops_11__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[19] g_rf_flops_17__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[0] g_rf_flops_21__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[12] g_rf_flops_25__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[19] g_rf_flops_12__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[1] g_rf_flops_14__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[1] g_rf_flops_20__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[3] g_rf_flops_23__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[12] g_rf_flops_19__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[12] g_rf_flops_23__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[3] g_rf_flops_13__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[4] g_rf_flops_23__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[3] g_rf_flops_25__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[3] g_rf_flops_5__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[12] g_rf_flops_17__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[3] g_rf_flops_26__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[17] g_rf_flops_23__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[4] g_rf_flops_13__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[12] g_rf_flops_22__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[17] g_rf_flops_13__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[17] g_rf_flops_24__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[3] g_rf_flops_11__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[12] g_rf_flops_6__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[4] g_rf_flops_5__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[4] g_rf_flops_24__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[17] g_rf_flops_5__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[20] g_rf_flops_13__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[4] g_rf_flops_26__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[3] g_rf_flops_17__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[5] g_rf_flops_13__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[4] g_rf_flops_11__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[20] g_rf_flops_5__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[4] g_rf_flops_12__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[17] g_rf_flops_11__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[12] g_rf_flops_5__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[18] g_rf_flops_23__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[11] g_rf_flops_23__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[17] g_rf_flops_19__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[12] g_rf_flops_14__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[4] g_rf_flops_6__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[5] g_rf_flops_25__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[5] g_rf_flops_5__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[17] g_rf_flops_6__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[11] g_rf_flops_13__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[5] g_rf_flops_26__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[4] g_rf_flops_21__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[12] g_rf_flops_20__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[6] g_rf_flops_5__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[20] g_rf_flops_11__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[6] g_rf_flops_25__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[17] g_rf_flops_17__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[17] g_rf_flops_21__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[17] g_rf_flops_22__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[6] g_rf_flops_26__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[11] g_rf_flops_5__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[11] g_rf_flops_25__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[4] g_rf_flops_17__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[5] g_rf_flops_11__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[20] g_rf_flops_6__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[11] g_rf_flops_26__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[20] g_rf_flops_12__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[5] g_rf_flops_19__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[4] g_rf_flops_18__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[5] g_rf_flops_6__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[18] g_rf_flops_25__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[17] g_rf_flops_18__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[12] g_rf_flops_12__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[6] g_rf_flops_11__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[6] g_rf_flops_12__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[5] g_rf_flops_12__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[18] g_rf_flops_26__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[11] g_rf_flops_11__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[5] g_rf_flops_17__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[5] g_rf_flops_21__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[5] g_rf_flops_22__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[4] g_rf_flops_14__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[6] g_rf_flops_6__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[6] g_rf_flops_19__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[17] g_rf_flops_20__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[18] g_rf_flops_5__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[11] g_rf_flops_12__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[18] g_rf_flops_19__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[11] g_rf_flops_19__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[6] g_rf_flops_22__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[18] g_rf_flops_13__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[14] g_rf_flops_25__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[6] g_rf_flops_21__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[18] g_rf_flops_6__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[4] g_rf_flops_20__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[11] g_rf_flops_21__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[11] g_rf_flops_22__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[6] g_rf_flops_17__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[14] g_rf_flops_26__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[14] g_rf_flops_23__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[13] g_rf_flops_25__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[11] g_rf_flops_17__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[18] g_rf_flops_17__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[18] g_rf_flops_22__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[14] g_rf_flops_19__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[13] g_rf_flops_26__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[18] g_rf_flops_24__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[6] g_rf_flops_18__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[11] g_rf_flops_18__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[13] g_rf_flops_13__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[13] g_rf_flops_5__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[13] g_rf_flops_19__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[18] g_rf_flops_11__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[14] g_rf_flops_17__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[18] g_rf_flops_18__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[13] g_rf_flops_6__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[11] g_rf_flops_14__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[14] g_rf_flops_22__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[13] g_rf_flops_17__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[6] g_rf_flops_20__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[21] g_rf_flops_23__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[11] g_rf_flops_20__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[21] g_rf_flops_13__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[18] g_rf_flops_12__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[14] g_rf_flops_6__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[18] g_rf_flops_14__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[18] g_rf_flops_20__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[21] g_rf_flops_24__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[21] g_rf_flops_5__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[14] g_rf_flops_13__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[21] g_rf_flops_26__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[14] g_rf_flops_18__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[14] g_rf_flops_5__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[13] g_rf_flops_18__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[13] g_rf_flops_21__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[21] g_rf_flops_11__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[22] g_rf_flops_23__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[21] g_rf_flops_19__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[13] g_rf_flops_12__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[14] g_rf_flops_14__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[21] g_rf_flops_6__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[14] g_rf_flops_20__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[7] g_rf_flops_23__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[14] g_rf_flops_24__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[21] g_rf_flops_17__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[7] g_rf_flops_13__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[7] g_rf_flops_24__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[21] g_rf_flops_12__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[22] g_rf_flops_5__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[22] g_rf_flops_25__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[14] g_rf_flops_11__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[7] g_rf_flops_25__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[7] g_rf_flops_5__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[14] g_rf_flops_21__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[7] g_rf_flops_26__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[14] g_rf_flops_12__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[9] g_rf_flops_23__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[7] g_rf_flops_11__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[8] g_rf_flops_25__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[9] g_rf_flops_13__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[8] g_rf_flops_26__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[8] g_rf_flops_23__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[9] g_rf_flops_5__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[7] g_rf_flops_6__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[9] g_rf_flops_25__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[22] g_rf_flops_17__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[7] g_rf_flops_12__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[9] g_rf_flops_26__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[22] g_rf_flops_21__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[22] g_rf_flops_22__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[7] g_rf_flops_22__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[7] g_rf_flops_21__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[7] g_rf_flops_17__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[9] g_rf_flops_24__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[15] g_rf_flops_23__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[8] g_rf_flops_19__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[9] g_rf_flops_11__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[8] g_rf_flops_22__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[22] g_rf_flops_18__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[7] g_rf_flops_18__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[15] g_rf_flops_26__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[9] g_rf_flops_19__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[8] g_rf_flops_6__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[9] g_rf_flops_6__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[8] g_rf_flops_17__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[15] g_rf_flops_4__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[9] g_rf_flops_21__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[9] g_rf_flops_22__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[9] g_rf_flops_17__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[15] g_rf_flops_3__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[22] g_rf_flops_20__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[8] g_rf_flops_18__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[8] g_rf_flops_13__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[9] g_rf_flops_12__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[8] g_rf_flops_5__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[7] g_rf_flops_20__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[15] g_rf_flops_6__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[15] g_rf_flops_17__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[15] g_rf_flops_22__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[8] g_rf_flops_14__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[8] g_rf_flops_24__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[15] g_rf_flops_13__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[15] g_rf_flops_5__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[15] g_rf_flops_1__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[8] g_rf_flops_20__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[9] g_rf_flops_20__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[8] g_rf_flops_21__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[10] g_rf_flops_25__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[15] g_rf_flops_18__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[8] g_rf_flops_12__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[15] g_rf_flops_2__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[10] g_rf_flops_26__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[15] g_rf_flops_24__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[15] g_rf_flops_14__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[15] g_rf_flops_11__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[15] g_rf_flops_20__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[15] g_rf_flops_21__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[10] g_rf_flops_6__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[10] g_rf_flops_22__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[15] g_rf_flops_12__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[10] g_rf_flops_5__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[10] g_rf_flops_17__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[10] g_rf_flops_13__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[10] g_rf_flops_18__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[10] g_rf_flops_24__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[10] g_rf_flops_11__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[10] g_rf_flops_14__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[10] g_rf_flops_21__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[10] g_rf_flops_12__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[10] g_rf_flops_20__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[19] g_rf_flops_16__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[21] g_rf_flops_16__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[17] g_rf_flops_7__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[16] g_rf_flops_29__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[19] g_rf_flops_31__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[17] g_rf_flops_3__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[21] g_rf_flops_31__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[16] g_rf_flops_15__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[17] g_rf_flops_15__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[20] g_rf_flops_15__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[21] g_rf_flops_15__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[17] g_rf_flops_30__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[16] g_rf_flops_28__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[18] g_rf_flops_27__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[19] g_rf_flops_21__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[19] g_rf_flops_22__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[19] g_rf_flops_18__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[19] g_rf_flops_14__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[3] g_rf_flops_14__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[17] g_rf_flops_14__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[5] g_rf_flops_14__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[21] g_rf_flops_21__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[21] g_rf_flops_22__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[21] g_rf_flops_18__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[21] g_rf_flops_14__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[21] g_rf_flops_20__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[7] g_rf_flops_14__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[1] g_rf_flops_1__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[23] g_rf_flops_17__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[23] g_rf_flops_24__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[23] g_rf_flops_23__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[23] g_rf_flops_19__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[23] g_rf_flops_5__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[24] g_rf_flops_24__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[24] g_rf_flops_23__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[9] g_rf_flops_29__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[9] g_rf_flops_18__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[18] g_rf_flops_10__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[24] g_rf_flops_17__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[24] g_rf_flops_31__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[19] g_rf_flops_9__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[19] g_rf_flops_29__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[8] g_rf_flops_4__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[8] g_rf_flops_3__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[19] g_rf_flops_3__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[15] g_rf_flops_8__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[10] g_rf_flops_7__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[21] g_rf_flops_2__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[18] g_rf_flops_21__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[23] g_rf_flops_21__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[23] g_rf_flops_20__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[23] g_rf_flops_8__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[23] g_rf_flops_18__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[24] g_rf_flops_22__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[24] g_rf_flops_26__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[24] g_rf_flops_27__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[24] g_rf_flops_20__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[24] g_rf_flops_9__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[24] g_rf_flops_25__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[30] g_rf_flops_15__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[30] g_rf_flops_18__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[19] g_rf_flops_30__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[30] g_rf_flops_13__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[30] g_rf_flops_20__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[30] g_rf_flops_10__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[30] g_rf_flops_6__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[24] g_rf_flops_10__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[29] g_rf_flops_6__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[29] g_rf_flops_10__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[29] g_rf_flops_12__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[23] g_rf_flops_14__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[23] g_rf_flops_25__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[23] g_rf_flops_1__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[23] g_rf_flops_10__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[23] g_rf_flops_11__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[23] g_rf_flops_12__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[23] g_rf_flops_26__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[23] g_rf_flops_22__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[23] g_rf_flops_9__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[23] g_rf_flops_15__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[23] g_rf_flops_13__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[24] g_rf_flops_18__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[23] g_rf_flops_27__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[23] g_rf_flops_28__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[23] g_rf_flops_30__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[19] g_rf_flops_8__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[22] g_rf_flops_28__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[26] g_rf_flops_16__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[27] g_rf_flops_21__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[29] g_rf_flops_20__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[13] g_rf_flops_15__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[22] g_rf_flops_6__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[26] g_rf_flops_29__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[26] g_rf_flops_17__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[29] g_rf_flops_14__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[28] g_rf_flops_2__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[16] g_rf_flops_30__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[25] g_rf_flops_4__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[27] g_rf_flops_10__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[31] g_rf_flops_13__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[16] g_rf_flops_2__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[16] g_rf_flops_27__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[30] g_rf_flops_9__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[27] g_rf_flops_1__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[29] g_rf_flops_7__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[29] g_rf_flops_11__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[29] g_rf_flops_9__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[29] g_rf_flops_5__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[30] g_rf_flops_7__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[30] g_rf_flops_16__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[30] g_rf_flops_21__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[30] g_rf_flops_12__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[30] g_rf_flops_11__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[30] g_rf_flops_1__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[30] rdata_b_o_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[29] rdata_b_o_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[28] rdata_b_o_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[27] rdata_b_o_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[26] rdata_b_o_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[25] rdata_b_o_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[24] rdata_b_o_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[22] rdata_b_o_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[19] rdata_b_o_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[18] rdata_b_o_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[16] rdata_b_o_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[15] rdata_b_o_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[14] rdata_b_o_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[12] rdata_b_o_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[11] rdata_b_o_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[8] rdata_b_o_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[6] rdata_b_o_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[10] rdata_b_o_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[9] rdata_b_o_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[31] rdata_b_o_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[1] rdata_b_o_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[20] rdata_b_o_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[2] rdata_b_o_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[0] rdata_b_o_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[23] rdata_b_o_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[13] rdata_b_o_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[7] rdata_b_o_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[3] rdata_b_o_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[4] rdata_b_o_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[21] rdata_b_o_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[5]_BAR rdata_b_o_5__BAR
ibex_register_file_ff_0_00000020_0_0_0_00000000 net rdata_b_o[17] rdata_b_o_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[31] csr_depc_o_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[30] csr_depc_o_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[29] csr_depc_o_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[28] csr_depc_o_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[27] csr_depc_o_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[26] csr_depc_o_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[25] csr_depc_o_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[24] csr_depc_o_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[23] csr_depc_o_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[22] csr_depc_o_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[21] csr_depc_o_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[20] csr_depc_o_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[19] csr_depc_o_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[18] csr_depc_o_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[17] csr_depc_o_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[16] csr_depc_o_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[15] csr_depc_o_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[14] csr_depc_o_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[13] csr_depc_o_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[12] csr_depc_o_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[11] csr_depc_o_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[10] csr_depc_o_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[9] csr_depc_o_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[8] csr_depc_o_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[7] csr_depc_o_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[6] csr_depc_o_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[5] csr_depc_o_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[4] csr_depc_o_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[3] csr_depc_o_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[2]_BAR csr_depc_o_2__BAR
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[1] csr_depc_o_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port csr_depc_o[0] csr_depc_o_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcountinhibit_q_reg[2] mcountinhibit_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcountinhibit_q_reg[0] mcountinhibit_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[1] u_mstatus_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[5] u_mstatus_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_csr/rdata_q_reg[1] u_mstack_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_csr/rdata_q_reg[0] u_mstack_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[1] u_mstack_epc_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[2] u_mstack_epc_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[3] u_mstack_epc_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[4] u_mstack_epc_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[5] u_mstack_epc_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[6] u_mstack_epc_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[7] u_mstack_epc_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[8] u_mstack_epc_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[9] u_mstack_epc_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[10] u_mstack_epc_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[11] u_mstack_epc_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[12] u_mstack_epc_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[13] u_mstack_epc_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[14] u_mstack_epc_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[15] u_mstack_epc_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[16] u_mstack_epc_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[17] u_mstack_epc_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[18] u_mstack_epc_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[19] u_mstack_epc_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[20] u_mstack_epc_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[21] u_mstack_epc_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[22] u_mstack_epc_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[23] u_mstack_epc_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[24] u_mstack_epc_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[25] u_mstack_epc_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[26] u_mstack_epc_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[27] u_mstack_epc_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[28] u_mstack_epc_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[29] u_mstack_epc_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[30] u_mstack_epc_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[31] u_mstack_epc_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[5] u_mstack_cause_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[6] u_mstack_cause_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[0] u_mstack_cause_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[1] u_mstack_cause_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[2] u_mstack_cause_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[3] u_mstack_cause_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[4] u_mstack_cause_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[0] minstret_counter_i_counter_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[5] minstret_counter_i_counter_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[11] minstret_counter_i_counter_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[12] minstret_counter_i_counter_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[17] minstret_counter_i_counter_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[20] minstret_counter_i_counter_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[24] minstret_counter_i_counter_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[28] minstret_counter_i_counter_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mstack_cause_csr/rdata_q_reg clk_gate_u_mstack_cause_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mepc_csr/rdata_q_reg clk_gate_u_mepc_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_minstret_counter_i/counter_q_reg clk_gate_minstret_counter_i_counter_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_minstret_counter_i/counter_q_reg_0 clk_gate_minstret_counter_i_counter_q_reg_0
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_mcycle_counter_i/counter_q_reg clk_gate_mcycle_counter_i_counter_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_mcycle_counter_i/counter_q_reg_0 clk_gate_mcycle_counter_i_counter_q_reg_0
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mtval_csr/rdata_q_reg clk_gate_u_mtval_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mscratch_csr/rdata_q_reg clk_gate_u_mscratch_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_dscratch0_csr/rdata_q_reg clk_gate_u_dscratch0_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_dscratch1_csr/rdata_q_reg clk_gate_u_dscratch1_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_depc_csr/rdata_q_reg clk_gate_u_depc_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mtvec_csr/rdata_q_reg clk_gate_u_mtvec_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mie_csr/rdata_q_reg clk_gate_u_mie_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mcause_csr/rdata_q_reg clk_gate_u_mcause_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_dcsr_csr/rdata_q_reg clk_gate_u_dcsr_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_dcsr_csr/rdata_q_reg_0 clk_gate_u_dcsr_csr_rdata_q_reg_0
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mstatus_csr/rdata_q_reg clk_gate_u_mstatus_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[2] u_mepc_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[15] u_mepc_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[15] u_mie_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[13] u_mie_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[6] u_mscratch_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[28] u_mscratch_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[3] u_mtval_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[27] u_mtval_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[10] u_mtvec_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[25] u_mtvec_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[11] u_depc_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[19] u_depc_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[29] u_depc_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[2] u_dscratch0_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[31] u_dscratch0_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[26] u_dscratch1_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[6] u_dscratch1_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_csr/rdata_q_reg[2] u_mstack_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[21] mcycle_counter_i_counter_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[26] mcycle_counter_i_counter_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[55] mcycle_counter_i_counter_q_reg_55_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[61] mcycle_counter_i_counter_q_reg_61_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[6] minstret_counter_i_counter_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[9] minstret_counter_i_counter_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[47] minstret_counter_i_counter_q_reg_47_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[60] minstret_counter_i_counter_q_reg_60_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[0] u_dcsr_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell priv_lvl_q_reg[1] priv_lvl_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell priv_lvl_q_reg[0] priv_lvl_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[4] u_mstatus_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[3] u_mstatus_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[0] u_mstatus_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[2] u_mstatus_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[17] u_mepc_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[10] u_mepc_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[25] u_mepc_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[11] u_mepc_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[7] u_mepc_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[24] u_mepc_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[14] u_mepc_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[22] u_mepc_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[23] u_mepc_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[21] u_mepc_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[18] u_mepc_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[19] u_mepc_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[8] u_mepc_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[9] u_mepc_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[13] u_mepc_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[6] u_mepc_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[5] u_mepc_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[16] u_mepc_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[4] u_mepc_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[12] u_mepc_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[3] u_mepc_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[20] u_mepc_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[30] u_mepc_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[1] u_mepc_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[27] u_mepc_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[28] u_mepc_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[26] u_mepc_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[29] u_mepc_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[31] u_mepc_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[1] u_mie_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[0] u_mie_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[2] u_mie_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[3] u_mie_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[10] u_mie_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[11] u_mie_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[4] u_mie_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[16] u_mie_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[7] u_mie_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[8] u_mie_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[9] u_mie_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[17] u_mie_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[5] u_mie_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[6] u_mie_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[12] u_mie_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[14] u_mie_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[3] u_mscratch_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[7] u_mscratch_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[2] u_mscratch_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[0] u_mscratch_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[8] u_mscratch_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[11] u_mscratch_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[9] u_mscratch_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[10] u_mscratch_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[13] u_mscratch_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[14] u_mscratch_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[15] u_mscratch_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[5] u_mscratch_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[12] u_mscratch_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[17] u_mscratch_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[21] u_mscratch_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[1] u_mscratch_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[4] u_mscratch_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[16] u_mscratch_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[18] u_mscratch_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[19] u_mscratch_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[22] u_mscratch_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[23] u_mscratch_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[24] u_mscratch_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[25] u_mscratch_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[26] u_mscratch_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[27] u_mscratch_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[29] u_mscratch_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[20] u_mscratch_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[30] u_mscratch_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[31] u_mscratch_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[6] u_mcause_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[2] u_mcause_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[3] u_mcause_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[0] u_mcause_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[4] u_mcause_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[1] u_mcause_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[5] u_mcause_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[17] u_mtval_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[7] u_mtval_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[11] u_mtval_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[30] u_mtval_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[1] u_mtval_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[6] u_mtval_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[4] u_mtval_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[5] u_mtval_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[16] u_mtval_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[18] u_mtval_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[19] u_mtval_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[22] u_mtval_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[23] u_mtval_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[24] u_mtval_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[25] u_mtval_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[26] u_mtval_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[2] u_mtval_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[28] u_mtval_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[8] u_mtval_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[9] u_mtval_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[10] u_mtval_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[14] u_mtval_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[13] u_mtval_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[15] u_mtval_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[12] u_mtval_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[0] u_mtval_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[31] u_mtval_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[21] u_mtval_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[20] u_mtval_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[17] u_mtvec_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[13] u_mtvec_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[9] u_mtvec_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[14] u_mtvec_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[15] u_mtvec_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[11] u_mtvec_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[12] u_mtvec_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[20] u_mtvec_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[19] u_mtvec_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[24] u_mtvec_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[22] u_mtvec_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[23] u_mtvec_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[18] u_mtvec_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[26] u_mtvec_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[21] u_mtvec_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[16] u_mtvec_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[8] u_mtvec_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[30] u_mtvec_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[28] u_mtvec_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[29] u_mtvec_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[27] u_mtvec_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[31] u_mtvec_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[2] u_dcsr_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[15] u_dcsr_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[12] u_dcsr_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[7] u_dcsr_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[8] u_dcsr_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[13] u_dcsr_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[6] u_dcsr_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[2] u_depc_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[8] u_depc_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[6] u_depc_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[20] u_depc_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[9] u_depc_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[10] u_depc_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[14] u_depc_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[5] u_depc_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[17] u_depc_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[13] u_depc_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[3] u_depc_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[4] u_depc_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[18] u_depc_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[21] u_depc_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[22] u_depc_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[23] u_depc_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[12] u_depc_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[15] u_depc_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[16] u_depc_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[7] u_depc_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[1] u_depc_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[25] u_depc_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[27] u_depc_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[31] u_depc_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[30] u_depc_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[24] u_depc_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[28] u_depc_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[26] u_depc_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[20] u_dscratch0_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[1] u_dscratch0_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[7] u_dscratch0_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[4] u_dscratch0_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[16] u_dscratch0_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[18] u_dscratch0_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[19] u_dscratch0_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[22] u_dscratch0_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[23] u_dscratch0_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[24] u_dscratch0_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[25] u_dscratch0_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[26] u_dscratch0_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[28] u_dscratch0_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[29] u_dscratch0_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[3] u_dscratch0_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[0] u_dscratch0_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[11] u_dscratch0_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[17] u_dscratch0_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[21] u_dscratch0_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[8] u_dscratch0_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[9] u_dscratch0_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[10] u_dscratch0_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[13] u_dscratch0_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[14] u_dscratch0_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[15] u_dscratch0_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[5] u_dscratch0_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[6] u_dscratch0_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[27] u_dscratch0_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[30] u_dscratch0_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[12] u_dscratch0_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[1] u_dscratch1_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[20] u_dscratch1_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[11] u_dscratch1_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[7] u_dscratch1_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[4] u_dscratch1_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[16] u_dscratch1_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[18] u_dscratch1_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[19] u_dscratch1_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[22] u_dscratch1_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[23] u_dscratch1_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[24] u_dscratch1_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[25] u_dscratch1_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[28] u_dscratch1_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[29] u_dscratch1_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[12] u_dscratch1_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[2] u_dscratch1_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[3] u_dscratch1_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[0] u_dscratch1_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[21] u_dscratch1_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[8] u_dscratch1_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[9] u_dscratch1_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[10] u_dscratch1_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[13] u_dscratch1_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[14] u_dscratch1_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[15] u_dscratch1_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[5] u_dscratch1_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[27] u_dscratch1_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[31] u_dscratch1_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[17] u_dscratch1_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[30] u_dscratch1_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[32] mcycle_counter_i_counter_q_reg_32_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[14] mcycle_counter_i_counter_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[10] mcycle_counter_i_counter_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[4] mcycle_counter_i_counter_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[16] mcycle_counter_i_counter_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[9] mcycle_counter_i_counter_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[23] mcycle_counter_i_counter_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[25] mcycle_counter_i_counter_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[29] mcycle_counter_i_counter_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[27] mcycle_counter_i_counter_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[31] mcycle_counter_i_counter_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[19] mcycle_counter_i_counter_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[7] mcycle_counter_i_counter_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[12] mcycle_counter_i_counter_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[1] mcycle_counter_i_counter_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[15] mcycle_counter_i_counter_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[13] mcycle_counter_i_counter_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[5] mcycle_counter_i_counter_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[17] mcycle_counter_i_counter_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[11] mcycle_counter_i_counter_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[3] mcycle_counter_i_counter_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[0] mcycle_counter_i_counter_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[6] mcycle_counter_i_counter_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[8] mcycle_counter_i_counter_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[18] mcycle_counter_i_counter_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[20] mcycle_counter_i_counter_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[22] mcycle_counter_i_counter_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[24] mcycle_counter_i_counter_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[28] mcycle_counter_i_counter_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[30] mcycle_counter_i_counter_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[2] mcycle_counter_i_counter_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[63] mcycle_counter_i_counter_q_reg_63_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[48] mcycle_counter_i_counter_q_reg_48_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[46] mcycle_counter_i_counter_q_reg_46_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[44] mcycle_counter_i_counter_q_reg_44_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[47] mcycle_counter_i_counter_q_reg_47_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[45] mcycle_counter_i_counter_q_reg_45_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[43] mcycle_counter_i_counter_q_reg_43_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[59] mcycle_counter_i_counter_q_reg_59_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[58] mcycle_counter_i_counter_q_reg_58_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[57] mcycle_counter_i_counter_q_reg_57_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[56] mcycle_counter_i_counter_q_reg_56_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[54] mcycle_counter_i_counter_q_reg_54_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[53] mcycle_counter_i_counter_q_reg_53_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[52] mcycle_counter_i_counter_q_reg_52_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[50] mcycle_counter_i_counter_q_reg_50_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[49] mcycle_counter_i_counter_q_reg_49_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[42] mcycle_counter_i_counter_q_reg_42_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[41] mcycle_counter_i_counter_q_reg_41_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[39] mcycle_counter_i_counter_q_reg_39_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[38] mcycle_counter_i_counter_q_reg_38_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[37] mcycle_counter_i_counter_q_reg_37_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[35] mcycle_counter_i_counter_q_reg_35_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[34] mcycle_counter_i_counter_q_reg_34_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[33] mcycle_counter_i_counter_q_reg_33_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[62] mcycle_counter_i_counter_q_reg_62_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[60] mcycle_counter_i_counter_q_reg_60_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[36] mcycle_counter_i_counter_q_reg_36_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[51] mcycle_counter_i_counter_q_reg_51_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[40] mcycle_counter_i_counter_q_reg_40_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[1] minstret_counter_i_counter_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[2] minstret_counter_i_counter_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[8] minstret_counter_i_counter_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[18] minstret_counter_i_counter_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[22] minstret_counter_i_counter_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[26] minstret_counter_i_counter_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[14] minstret_counter_i_counter_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[36] minstret_counter_i_counter_q_reg_36_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[4] minstret_counter_i_counter_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[16] minstret_counter_i_counter_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[30] minstret_counter_i_counter_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[32] minstret_counter_i_counter_q_reg_32_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[10] minstret_counter_i_counter_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[40] minstret_counter_i_counter_q_reg_40_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[7] minstret_counter_i_counter_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[39] minstret_counter_i_counter_q_reg_39_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[13] minstret_counter_i_counter_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[15] minstret_counter_i_counter_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[33] minstret_counter_i_counter_q_reg_33_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[19] minstret_counter_i_counter_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[21] minstret_counter_i_counter_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[23] minstret_counter_i_counter_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[25] minstret_counter_i_counter_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[27] minstret_counter_i_counter_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[29] minstret_counter_i_counter_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[42] minstret_counter_i_counter_q_reg_42_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[31] minstret_counter_i_counter_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[41] minstret_counter_i_counter_q_reg_41_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[3] minstret_counter_i_counter_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[45] minstret_counter_i_counter_q_reg_45_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[48] minstret_counter_i_counter_q_reg_48_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[46] minstret_counter_i_counter_q_reg_46_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[44] minstret_counter_i_counter_q_reg_44_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[50] minstret_counter_i_counter_q_reg_50_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[49] minstret_counter_i_counter_q_reg_49_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[52] minstret_counter_i_counter_q_reg_52_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[53] minstret_counter_i_counter_q_reg_53_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[56] minstret_counter_i_counter_q_reg_56_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[54] minstret_counter_i_counter_q_reg_54_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[63] minstret_counter_i_counter_q_reg_63_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[57] minstret_counter_i_counter_q_reg_57_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[58] minstret_counter_i_counter_q_reg_58_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[62] minstret_counter_i_counter_q_reg_62_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[61] minstret_counter_i_counter_q_reg_61_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[55] minstret_counter_i_counter_q_reg_55_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[38] minstret_counter_i_counter_q_reg_38_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[37] minstret_counter_i_counter_q_reg_37_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[35] minstret_counter_i_counter_q_reg_35_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[34] minstret_counter_i_counter_q_reg_34_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[59] minstret_counter_i_counter_q_reg_59_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[51] minstret_counter_i_counter_q_reg_51_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[43] minstret_counter_i_counter_q_reg_43_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_cpuctrlsts_part_csr/rdata_q_reg[7] u_cpuctrlsts_part_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_cpuctrlsts_part_csr/rdata_q_reg[6] u_cpuctrlsts_part_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[1] u_dcsr_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[29] u_mtval_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net N116 csr_addr_i[4]
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net N115 csr_addr_i[3]
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net N114 csr_addr_i[2]
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net N113 csr_addr_i[1]
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net N112 csr_addr_i[0]
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[31] csr_depc_o_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[30] csr_depc_o_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[29] csr_depc_o_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[28] csr_depc_o_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[27] csr_depc_o_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[26] csr_depc_o_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[25] csr_depc_o_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[24] csr_depc_o_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[23] csr_depc_o_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[22] csr_depc_o_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[21] csr_depc_o_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[20] csr_depc_o_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[19] csr_depc_o_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[18] csr_depc_o_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[17] csr_depc_o_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[16] csr_depc_o_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[15] csr_depc_o_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[14] csr_depc_o_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[13] csr_depc_o_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[12] csr_depc_o_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[11] csr_depc_o_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[10] csr_depc_o_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[9] csr_depc_o_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[8] csr_depc_o_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[7] csr_depc_o_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[6] csr_depc_o_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[5] csr_depc_o_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[4] csr_depc_o_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[3] csr_depc_o_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[2] csr_depc_o_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[1] csr_depc_o_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mstatus_q[1] mstatus_q_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mie_q[15] mie_q_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][63] mhpmcounter_0__63_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][62] mhpmcounter_0__62_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][61] mhpmcounter_0__61_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][60] mhpmcounter_0__60_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][59] mhpmcounter_0__59_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][58] mhpmcounter_0__58_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][57] mhpmcounter_0__57_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][56] mhpmcounter_0__56_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][55] mhpmcounter_0__55_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][54] mhpmcounter_0__54_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][53] mhpmcounter_0__53_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][52] mhpmcounter_0__52_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][51] mhpmcounter_0__51_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][50] mhpmcounter_0__50_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][49] mhpmcounter_0__49_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][48] mhpmcounter_0__48_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][47] mhpmcounter_0__47_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][46] mhpmcounter_0__46_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][45] mhpmcounter_0__45_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][44] mhpmcounter_0__44_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][43] mhpmcounter_0__43_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][42] mhpmcounter_0__42_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][41] mhpmcounter_0__41_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][40] mhpmcounter_0__40_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][39] mhpmcounter_0__39_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][38] mhpmcounter_0__38_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][37] mhpmcounter_0__37_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][36] mhpmcounter_0__36_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][35] mhpmcounter_0__35_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][34] mhpmcounter_0__34_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][33] mhpmcounter_0__33_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][31] mhpmcounter_0__31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][29] mhpmcounter_0__29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][27] mhpmcounter_0__27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][25] mhpmcounter_0__25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][23] mhpmcounter_0__23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][21] mhpmcounter_0__21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][20] mhpmcounter_0__20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][19] mhpmcounter_0__19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][17] mhpmcounter_0__17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][16] mhpmcounter_0__16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][15] mhpmcounter_0__15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][14] mhpmcounter_0__14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][13] mhpmcounter_0__13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][12] mhpmcounter_0__12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][11] mhpmcounter_0__11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][10] mhpmcounter_0__10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][9] mhpmcounter_0__9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][7] mhpmcounter_0__7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][5] mhpmcounter_0__5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][4] mhpmcounter_0__4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][3] mhpmcounter_0__3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][1] mhpmcounter_0__1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net dscratch0_q[31] dscratch0_q_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net dscratch1_q[31] dscratch1_q_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net n1397 debug_single_step_o
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstatus_csr/n1 u_mstatus_csr_n1
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstatus_csr/n18 u_mstatus_csr_n18
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstatus_csr/n16 u_mstatus_csr_n16
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstatus_csr/n14 u_mstatus_csr_n14
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstatus_csr/n12 u_mstatus_csr_n12
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstatus_csr/n10 u_mstatus_csr_n10
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstatus_csr/n8 u_mstatus_csr_n8
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n82 u_mie_csr_n82
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n81 u_mie_csr_n81
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n80 u_mie_csr_n80
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n79 u_mie_csr_n79
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n78 u_mie_csr_n78
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n77 u_mie_csr_n77
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n76 u_mie_csr_n76
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n75 u_mie_csr_n75
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n74 u_mie_csr_n74
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n72 u_mie_csr_n72
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n71 u_mie_csr_n71
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n70 u_mie_csr_n70
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n69 u_mie_csr_n69
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n68 u_mie_csr_n68
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n67 u_mie_csr_n67
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n66 u_mie_csr_n66
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n65 u_mie_csr_n65
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n50 u_mie_csr_n50
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n64 u_mscratch_csr_n64
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n63 u_mscratch_csr_n63
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n62 u_mscratch_csr_n62
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n61 u_mscratch_csr_n61
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n60 u_mscratch_csr_n60
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n59 u_mscratch_csr_n59
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n58 u_mscratch_csr_n58
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n57 u_mscratch_csr_n57
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n56 u_mscratch_csr_n56
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n55 u_mscratch_csr_n55
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n54 u_mscratch_csr_n54
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n53 u_mscratch_csr_n53
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n52 u_mscratch_csr_n52
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n51 u_mscratch_csr_n51
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n50 u_mscratch_csr_n50
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n48 u_mscratch_csr_n48
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n47 u_mscratch_csr_n47
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n46 u_mscratch_csr_n46
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n45 u_mscratch_csr_n45
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n44 u_mscratch_csr_n44
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n43 u_mscratch_csr_n43
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n42 u_mscratch_csr_n42
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n41 u_mscratch_csr_n41
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n40 u_mscratch_csr_n40
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n39 u_mscratch_csr_n39
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n38 u_mscratch_csr_n38
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n37 u_mscratch_csr_n37
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n36 u_mscratch_csr_n36
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n34 u_mscratch_csr_n34
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n33 u_mscratch_csr_n33
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n185 u_mscratch_csr_n185
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n171 u_mscratch_csr_n171
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n167 u_mscratch_csr_n167
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n165 u_mscratch_csr_n165
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n163 u_mscratch_csr_n163
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n161 u_mscratch_csr_n161
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n157 u_mscratch_csr_n157
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n125 u_mscratch_csr_n125
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n59 u_mtval_csr_n59
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n55 u_mtval_csr_n55
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n54 u_mtval_csr_n54
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n53 u_mtval_csr_n53
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n52 u_mtval_csr_n52
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n51 u_mtval_csr_n51
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n50 u_mtval_csr_n50
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n47 u_mtval_csr_n47
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n43 u_mtval_csr_n43
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n39 u_mtval_csr_n39
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n38 u_mtval_csr_n38
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n181 u_mtval_csr_n181
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n125 u_mtval_csr_n125
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n145 u_mtvec_csr_n145
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n144 u_mtvec_csr_n144
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n143 u_mtvec_csr_n143
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n139 u_mtvec_csr_n139
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n137 u_mtvec_csr_n137
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n136 u_mtvec_csr_n136
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n135 u_mtvec_csr_n135
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n134 u_mtvec_csr_n134
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n133 u_mtvec_csr_n133
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n132 u_mtvec_csr_n132
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n130 u_mtvec_csr_n130
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n129 u_mtvec_csr_n129
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n128 u_mtvec_csr_n128
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n127 u_mtvec_csr_n127
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n126 u_mtvec_csr_n126
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n125 u_mtvec_csr_n125
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n120 u_mtvec_csr_n120
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n119 u_mtvec_csr_n119
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n118 u_mtvec_csr_n118
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n117 u_mtvec_csr_n117
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n116 u_mtvec_csr_n116
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n115 u_mtvec_csr_n115
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n94 u_mtvec_csr_n94
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n68 u_mtvec_csr_n68
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n64 u_mtvec_csr_n64
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n60 u_mtvec_csr_n60
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n149 u_dcsr_csr_n149
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n148 u_dcsr_csr_n148
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n135 u_dcsr_csr_n135
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n134 u_dcsr_csr_n134
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n121 u_dcsr_csr_n121
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n58 u_dcsr_csr_n58
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n36 u_dcsr_csr_n36
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n34 u_dcsr_csr_n34
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n49 u_depc_csr_n49
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n48 u_depc_csr_n48
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n45 u_depc_csr_n45
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n42 u_depc_csr_n42
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n41 u_depc_csr_n41
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n40 u_depc_csr_n40
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n38 u_depc_csr_n38
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n35 u_depc_csr_n35
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n33 u_depc_csr_n33
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n153 u_depc_csr_n153
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n149 u_depc_csr_n149
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n147 u_depc_csr_n147
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n141 u_depc_csr_n141
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n139 u_depc_csr_n139
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n137 u_depc_csr_n137
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n135 u_depc_csr_n135
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n133 u_depc_csr_n133
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n131 u_depc_csr_n131
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n129 u_depc_csr_n129
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_depc_csr/n127 u_depc_csr_n127
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n64 u_dscratch0_csr_n64
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n63 u_dscratch0_csr_n63
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n62 u_dscratch0_csr_n62
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n61 u_dscratch0_csr_n61
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n60 u_dscratch0_csr_n60
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n59 u_dscratch0_csr_n59
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n58 u_dscratch0_csr_n58
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n57 u_dscratch0_csr_n57
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n56 u_dscratch0_csr_n56
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n55 u_dscratch0_csr_n55
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n54 u_dscratch0_csr_n54
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n53 u_dscratch0_csr_n53
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n52 u_dscratch0_csr_n52
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n51 u_dscratch0_csr_n51
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n50 u_dscratch0_csr_n50
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n49 u_dscratch0_csr_n49
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n48 u_dscratch0_csr_n48
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n46 u_dscratch0_csr_n46
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n45 u_dscratch0_csr_n45
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n44 u_dscratch0_csr_n44
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n43 u_dscratch0_csr_n43
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n42 u_dscratch0_csr_n42
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n41 u_dscratch0_csr_n41
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n40 u_dscratch0_csr_n40
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n39 u_dscratch0_csr_n39
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n38 u_dscratch0_csr_n38
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n37 u_dscratch0_csr_n37
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n36 u_dscratch0_csr_n36
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n35 u_dscratch0_csr_n35
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n34 u_dscratch0_csr_n34
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n33 u_dscratch0_csr_n33
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n185 u_dscratch0_csr_n185
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n175 u_dscratch0_csr_n175
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n171 u_dscratch0_csr_n171
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n167 u_dscratch0_csr_n167
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n165 u_dscratch0_csr_n165
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n163 u_dscratch0_csr_n163
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n161 u_dscratch0_csr_n161
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n157 u_dscratch0_csr_n157
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n64 u_dscratch1_csr_n64
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n63 u_dscratch1_csr_n63
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n62 u_dscratch1_csr_n62
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n61 u_dscratch1_csr_n61
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n60 u_dscratch1_csr_n60
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n59 u_dscratch1_csr_n59
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n58 u_dscratch1_csr_n58
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n57 u_dscratch1_csr_n57
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n56 u_dscratch1_csr_n56
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n55 u_dscratch1_csr_n55
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n54 u_dscratch1_csr_n54
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n53 u_dscratch1_csr_n53
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n52 u_dscratch1_csr_n52
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n51 u_dscratch1_csr_n51
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n50 u_dscratch1_csr_n50
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n49 u_dscratch1_csr_n49
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n48 u_dscratch1_csr_n48
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n46 u_dscratch1_csr_n46
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n45 u_dscratch1_csr_n45
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n44 u_dscratch1_csr_n44
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n43 u_dscratch1_csr_n43
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n42 u_dscratch1_csr_n42
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n41 u_dscratch1_csr_n41
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n40 u_dscratch1_csr_n40
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n39 u_dscratch1_csr_n39
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n38 u_dscratch1_csr_n38
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n37 u_dscratch1_csr_n37
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n36 u_dscratch1_csr_n36
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n35 u_dscratch1_csr_n35
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n34 u_dscratch1_csr_n34
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n33 u_dscratch1_csr_n33
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n179 u_dscratch1_csr_n179
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n175 u_dscratch1_csr_n175
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n173 u_dscratch1_csr_n173
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n167 u_dscratch1_csr_n167
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n165 u_dscratch1_csr_n165
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n163 u_dscratch1_csr_n163
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n161 u_dscratch1_csr_n161
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n157 u_dscratch1_csr_n157
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n125 u_dscratch1_csr_n125
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n123 u_dscratch1_csr_n123
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_csr/n3 u_mstack_csr_n3
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_csr/n2 u_mstack_csr_n2
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_csr/n1 u_mstack_csr_n1
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n233 u_mstack_epc_csr_n233
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n232 u_mstack_epc_csr_n232
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n231 u_mstack_epc_csr_n231
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n230 u_mstack_epc_csr_n230
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n229 u_mstack_epc_csr_n229
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n228 u_mstack_epc_csr_n228
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n227 u_mstack_epc_csr_n227
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n226 u_mstack_epc_csr_n226
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n225 u_mstack_epc_csr_n225
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n224 u_mstack_epc_csr_n224
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n223 u_mstack_epc_csr_n223
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n222 u_mstack_epc_csr_n222
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n221 u_mstack_epc_csr_n221
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n220 u_mstack_epc_csr_n220
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n219 u_mstack_epc_csr_n219
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n218 u_mstack_epc_csr_n218
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n217 u_mstack_epc_csr_n217
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n216 u_mstack_epc_csr_n216
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n215 u_mstack_epc_csr_n215
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n214 u_mstack_epc_csr_n214
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n213 u_mstack_epc_csr_n213
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n212 u_mstack_epc_csr_n212
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n211 u_mstack_epc_csr_n211
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n210 u_mstack_epc_csr_n210
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n209 u_mstack_epc_csr_n209
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n208 u_mstack_epc_csr_n208
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n207 u_mstack_epc_csr_n207
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n206 u_mstack_epc_csr_n206
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n205 u_mstack_epc_csr_n205
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n204 u_mstack_epc_csr_n204
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n203 u_mstack_epc_csr_n203
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n52 u_mstack_cause_csr_n52
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n51 u_mstack_cause_csr_n51
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n50 u_mstack_cause_csr_n50
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n49 u_mstack_cause_csr_n49
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n48 u_mstack_cause_csr_n48
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n47 u_mstack_cause_csr_n47
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n46 u_mstack_cause_csr_n46
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n77 mcycle_counter_i_n77
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n75 mcycle_counter_i_n75
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n74 mcycle_counter_i_n74
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n73 mcycle_counter_i_n73
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n71 mcycle_counter_i_n71
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n69 mcycle_counter_i_n69
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n68 mcycle_counter_i_n68
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n67 mcycle_counter_i_n67
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n66 mcycle_counter_i_n66
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n65 mcycle_counter_i_n65
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n356 mcycle_counter_i_n356
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n355 mcycle_counter_i_n355
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n354 mcycle_counter_i_n354
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n353 mcycle_counter_i_n353
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n352 mcycle_counter_i_n352
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n351 mcycle_counter_i_n351
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n350 mcycle_counter_i_n350
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n349 mcycle_counter_i_n349
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n348 mcycle_counter_i_n348
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n347 mcycle_counter_i_n347
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n346 mcycle_counter_i_n346
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n345 mcycle_counter_i_n345
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n344 mcycle_counter_i_n344
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n343 mcycle_counter_i_n343
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n342 mcycle_counter_i_n342
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n341 mcycle_counter_i_n341
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n340 mcycle_counter_i_n340
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n339 mcycle_counter_i_n339
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n337 mcycle_counter_i_n337
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n336 mcycle_counter_i_n336
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n335 mcycle_counter_i_n335
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n334 mcycle_counter_i_n334
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n333 mcycle_counter_i_n333
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n332 mcycle_counter_i_n332
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n331 mcycle_counter_i_n331
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n330 mcycle_counter_i_n330
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n329 mcycle_counter_i_n329
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n328 mcycle_counter_i_n328
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n327 mcycle_counter_i_n327
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n326 mcycle_counter_i_n326
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n325 mcycle_counter_i_n325
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n324 mcycle_counter_i_n324
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n323 mcycle_counter_i_n323
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n322 mcycle_counter_i_n322
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n321 mcycle_counter_i_n321
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n320 mcycle_counter_i_n320
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n319 mcycle_counter_i_n319
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n318 mcycle_counter_i_n318
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n317 mcycle_counter_i_n317
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n316 mcycle_counter_i_n316
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n315 mcycle_counter_i_n315
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n314 mcycle_counter_i_n314
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n313 mcycle_counter_i_n313
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n312 mcycle_counter_i_n312
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n311 mcycle_counter_i_n311
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n310 mcycle_counter_i_n310
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n309 mcycle_counter_i_n309
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n308 mcycle_counter_i_n308
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n307 mcycle_counter_i_n307
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n305 mcycle_counter_i_n305
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n197 mcycle_counter_i_n197
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n446 minstret_counter_i_n446
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n441 minstret_counter_i_n441
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n438 minstret_counter_i_n438
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n435 minstret_counter_i_n435
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n430 minstret_counter_i_n430
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n425 minstret_counter_i_n425
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n422 minstret_counter_i_n422
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n419 minstret_counter_i_n419
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n416 minstret_counter_i_n416
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n413 minstret_counter_i_n413
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n410 minstret_counter_i_n410
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n407 minstret_counter_i_n407
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n404 minstret_counter_i_n404
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n401 minstret_counter_i_n401
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n396 minstret_counter_i_n396
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n391 minstret_counter_i_n391
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n386 minstret_counter_i_n386
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n381 minstret_counter_i_n381
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n376 minstret_counter_i_n376
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n371 minstret_counter_i_n371
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n366 minstret_counter_i_n366
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n359 minstret_counter_i_n359
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n357 minstret_counter_i_n357
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n353 minstret_counter_i_n353
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n351 minstret_counter_i_n351
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n349 minstret_counter_i_n349
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n347 minstret_counter_i_n347
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n345 minstret_counter_i_n345
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n343 minstret_counter_i_n343
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n341 minstret_counter_i_n341
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n339 minstret_counter_i_n339
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n337 minstret_counter_i_n337
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n335 minstret_counter_i_n335
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n333 minstret_counter_i_n333
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n331 minstret_counter_i_n331
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n329 minstret_counter_i_n329
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n327 minstret_counter_i_n327
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n325 minstret_counter_i_n325
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n323 minstret_counter_i_n323
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n321 minstret_counter_i_n321
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n319 minstret_counter_i_n319
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n317 minstret_counter_i_n317
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n315 minstret_counter_i_n315
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n313 minstret_counter_i_n313
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n311 minstret_counter_i_n311
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n309 minstret_counter_i_n309
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n307 minstret_counter_i_n307
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n305 minstret_counter_i_n305
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n303 minstret_counter_i_n303
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n301 minstret_counter_i_n301
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n299 minstret_counter_i_n299
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n297 minstret_counter_i_n297
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n203 minstret_counter_i_n203
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n202 minstret_counter_i_n202
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n201 minstret_counter_i_n201
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n136 minstret_counter_i_n136
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n135 minstret_counter_i_n135
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n134 minstret_counter_i_n134
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n133 minstret_counter_i_n133
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n132 minstret_counter_i_n132
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n131 minstret_counter_i_n131
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n130 minstret_counter_i_n130
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n129 minstret_counter_i_n129
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_cpuctrlsts_part_csr/n24 u_cpuctrlsts_part_csr_n24
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_cpuctrlsts_part_csr/n22 u_cpuctrlsts_part_csr_n22
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_depc_o[2]_BAR csr_depc_o_2__BAR
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[30] op_quotient_q_reg_30_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[31] op_quotient_q_reg_31_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[28] op_quotient_q_reg_28_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[29] op_quotient_q_reg_29_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[0] op_quotient_q_reg_0_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[1] op_quotient_q_reg_1_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[2] op_quotient_q_reg_2_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[3] op_quotient_q_reg_3_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[4] op_quotient_q_reg_4_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[5] op_quotient_q_reg_5_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[6] op_quotient_q_reg_6_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[7] op_quotient_q_reg_7_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[8] op_quotient_q_reg_8_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[9] op_quotient_q_reg_9_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[10] op_quotient_q_reg_10_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[11] op_quotient_q_reg_11_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[16] op_quotient_q_reg_16_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[17] op_quotient_q_reg_17_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[18] op_quotient_q_reg_18_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[19] op_quotient_q_reg_19_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[20] op_quotient_q_reg_20_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[21] op_quotient_q_reg_21_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[22] op_quotient_q_reg_22_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[23] op_quotient_q_reg_23_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[24] op_quotient_q_reg_24_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[25] op_quotient_q_reg_25_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[26] op_quotient_q_reg_26_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[27] op_quotient_q_reg_27_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[13] op_quotient_q_reg_13_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[14] op_quotient_q_reg_14_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[15] op_quotient_q_reg_15_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[12] op_quotient_q_reg_12_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[1] op_numerator_q_reg_1_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[5] op_numerator_q_reg_5_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[2] op_numerator_q_reg_2_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[6] op_numerator_q_reg_6_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[10] op_numerator_q_reg_10_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[13] op_numerator_q_reg_13_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[17] op_numerator_q_reg_17_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[21] op_numerator_q_reg_21_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[14] op_numerator_q_reg_14_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[18] op_numerator_q_reg_18_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[22] op_numerator_q_reg_22_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[26] op_numerator_q_reg_26_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[30] op_numerator_q_reg_30_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[9] op_numerator_q_reg_9_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[25] op_numerator_q_reg_25_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[29] op_numerator_q_reg_29_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[3] op_numerator_q_reg_3_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[7] op_numerator_q_reg_7_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[11] op_numerator_q_reg_11_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[15] op_numerator_q_reg_15_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[19] op_numerator_q_reg_19_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[23] op_numerator_q_reg_23_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[27] op_numerator_q_reg_27_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[4] op_numerator_q_reg_4_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[0] op_numerator_q_reg_0_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[8] op_numerator_q_reg_8_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[12] op_numerator_q_reg_12_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[16] op_numerator_q_reg_16_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[20] op_numerator_q_reg_20_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[24] op_numerator_q_reg_24_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[28] op_numerator_q_reg_28_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[31] op_numerator_q_reg_31_
ibex_multdiv_fast_RV32M2 cell div_counter_q_reg[1] div_counter_q_reg_1_
ibex_multdiv_fast_RV32M2 cell div_counter_q_reg[2] div_counter_q_reg_2_
ibex_multdiv_fast_RV32M2 cell div_counter_q_reg[0] div_counter_q_reg_0_
ibex_multdiv_fast_RV32M2 cell div_counter_q_reg[4] div_counter_q_reg_4_
ibex_multdiv_fast_RV32M2 cell div_counter_q_reg[3] div_counter_q_reg_3_
ibex_multdiv_fast_RV32M2 cell gen_mult_fast.mult_state_q_reg[0] gen_mult_fast_mult_state_q_reg_0_
ibex_multdiv_fast_RV32M2 cell gen_mult_fast.mult_state_q_reg[1] gen_mult_fast_mult_state_q_reg_1_
ibex_multdiv_fast_RV32M2 cell md_state_q_reg[1] md_state_q_reg_1_
ibex_multdiv_fast_RV32M2 cell md_state_q_reg[0] md_state_q_reg_0_
ibex_multdiv_fast_RV32M2 cell md_state_q_reg[2] md_state_q_reg_2_
ibex_multdiv_fast_RV32M2 net imd_val_d_o_31     imd_val_d_o[31]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_30     imd_val_d_o[30]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_29     imd_val_d_o[29]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_28     imd_val_d_o[28]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_27     imd_val_d_o[27]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_26     imd_val_d_o[26]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_25     imd_val_d_o[25]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_24     imd_val_d_o[24]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_23     imd_val_d_o[23]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_22     imd_val_d_o[22]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_21     imd_val_d_o[21]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_20     imd_val_d_o[20]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_19     imd_val_d_o[19]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_18     imd_val_d_o[18]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_17     imd_val_d_o[17]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_16     imd_val_d_o[16]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_15     imd_val_d_o[15]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_14     imd_val_d_o[14]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_13     imd_val_d_o[13]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_12     imd_val_d_o[12]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_11     imd_val_d_o[11]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_10     imd_val_d_o[10]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_9      imd_val_d_o[9]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_8      imd_val_d_o[8]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_7      imd_val_d_o[7]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_6      imd_val_d_o[6]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_5      imd_val_d_o[5]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_4      imd_val_d_o[4]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_3      imd_val_d_o[3]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_2      imd_val_d_o[2]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_1      imd_val_d_o[1]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_0      imd_val_d_o[0]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_31     imd_val_q_i[31]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_30     imd_val_q_i[30]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_29     imd_val_q_i[29]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_28     imd_val_q_i[28]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_27     imd_val_q_i[27]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_26     imd_val_q_i[26]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_25     imd_val_q_i[25]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_24     imd_val_q_i[24]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_23     imd_val_q_i[23]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_22     imd_val_q_i[22]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_21     imd_val_q_i[21]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_20     imd_val_q_i[20]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_19     imd_val_q_i[19]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_18     imd_val_q_i[18]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_17     imd_val_q_i[17]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_16     imd_val_q_i[16]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_15     imd_val_q_i[15]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_14     imd_val_q_i[14]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_13     imd_val_q_i[13]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_12     imd_val_q_i[12]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_11     imd_val_q_i[11]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_10     imd_val_q_i[10]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_9      imd_val_q_i[9]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_8      imd_val_q_i[8]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_7      imd_val_q_i[7]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_6      imd_val_q_i[6]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_5      imd_val_q_i[5]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_4      imd_val_q_i[4]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_3      imd_val_q_i[3]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_2      imd_val_q_i[2]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_1      imd_val_q_i[1]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_0      imd_val_q_i[0]
SNPS_CLOCK_GATE_HIGH_ibex_top_0 net net304057   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_0 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_0 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_1 net net304057   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_1 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_1 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_2 net net304057   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_2 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_2 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_3 net net304057   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_3 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_3 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_4 net net304057   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_4 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_4 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_5 net net304057   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_5 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_5 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_6 net net304057   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_6 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_6 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_7 net net304057   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_7 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_7 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_8 net net304057   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_8 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_8 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_9 net net304057   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_9 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_9 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_10 net net304057  EN
SNPS_CLOCK_GATE_HIGH_ibex_top_10 net n2         ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_10 net n3         CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_11 net net304057  EN
SNPS_CLOCK_GATE_HIGH_ibex_top_11 net n2         ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_11 net n3         CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_0 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_0 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_0 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_1 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_1 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_1 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_2 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_2 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_2 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_3 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_3 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_3 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_4 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_4 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_4 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_5 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_5 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_5 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_6 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_6 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_6 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_7 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_7 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_7 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_8 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_8 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_8 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_9 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_9 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_9 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_10 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_10 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_10 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_11 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_11 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_11 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_12 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_12 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_12 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_13 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_13 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_13 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_14 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_14 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_14 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_15 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_15 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_15 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_16 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_16 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_16 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_17 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_17 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_17 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_18 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_18 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_18 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_19 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_19 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_19 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_20 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_20 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_20 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_21 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_21 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_21 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_22 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_22 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_22 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_23 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_23 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_23 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_24 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_24 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_24 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_25 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_25 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_25 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_26 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_26 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_26 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_27 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_27 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_27 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_28 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_28 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_28 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_29 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_29 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_29 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_30 net net304602 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_30 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_30 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_0 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_0 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_0 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_1 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_1 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_1 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_2 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_2 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_2 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_3 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_3 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_3 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_4 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_4 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_4 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_5 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_5 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_5 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_6 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_6 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_6 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_7 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_7 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_7 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_8 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_8 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_8 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_9 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_9 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_9 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_10 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_10 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_10 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_11 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_11 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_11 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_12 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_12 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_12 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_13 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_13 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_13 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_14 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_14 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_14 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_15 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_15 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_15 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_16 net net304043 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_16 net n3 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_16 net n4 CLK
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_0 net net303685 EN
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_0 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_0 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_1 net net303685 EN
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_1 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_1 net n3 CLK
1
1
report_clock_gating
 
****************************************
Report : clock_gating
Design : ibex_top
Version: O-2018.06-SP5-1
Date   : Tue Apr  9 21:52:41 2024
****************************************



                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |       62         |
          |                                       |                  |
          |    Number of Gated registers          |  1888 (97.77%)   |
          |                                       |                  |
          |    Number of Ungated registers        |    43 (2.23%)    |
          |                                       |                  |
          |    Total number of registers          |     1931         |
          ------------------------------------------------------------



1
# Generate a report file
set rpt_file "${top_level}.dc.rpt"
ibex_top.dc.rpt
set maxpaths 20
20
check_design >> ${rpt_file}
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing_requirements >> ${rpt_file} 
#report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
#report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
#report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
#report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
#report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
##################################################
# Save the design database 
##################################################
# Generate structural verilog netlist
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/dc_syn/dc/ibex/ibex_top.nl.v'.
Warning: Verilog writer has added 15 nets to module ibex_top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
# Write a Standard Delay Format (SDF) file
# Note : SDF is an IEEE standard for the representation and interpretation of timing data
#        The SDF file includes delays (module path, device, interconnect, and port), timing checks (setup, hold, recovery, skew, width, and period),
#        timing constraints (path and skew), incremental and absolute delays, and so on
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall23/yl5334/ibex_/ibex/dc_syn/dc/ibex/ibex_top.syn.sdf'. (WT-3)
1
# Write a SDC file
# Note : SDC is a format used to specify the design intent, including the timing, power and area constraints for a design
write_sdc "${top_level}.syn.sdc" -version 1.7
1
# Finish synthesis
#quit
dc_shell> Current design is 'ibex_top'.
4.1
Current design is 'ibex_top'.
dc_shell> Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/generic.sdb'
dc_shell> report_clock_gating
 
****************************************
Report : clock_gating
Design : ibex_top
Version: O-2018.06-SP5-1
Date   : Tue Apr  9 22:29:35 2024
****************************************



                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |       62         |
          |                                       |                  |
          |    Number of Gated registers          |  1888 (97.77%)   |
          |                                       |                  |
          |    Number of Ungated registers        |    43 (2.23%)    |
          |                                       |                  |
          |    Total number of registers          |     1931         |
          ------------------------------------------------------------



1
dc_shell> report_power
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : ibex_top
Version: O-2018.06-SP5-1
Date   : Tue Apr  9 22:29:38 2024
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 734.7460 uW   (75%)
  Net Switching Power  = 243.3476 uW   (25%)
                         ---------
Total Dynamic Power    = 978.0935 uW  (100%)

Cell Leakage Power     = 183.6029 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  8.4086e-02        7.4857e-02        2.0587e+03            0.1589  (  16.25%)
register           0.5256        8.1364e-03        9.2734e+04            0.5339  (  54.57%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.1250            0.1604        8.8811e+04            0.2855  (  29.18%)
--------------------------------------------------------------------------------------------------
Total              0.7347 mW         0.2433 mW     1.8360e+05 pW         0.9783 mW
1
dc_shell> 