$date
  Tue Jun 14 10:59:14 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_pr2 $end
$var reg 1 ! flag $end
$var reg 16 " din[15:0] $end
$var reg 32 # dout[31:0] $end
$scope module uut $end
$var reg 16 $ din[15:0] $end
$var reg 1 % flag $end
$var reg 32 & dout[31:0] $end
$var reg 32 ' sqr_out[31:0] $end
$var reg 32 ( adder_out[31:0] $end
$var reg 32 ) reg_out[31:0] $end
$var reg 1 * ctrl $end
$scope module u_sqr $end
$var reg 16 + a[15:0] $end
$var reg 32 , r[31:0] $end
$upscope $end
$scope module u_adder $end
$var reg 32 - a[31:0] $end
$var reg 32 . b[31:0] $end
$var reg 32 / r[31:0] $end
$upscope $end
$scope module u_counter $end
$var reg 1 0 s_in $end
$var reg 1 1 s_out $end
$var reg 5 2 c[4:0] $end
$upscope $end
$scope module u_reg $end
$var reg 32 3 din[31:0] $end
$var reg 1 4 rst $end
$var reg 32 5 dout[31:0] $end
$var reg 32 6 data[31:0] $end
$upscope $end
$scope module u_mux $end
$var reg 32 7 a[31:0] $end
$var reg 32 8 b[31:0] $end
$var reg 1 9 sel $end
$var reg 32 : r[31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
