Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  MIPS_Project1.vho
Sim SDF file          :  MIPS_Project1__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # do MIPS_Project1_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {MIPS_Project1.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 17:38:32 on Apr 24,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work MIPS_Project1.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package fiftyfivenm_atom_pack
ModelSim-Altera Info: # -- Loading package fiftyfivenm_components
ModelSim-Altera Info: # -- Compiling entity hard_block
ModelSim-Altera Info: # -- Compiling architecture structure of hard_block
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Compiling entity top_level
ModelSim-Altera Info: # -- Compiling architecture structure of top_level
ModelSim-Altera Info: # End time: 17:38:34 on Apr 24,2022, Elapsed time: 0:00:02
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {C:/Users/keato/Desktop/Fundamentals Pipeline Bonus/Testbenches/top_level_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 17:38:34 on Apr 24,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work C:/Users/keato/Desktop/Fundamentals Pipeline Bonus/Testbenches/top_level_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity top_level_tb
ModelSim-Altera Info: # -- Compiling architecture bench of top_level_tb
ModelSim-Altera Info: # End time: 17:38:34 on Apr 24,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L altera -L altera_lnsim -L fiftyfivenm -L gate_work -L work -voptargs="+acc"  top_level_tb
ModelSim-Altera Info: # vsim -t 1ps -L altera -L altera_lnsim -L fiftyfivenm -L gate_work -L work -voptargs=""+acc"" top_level_tb 
ModelSim-Altera Info: # Start time: 17:38:34 on Apr 24,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading work.top_level_tb(bench)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading altera.dffeas_pack
ModelSim-Altera Info: # Loading altera.altera_primitives_components
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_components
ModelSim-Altera Info: # Loading work.top_level(structure)
ModelSim-Altera Info: # Loading work.hard_block(structure)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_ram_block(block_arch)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_ram_register(reg_arch)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_ram_pulse_generator(pgen_arch)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
ModelSim-Altera Warning: # ** Warning: Design size of 438915 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
ModelSim-Altera Info: # Expect performance to be adversely affected.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run 80 ns
ModelSim-Altera Info: # End time: 19:06:01 on Apr 24,2022, Elapsed time: 1:27:27
ModelSim-Altera Info: # Errors: 0, Warnings: 1
Info: NativeLink simulation flow was successful
