$date
	Sun Oct 23 04:36:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#327491
b11010 !
1"
#327494
b11010 &
b11010 %
1$
#327495
0"
#327498
b1101 &
b1101 %
#327502
b101000 &
b101000 %
#327506
b10100 &
b10100 %
#327510
b1010 &
b1010 %
#327514
b101 &
b101 %
#327518
b10000 &
b10000 %
#327522
b1000 &
b1000 %
#327526
b100 &
b100 %
#327530
b10 &
b10 %
#327534
b1 &
1#
b1 %
#327538
b0 &
b0 %
0#
0$
#1245351
b101 !
1"
#1245354
b101 &
b101 %
1$
#1245355
0"
#1245358
b10000 &
b10000 %
#1245362
b1000 &
b1000 %
#1245366
b100 &
b100 %
#1245370
b10 &
b10 %
#1245374
b1 &
1#
b1 %
#1245378
b0 &
b0 %
0#
0$
#2262194
b10011 &
b10011 %
1$
b10011 !
1"
#2262195
0"
#2262198
b111010 &
b111010 %
#2262202
b11101 &
b11101 %
#2262206
b1011000 &
b1011000 %
#2262210
b101100 &
b101100 %
#2262214
b10110 &
b10110 %
#2262218
b1011 &
b1011 %
#2262222
b100010 &
b100010 %
#2262226
b10001 &
b10001 %
#2262230
b110100 &
b110100 %
#2262234
b11010 &
b11010 %
#2262238
b1101 &
b1101 %
#2262242
b101000 &
b101000 %
#2262246
b10100 &
b10100 %
#2262250
b1010 &
b1010 %
#2262254
b101 &
b101 %
#2262258
b10000 &
b10000 %
#2262262
b1000 &
b1000 %
#2262266
b100 &
b100 %
#2262270
b10 &
b10 %
#2262274
b1 &
b1 %
1#
#2262278
b0 &
0#
b0 %
0$
#4500012
