-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top_fftStageKernelS2S is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fftOutData_local2_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    fftOutData_local2_empty_n : IN STD_LOGIC;
    fftOutData_local2_read : OUT STD_LOGIC;
    fftOutData_local2_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local2_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    fftOutData_local_full_n : IN STD_LOGIC;
    fftOutData_local_write : OUT STD_LOGIC;
    fftOutData_local_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of fft_top_fftStageKernelS2S is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv9_180 : STD_LOGIC_VECTOR (8 downto 0) := "110000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_100 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal twiddleObj_M_imag_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal twiddleObj_M_imag_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal twiddleObj_M_imag_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal twiddleObj_M_imag_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal fftOutData_local2_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln151_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_nbreadreq_fu_120_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal fftOutData_local_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal icmp_ln151_reg_858 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_858_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_862 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_862_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal k_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_reg_853 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_predicate_op29_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op133_write_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln151_reg_858_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_858_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_862_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_862_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_complexOp1_M_real_fu_229_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_complexOp1_M_real_reg_866 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_complexOp1_M_imag_reg_872 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_complexOp1_M_real_1_reg_878 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_complexOp1_M_imag_1_reg_884 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_cos_fu_275_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_cos_reg_890 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_cos_reg_890_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal output_saturation_control_imag_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_saturation_control_imag_reg_896 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln129_1_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln129_1_reg_906 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln129_1_reg_906_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_real_16_fu_362_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut_index_real_16_reg_911 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_20_fu_370_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_20_reg_916 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_reg_921 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal trunc_ln_reg_921_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln_reg_921_pp0_iter3_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_1_reg_927 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_1_reg_927_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_1_reg_927_pp0_iter3_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_2_reg_933 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_2_reg_933_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_3_reg_938 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_3_reg_938_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal imagSinVal_fu_621_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal imagSinVal_reg_943 : STD_LOGIC_VECTOR (15 downto 0);
    signal imagSinVal_reg_943_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal realCosVal_fu_688_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal realCosVal_reg_953 : STD_LOGIC_VECTOR (15 downto 0);
    signal real1_reg_958 : STD_LOGIC_VECTOR (15 downto 0);
    signal real2_reg_963 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag1_reg_968 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_reg_973 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal f9_reg_166 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_phi_mux_k_phi_fu_182_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_k_1_phi_fu_193_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_19_fu_222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_k_1_reg_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln114_fu_333_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln132_fu_629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal twiddleObj_M_imag_ce1_local : STD_LOGIC;
    signal twiddleObj_M_imag_ce0_local : STD_LOGIC;
    signal tmp_72_fu_206_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln177_fu_263_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal index_fu_267_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln111_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_1_fu_295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln112_fu_307_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal lut_index_imag_fu_311_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_invert_control_imag_fu_281_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_imag_15_fu_319_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut_index_imag_16_fu_325_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut_index_real_fu_352_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_invert_control_real_fu_338_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_real_15_fu_356_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl23_fu_379_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln35_fu_376_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln35_fu_386_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_shl22_fu_405_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln40_fu_402_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_fu_412_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_shl21_fu_431_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln35_1_fu_428_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln35_25_fu_438_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_shl20_fu_457_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln40_1_fu_454_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_25_fu_464_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal real1_64_fu_444_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal real1_63_fu_392_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_64_fu_470_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_63_fu_418_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_real_25_fu_480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_imag_25_fu_486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_26_fu_512_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_26_fu_528_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal real1_65_fu_518_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_65_fu_534_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_real_27_fu_544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_imag_27_fu_550_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_out_sin_fu_584_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln123_fu_591_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_77_fu_601_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln123_fu_597_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln123_fu_609_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal output_negate_control_imag_fu_576_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln123_1_cast_fu_617_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln129_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_saturation_control_real_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_out_cos_fu_650_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln139_fu_658_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_80_fu_668_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln139_fu_664_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln139_fu_676_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal output_negate_control_real_fu_633_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln139_1_cast_fu_684_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln35_fu_702_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln35_4_fu_699_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln35_fu_702_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln35_3_fu_696_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln35_fu_702_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln36_fu_724_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln36_1_fu_721_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln36_fu_724_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln36_fu_718_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln36_fu_724_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln39_fu_740_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln39_fu_740_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln39_fu_740_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln40_fu_756_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln40_fu_756_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln40_fu_756_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_73_fu_775_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln35_25_fu_782_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln35_2_fu_772_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln35_27_fu_786_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_74_fu_805_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln40_10_fu_812_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln37_fu_802_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_27_fu_816_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal imag_out_fu_836_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal real_out_fu_832_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_66_fu_822_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal real1_66_fu_792_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft_top_mul_16s_15s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    twiddleObj_M_imag_U : component fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => twiddleObj_M_imag_address0,
        ce0 => twiddleObj_M_imag_ce0_local,
        q0 => twiddleObj_M_imag_q0,
        address1 => twiddleObj_M_imag_address1,
        ce1 => twiddleObj_M_imag_ce1_local,
        q1 => twiddleObj_M_imag_q1);

    mul_16s_15s_31_1_1_U92 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln35_fu_702_p0,
        din1 => mul_ln35_fu_702_p1,
        dout => mul_ln35_fu_702_p2);

    mul_16s_15s_31_1_1_U93 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln36_fu_724_p0,
        din1 => mul_ln36_fu_724_p1,
        dout => mul_ln36_fu_724_p2);

    mul_16s_15s_31_1_1_U94 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln39_fu_740_p0,
        din1 => mul_ln39_fu_740_p1,
        dout => mul_ln39_fu_740_p2);

    mul_16s_15s_31_1_1_U95 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln40_fu_756_p0,
        din1 => mul_ln40_fu_756_p1,
        dout => mul_ln40_fu_756_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((f9_reg_166 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    f9_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((f9_reg_166 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                f9_reg_166 <= f_reg_853;
            elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                f9_reg_166 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    k_reg_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_858 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                k_reg_178 <= k_20_reg_916;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                k_reg_178 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                f_reg_853 <= f_fu_200_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln129_1_reg_906 <= icmp_ln129_1_fu_346_p2;
                icmp_ln129_1_reg_906_pp0_iter1_reg <= icmp_ln129_1_reg_906;
                icmp_ln151_reg_858 <= icmp_ln151_fu_216_p2;
                icmp_ln151_reg_858_pp0_iter1_reg <= icmp_ln151_reg_858;
                imagSinVal_reg_943 <= imagSinVal_fu_621_p3;
                    index_cos_reg_890(9 downto 1) <= index_cos_fu_275_p2(9 downto 1);
                    index_cos_reg_890_pp0_iter1_reg(9 downto 1) <= index_cos_reg_890(9 downto 1);
                    lut_index_real_16_reg_911(7 downto 1) <= lut_index_real_16_fu_362_p3(7 downto 1);
                output_saturation_control_imag_reg_896 <= output_saturation_control_imag_fu_301_p2;
                p_complexOp1_M_imag_1_reg_884 <= fftOutData_local2_dout(63 downto 48);
                p_complexOp1_M_imag_reg_872 <= fftOutData_local2_dout(31 downto 16);
                p_complexOp1_M_real_1_reg_878 <= fftOutData_local2_dout(47 downto 32);
                p_complexOp1_M_real_reg_866 <= p_complexOp1_M_real_fu_229_p1;
                tmp_reg_862 <= tmp_nbreadreq_fu_120_p3;
                tmp_reg_862_pp0_iter1_reg <= tmp_reg_862;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln151_reg_858_pp0_iter2_reg <= icmp_ln151_reg_858_pp0_iter1_reg;
                icmp_ln151_reg_858_pp0_iter3_reg <= icmp_ln151_reg_858_pp0_iter2_reg;
                imagSinVal_reg_943_pp0_iter2_reg <= imagSinVal_reg_943;
                tmp_reg_862_pp0_iter2_reg <= tmp_reg_862_pp0_iter1_reg;
                tmp_reg_862_pp0_iter3_reg <= tmp_reg_862_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                imag1_reg_968 <= mul_ln39_fu_740_p2(30 downto 15);
                imag2_reg_973 <= mul_ln40_fu_756_p2(30 downto 15);
                real1_reg_958 <= mul_ln35_fu_702_p2(30 downto 15);
                real2_reg_963 <= mul_ln36_fu_724_p2(30 downto 15);
                realCosVal_reg_953 <= realCosVal_fu_688_p3;
                trunc_ln95_1_reg_927_pp0_iter2_reg <= trunc_ln95_1_reg_927;
                trunc_ln95_1_reg_927_pp0_iter3_reg <= trunc_ln95_1_reg_927_pp0_iter2_reg;
                trunc_ln95_2_reg_933_pp0_iter2_reg <= trunc_ln95_2_reg_933;
                trunc_ln95_3_reg_938_pp0_iter2_reg <= trunc_ln95_3_reg_938;
                trunc_ln_reg_921_pp0_iter2_reg <= trunc_ln_reg_921;
                trunc_ln_reg_921_pp0_iter3_reg <= trunc_ln_reg_921_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_20_reg_916 <= k_20_fu_370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln95_1_reg_927 <= p_r_M_imag_25_fu_486_p2(15 downto 1);
                trunc_ln95_2_reg_933 <= p_r_M_real_27_fu_544_p2(15 downto 1);
                trunc_ln95_3_reg_938 <= p_r_M_imag_27_fu_550_p2(15 downto 1);
                trunc_ln_reg_921 <= p_r_M_real_25_fu_480_p2(15 downto 1);
            end if;
        end if;
    end process;
    index_cos_reg_890(0) <= '0';
    index_cos_reg_890_pp0_iter1_reg(0) <= '0';
    lut_index_real_16_reg_911(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln151_fu_216_p2, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, f9_reg_166, ap_block_state1, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln151_fu_216_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0)) or ((icmp_ln151_fu_216_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                if (((f9_reg_166 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state8 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state7_pp0_stage0_iter4_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter4_grp1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state3_pp0_stage0_iter0, ap_block_state7_pp0_stage0_iter4_grp1)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter4_grp1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state7_pp0_stage0_iter4_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter4_grp1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state3_pp0_stage0_iter0, ap_block_state7_pp0_stage0_iter4_grp1)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter4_grp1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state7_pp0_stage0_iter4_grp1)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter4_grp1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_pp0_stage0_iter0_assign_proc : process(fftOutData_local2_empty_n, ap_predicate_op29_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter0 <= ((fftOutData_local2_empty_n = ap_const_logic_0) and (ap_predicate_op29_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_state7_pp0_stage0_iter4_grp1_assign_proc : process(fftOutData_local_full_n, ap_predicate_op133_write_state7)
    begin
                ap_block_state7_pp0_stage0_iter4_grp1 <= ((fftOutData_local_full_n = ap_const_logic_0) and (ap_predicate_op133_write_state7 = ap_const_boolean_1));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln151_fu_216_p2)
    begin
        if ((icmp_ln151_fu_216_p2 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, f9_reg_166, ap_CS_fsm_state8)
    begin
        if (((f9_reg_166 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_k_1_phi_fu_193_p4_assign_proc : process(icmp_ln151_fu_216_p2, tmp_nbreadreq_fu_120_p3, ap_phi_mux_k_phi_fu_182_p4, k_19_fu_222_p2, ap_phi_reg_pp0_iter0_k_1_reg_190)
    begin
        if ((icmp_ln151_fu_216_p2 = ap_const_lv1_1)) then
            if ((tmp_nbreadreq_fu_120_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_k_1_phi_fu_193_p4 <= ap_phi_mux_k_phi_fu_182_p4;
            elsif ((tmp_nbreadreq_fu_120_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_k_1_phi_fu_193_p4 <= k_19_fu_222_p2;
            else 
                ap_phi_mux_k_1_phi_fu_193_p4 <= ap_phi_reg_pp0_iter0_k_1_reg_190;
            end if;
        else 
            ap_phi_mux_k_1_phi_fu_193_p4 <= ap_phi_reg_pp0_iter0_k_1_reg_190;
        end if; 
    end process;


    ap_phi_mux_k_phi_fu_182_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, icmp_ln151_reg_858, k_reg_178, k_20_reg_916, ap_enable_reg_pp0_iter1)
    begin
        if (((icmp_ln151_reg_858 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_k_phi_fu_182_p4 <= k_20_reg_916;
        else 
            ap_phi_mux_k_phi_fu_182_p4 <= k_reg_178;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_k_1_reg_190 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op133_write_state7_assign_proc : process(icmp_ln151_reg_858_pp0_iter3_reg, tmp_reg_862_pp0_iter3_reg)
    begin
                ap_predicate_op133_write_state7 <= ((tmp_reg_862_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln151_reg_858_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op29_read_state3_assign_proc : process(icmp_ln151_fu_216_p2, tmp_nbreadreq_fu_120_p3)
    begin
                ap_predicate_op29_read_state3 <= ((tmp_nbreadreq_fu_120_p3 = ap_const_lv1_1) and (icmp_ln151_fu_216_p2 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(f9_reg_166, ap_CS_fsm_state8)
    begin
        if (((f9_reg_166 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    f_fu_200_p2 <= (f9_reg_166 xor ap_const_lv1_1);

    fftOutData_local2_blk_n_assign_proc : process(fftOutData_local2_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln151_fu_216_p2, tmp_nbreadreq_fu_120_p3)
    begin
        if (((tmp_nbreadreq_fu_120_p3 = ap_const_lv1_1) and (icmp_ln151_fu_216_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fftOutData_local2_blk_n <= fftOutData_local2_empty_n;
        else 
            fftOutData_local2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fftOutData_local2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op29_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op29_read_state3 = ap_const_boolean_1))) then 
            fftOutData_local2_read <= ap_const_logic_1;
        else 
            fftOutData_local2_read <= ap_const_logic_0;
        end if; 
    end process;


    fftOutData_local_blk_n_assign_proc : process(fftOutData_local_full_n, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_grp1, icmp_ln151_reg_858_pp0_iter3_reg, tmp_reg_862_pp0_iter3_reg, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
        if (((tmp_reg_862_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln151_reg_858_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            fftOutData_local_blk_n <= fftOutData_local_full_n;
        else 
            fftOutData_local_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fftOutData_local_din <= (((imag_out_fu_836_p2 & real_out_fu_832_p2) & imag2_66_fu_822_p4) & real1_66_fu_792_p4);

    fftOutData_local_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_predicate_op133_write_state7, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_predicate_op133_write_state7 = ap_const_boolean_1))) then 
            fftOutData_local_write <= ap_const_logic_1;
        else 
            fftOutData_local_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln111_1_fu_295_p2 <= "1" when (trunc_ln177_fu_263_p1 = ap_const_lv9_180) else "0";
    icmp_ln111_fu_289_p2 <= "1" when (trunc_ln177_fu_263_p1 = ap_const_lv9_80) else "0";
    icmp_ln129_1_fu_346_p2 <= "1" when (trunc_ln177_fu_263_p1 = ap_const_lv9_0) else "0";
    icmp_ln129_fu_640_p2 <= "1" when (index_cos_reg_890_pp0_iter1_reg = ap_const_lv10_100) else "0";
    icmp_ln151_fu_216_p2 <= "1" when (signed(tmp_72_fu_206_p4) < signed(ap_const_lv24_1)) else "0";
    imag2_63_fu_418_p4 <= sub_ln40_fu_412_p2(30 downto 15);
    imag2_64_fu_470_p4 <= sub_ln40_25_fu_464_p2(30 downto 15);
    imag2_65_fu_534_p4 <= sub_ln40_26_fu_528_p2(30 downto 15);
    imag2_66_fu_822_p4 <= sub_ln40_27_fu_816_p2(30 downto 15);
    imagSinVal_fu_621_p3 <= 
        select_ln123_1_cast_fu_617_p1 when (output_negate_control_imag_fu_576_p3(0) = '1') else 
        temp_out_sin_fu_584_p3;
    imag_out_fu_836_p2 <= std_logic_vector(unsigned(imag2_reg_973) + unsigned(imag1_reg_968));
    index_cos_fu_275_p2 <= std_logic_vector(unsigned(index_fu_267_p3) + unsigned(ap_const_lv10_300));
    index_fu_267_p3 <= (trunc_ln177_fu_263_p1 & ap_const_lv1_0);
    index_invert_control_imag_fu_281_p3 <= ap_phi_mux_k_phi_fu_182_p4(7 downto 7);
    index_invert_control_real_fu_338_p3 <= index_cos_fu_275_p2(8 downto 8);
    k_19_fu_222_p2 <= std_logic_vector(unsigned(ap_phi_mux_k_phi_fu_182_p4) + unsigned(ap_const_lv32_FFFFFFFF));
    k_20_fu_370_p2 <= std_logic_vector(unsigned(ap_phi_mux_k_1_phi_fu_193_p4) + unsigned(ap_const_lv32_1));
    lut_index_imag_15_fu_319_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(lut_index_imag_fu_311_p3));
    lut_index_imag_16_fu_325_p3 <= 
        lut_index_imag_15_fu_319_p2 when (index_invert_control_imag_fu_281_p3(0) = '1') else 
        lut_index_imag_fu_311_p3;
    lut_index_imag_fu_311_p3 <= (trunc_ln112_fu_307_p1 & ap_const_lv1_0);
    lut_index_real_15_fu_356_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(lut_index_real_fu_352_p1));
    lut_index_real_16_fu_362_p3 <= 
        lut_index_real_15_fu_356_p2 when (index_invert_control_real_fu_338_p3(0) = '1') else 
        lut_index_real_fu_352_p1;
    lut_index_real_fu_352_p1 <= index_cos_fu_275_p2(8 - 1 downto 0);
    mul_ln35_fu_702_p0 <= sext_ln35_4_fu_699_p1(16 - 1 downto 0);
    mul_ln35_fu_702_p1 <= sext_ln35_3_fu_696_p1(15 - 1 downto 0);
    mul_ln36_fu_724_p0 <= sext_ln36_1_fu_721_p1(16 - 1 downto 0);
    mul_ln36_fu_724_p1 <= sext_ln36_fu_718_p1(15 - 1 downto 0);
    mul_ln39_fu_740_p0 <= sext_ln36_1_fu_721_p1(16 - 1 downto 0);
    mul_ln39_fu_740_p1 <= sext_ln35_3_fu_696_p1(15 - 1 downto 0);
    mul_ln40_fu_756_p0 <= sext_ln35_4_fu_699_p1(16 - 1 downto 0);
    mul_ln40_fu_756_p1 <= sext_ln36_fu_718_p1(15 - 1 downto 0);
    output_negate_control_imag_fu_576_p3 <= k_reg_178(8 downto 8);
    output_negate_control_real_fu_633_p3 <= index_cos_reg_890_pp0_iter1_reg(9 downto 9);
    output_saturation_control_imag_fu_301_p2 <= (icmp_ln111_fu_289_p2 or icmp_ln111_1_fu_295_p2);
    output_saturation_control_real_fu_645_p2 <= (icmp_ln129_fu_640_p2 or icmp_ln129_1_reg_906_pp0_iter1_reg);
    p_complexOp1_M_real_fu_229_p1 <= fftOutData_local2_dout(16 - 1 downto 0);
    p_r_M_imag_25_fu_486_p2 <= std_logic_vector(unsigned(imag2_64_fu_470_p4) + unsigned(imag2_63_fu_418_p4));
    p_r_M_imag_27_fu_550_p2 <= std_logic_vector(unsigned(imag2_65_fu_534_p4) + unsigned(imag2_63_fu_418_p4));
    p_r_M_real_25_fu_480_p2 <= std_logic_vector(unsigned(real1_64_fu_444_p4) + unsigned(real1_63_fu_392_p4));
    p_r_M_real_27_fu_544_p2 <= std_logic_vector(unsigned(real1_65_fu_518_p4) + unsigned(real1_63_fu_392_p4));
    p_shl20_fu_457_p3 <= (p_complexOp1_M_imag_1_reg_884 & ap_const_lv15_0);
    p_shl21_fu_431_p3 <= (p_complexOp1_M_real_1_reg_878 & ap_const_lv15_0);
    p_shl22_fu_405_p3 <= (p_complexOp1_M_imag_reg_872 & ap_const_lv15_0);
    p_shl23_fu_379_p3 <= (p_complexOp1_M_real_reg_866 & ap_const_lv15_0);
    real1_63_fu_392_p4 <= sub_ln35_fu_386_p2(30 downto 15);
    real1_64_fu_444_p4 <= sub_ln35_25_fu_438_p2(30 downto 15);
    real1_65_fu_518_p4 <= sub_ln35_26_fu_512_p2(30 downto 15);
    real1_66_fu_792_p4 <= sub_ln35_27_fu_786_p2(30 downto 15);
    realCosVal_fu_688_p3 <= 
        select_ln139_1_cast_fu_684_p1 when (output_negate_control_real_fu_633_p3(0) = '1') else 
        temp_out_cos_fu_650_p3;
    real_out_fu_832_p2 <= std_logic_vector(unsigned(real1_reg_958) - unsigned(real2_reg_963));
    select_ln123_1_cast_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln123_fu_609_p3),16));
    select_ln123_fu_609_p3 <= 
        ap_const_lv15_7FFF when (tmp_77_fu_601_p3(0) = '1') else 
        trunc_ln123_fu_597_p1;
    select_ln139_1_cast_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln139_fu_676_p3),16));
    select_ln139_fu_676_p3 <= 
        ap_const_lv15_7FFF when (tmp_80_fu_668_p3(0) = '1') else 
        trunc_ln139_fu_664_p1;
        sext_ln35_1_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_real_1_reg_878),31));

        sext_ln35_25_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_73_fu_775_p3),31));

        sext_ln35_2_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_921_pp0_iter3_reg),31));

        sext_ln35_3_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln95_2_reg_933_pp0_iter2_reg),31));

        sext_ln35_4_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(realCosVal_reg_953),31));

        sext_ln35_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_real_reg_866),31));

        sext_ln36_1_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(imagSinVal_reg_943_pp0_iter2_reg),31));

        sext_ln36_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln95_3_reg_938_pp0_iter2_reg),31));

        sext_ln37_fu_802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln95_1_reg_927_pp0_iter3_reg),31));

        sext_ln40_10_fu_812_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_74_fu_805_p3),31));

        sext_ln40_1_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_imag_1_reg_884),31));

        sext_ln40_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_imag_reg_872),31));

    sub_ln123_fu_591_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(temp_out_sin_fu_584_p3));
    sub_ln139_fu_658_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(temp_out_cos_fu_650_p3));
    sub_ln35_25_fu_438_p2 <= std_logic_vector(unsigned(p_shl21_fu_431_p3) - unsigned(sext_ln35_1_fu_428_p1));
    sub_ln35_26_fu_512_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(p_shl21_fu_431_p3));
    sub_ln35_27_fu_786_p2 <= std_logic_vector(signed(sext_ln35_25_fu_782_p1) - signed(sext_ln35_2_fu_772_p1));
    sub_ln35_fu_386_p2 <= std_logic_vector(unsigned(p_shl23_fu_379_p3) - unsigned(sext_ln35_fu_376_p1));
    sub_ln40_25_fu_464_p2 <= std_logic_vector(unsigned(p_shl20_fu_457_p3) - unsigned(sext_ln40_1_fu_454_p1));
    sub_ln40_26_fu_528_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(p_shl20_fu_457_p3));
    sub_ln40_27_fu_816_p2 <= std_logic_vector(signed(sext_ln40_10_fu_812_p1) - signed(sext_ln37_fu_802_p1));
    sub_ln40_fu_412_p2 <= std_logic_vector(unsigned(p_shl22_fu_405_p3) - unsigned(sext_ln40_fu_402_p1));
    temp_out_cos_fu_650_p3 <= 
        ap_const_lv16_8000 when (output_saturation_control_real_fu_645_p2(0) = '1') else 
        twiddleObj_M_imag_q0;
    temp_out_sin_fu_584_p3 <= 
        ap_const_lv16_8000 when (output_saturation_control_imag_reg_896(0) = '1') else 
        twiddleObj_M_imag_q1;
    tmp_72_fu_206_p4 <= ap_phi_mux_k_phi_fu_182_p4(31 downto 8);
    tmp_73_fu_775_p3 <= (trunc_ln_reg_921_pp0_iter3_reg & ap_const_lv15_0);
    tmp_74_fu_805_p3 <= (trunc_ln95_1_reg_927_pp0_iter3_reg & ap_const_lv15_0);
    tmp_77_fu_601_p3 <= sub_ln123_fu_591_p2(15 downto 15);
    tmp_80_fu_668_p3 <= sub_ln139_fu_658_p2(15 downto 15);
    tmp_nbreadreq_fu_120_p3 <= (0=>(fftOutData_local2_empty_n), others=>'-');
    trunc_ln112_fu_307_p1 <= ap_phi_mux_k_phi_fu_182_p4(7 - 1 downto 0);
    trunc_ln123_fu_597_p1 <= sub_ln123_fu_591_p2(15 - 1 downto 0);
    trunc_ln139_fu_664_p1 <= sub_ln139_fu_658_p2(15 - 1 downto 0);
    trunc_ln177_fu_263_p1 <= ap_phi_mux_k_phi_fu_182_p4(9 - 1 downto 0);
    twiddleObj_M_imag_address0 <= zext_ln132_fu_629_p1(8 - 1 downto 0);
    twiddleObj_M_imag_address1 <= zext_ln114_fu_333_p1(8 - 1 downto 0);

    twiddleObj_M_imag_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            twiddleObj_M_imag_ce0_local <= ap_const_logic_1;
        else 
            twiddleObj_M_imag_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    twiddleObj_M_imag_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            twiddleObj_M_imag_ce1_local <= ap_const_logic_1;
        else 
            twiddleObj_M_imag_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln114_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_index_imag_16_fu_325_p3),64));
    zext_ln132_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_index_real_16_reg_911),64));
end behav;
