Analysis & Synthesis report for nco
Thu Dec 30 13:53:37 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: cordic_sequential:conect_2
 12. Port Connectivity Checks: "cordic_sequential:conect_2"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 30 13:53:37 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; nco                                         ;
; Top-level Entity Name           ; mixing                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 100                                         ;
; Total pins                      ; 195                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; mixing             ; nco                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                      ;
+----------------------------------+-----------------+-----------------+--------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path               ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------+---------+
; cordic.vhdl                      ; yes             ; User VHDL File  ; D:/NCO/MainProject/MainProject/cordic.vhdl ;         ;
; nco.vhd                          ; yes             ; User VHDL File  ; D:/NCO/MainProject/MainProject/nco.vhd     ;         ;
; mixing.vhd                       ; yes             ; User VHDL File  ; D:/NCO/MainProject/MainProject/mixing.vhd  ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 163                               ;
;                                             ;                                   ;
; Combinational ALUT usage for logic          ; 222                               ;
;     -- 7 input functions                    ; 0                                 ;
;     -- 6 input functions                    ; 104                               ;
;     -- 5 input functions                    ; 42                                ;
;     -- 4 input functions                    ; 7                                 ;
;     -- <=3 input functions                  ; 69                                ;
;                                             ;                                   ;
; Dedicated logic registers                   ; 100                               ;
;                                             ;                                   ;
; I/O pins                                    ; 195                               ;
;                                             ;                                   ;
; Total DSP Blocks                            ; 0                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; cordic_sequential:conect_2|zr[31] ;
; Maximum fan-out                             ; 100                               ;
; Total fan-out                               ; 1838                              ;
; Average fan-out                             ; 2.58                              ;
+---------------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                              ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                ; Entity Name       ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+-------------------+--------------+
; |mixing                         ; 222 (0)             ; 100 (0)                   ; 0                 ; 0          ; 195  ; 0            ; |mixing                            ; mixing            ; work         ;
;    |cordic_sequential:conect_2| ; 222 (222)           ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |mixing|cordic_sequential:conect_2 ; cordic_sequential ; work         ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; nco:conect_1|r_sync_reset              ; Lost fanout        ;
; nco:conect_1|r_start_phase[0..31]      ; Lost fanout        ;
; nco:conect_1|r_fcw[0..31]              ; Lost fanout        ;
; nco:conect_1|r_nco[0..31]              ; Lost fanout        ;
; Total Number of Removed Registers = 97 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 100   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 100   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mixing|cordic_sequential:conect_2|ShiftRight0 ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |mixing|cordic_sequential:conect_2|ShiftRight1 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mixing|cordic_sequential:conect_2|ShiftRight0 ;
; 4:1                ; 38 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |mixing|cordic_sequential:conect_2|ShiftRight0 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mixing|cordic_sequential:conect_2|ShiftRight0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_sequential:conect_2 ;
+--------------------+-------+--------------------------------------------+
; Parameter Name     ; Value ; Type                                       ;
+--------------------+-------+--------------------------------------------+
; SIZE               ; 32    ; Signed Integer                             ;
; ITERATIONS         ; 8     ; Signed Integer                             ;
; RESET_ACTIVE_LEVEL ; '1'   ; Enumerated                                 ;
+--------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_sequential:conect_2"                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; y            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; data_valid   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; busy         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; result_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mode         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 100                         ;
;     CLR               ; 4                           ;
;     ENA CLR           ; 96                          ;
; arriav_lcell_comb     ; 223                         ;
;     arith             ; 99                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 40                          ;
;     normal            ; 124                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 2                           ;
;         6 data inputs ; 104                         ;
; boundary_port         ; 195                         ;
;                       ;                             ;
; Max LUT depth         ; 6.10                        ;
; Average LUT depth     ; 4.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Dec 30 13:53:27 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nco -c nco
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10335): Unrecognized synthesis attribute "register_balancing" at pipelining.vhdl(314) File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 314
Warning (10335): Unrecognized synthesis attribute "register_balancing" at pipelining.vhdl(356) File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 356
Warning (10335): Unrecognized synthesis attribute "register_balancing" at pipelining.vhdl(400) File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 400
Warning (10335): Unrecognized synthesis attribute "register_balancing" at pipelining.vhdl(445) File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 445
Warning (10335): Unrecognized synthesis attribute "register_balancing" at pipelining.vhdl(490) File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 490
Info (12021): Found 25 design units, including 12 entities, in source file pipelining.vhdl
    Info (12022): Found design unit 1: pipelining File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 72
    Info (12022): Found design unit 2: pipeline_ul-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 311
    Info (12022): Found design unit 3: pipeline_sulv-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 353
    Info (12022): Found design unit 4: pipeline_slv-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 397
    Info (12022): Found design unit 5: pipeline_u-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 442
    Info (12022): Found design unit 6: pipeline_s-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 487
    Info (12022): Found design unit 7: fixed_delay_line-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 537
    Info (12022): Found design unit 8: fixed_delay_line_sulv-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 582
    Info (12022): Found design unit 9: fixed_delay_line_signed-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 631
    Info (12022): Found design unit 10: fixed_delay_line_unsigned-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 680
    Info (12022): Found design unit 11: dynamic_delay_line_sulv-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 728
    Info (12022): Found design unit 12: dynamic_delay_line_signed-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 770
    Info (12022): Found design unit 13: dynamic_delay_line_unsigned-rtl File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 812
    Info (12023): Found entity 1: pipeline_ul File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 297
    Info (12023): Found entity 2: pipeline_sulv File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 339
    Info (12023): Found entity 3: pipeline_slv File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 383
    Info (12023): Found entity 4: pipeline_u File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 428
    Info (12023): Found entity 5: pipeline_s File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 473
    Info (12023): Found entity 6: fixed_delay_line File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 519
    Info (12023): Found entity 7: fixed_delay_line_sulv File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 564
    Info (12023): Found entity 8: fixed_delay_line_signed File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 613
    Info (12023): Found entity 9: fixed_delay_line_unsigned File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 662
    Info (12023): Found entity 10: dynamic_delay_line_sulv File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 712
    Info (12023): Found entity 11: dynamic_delay_line_signed File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 754
    Info (12023): Found entity 12: dynamic_delay_line_unsigned File: D:/NCO/MainProject/MainProject/pipelining.vhdl Line: 796
Info (12021): Found 4 design units, including 1 entities, in source file cordic.vhdl
    Info (12022): Found design unit 1: cordic File: D:/NCO/MainProject/MainProject/cordic.vhdl Line: 128
    Info (12022): Found design unit 2: cordic-body File: D:/NCO/MainProject/MainProject/cordic.vhdl Line: 169
    Info (12022): Found design unit 3: cordic_sequential-rtl File: D:/NCO/MainProject/MainProject/cordic.vhdl Line: 340
    Info (12023): Found entity 1: cordic_sequential File: D:/NCO/MainProject/MainProject/cordic.vhdl Line: 314
Info (12021): Found 2 design units, including 1 entities, in source file nco.vhd
    Info (12022): Found design unit 1: nco-rtl File: D:/NCO/MainProject/MainProject/nco.vhd Line: 62
    Info (12023): Found entity 1: nco File: D:/NCO/MainProject/MainProject/nco.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file nco_tb.vhd
    Info (12022): Found design unit 1: nco_tb-rtl File: D:/NCO/MainProject/MainProject/nco_tb.vhd Line: 53
    Info (12023): Found entity 1: nco_tb File: D:/NCO/MainProject/MainProject/nco_tb.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file mixing.vhd
    Info (12022): Found design unit 1: mixing-mix_behavior File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 33
    Info (12023): Found entity 1: mixing File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/mixing_tb.vhd
    Info (12022): Found design unit 1: mixing_vhd_tst-mixing_arch File: D:/NCO/MainProject/MainProject/simulation/modelsim/mixing_tb.vhd Line: 8
    Info (12023): Found entity 1: mixing_vhd_tst File: D:/NCO/MainProject/MainProject/simulation/modelsim/mixing_tb.vhd Line: 5
Info (12127): Elaborating entity "mixing" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at mixing.vhd(25): used implicit default value for signal "o_nco" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
Info (12128): Elaborating entity "nco" for hierarchy "nco:conect_1" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 69
Info (12128): Elaborating entity "cordic_sequential" for hierarchy "cordic_sequential:conect_2" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 79
Warning (10542): VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3402): used initial value expression for variable "NEGATIVE" because variable was never assigned a value File: d:/nco/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd Line: 3402
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_nco[0]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[1]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[2]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[3]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[4]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[5]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[6]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[7]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[8]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[9]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[10]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[11]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[12]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[13]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[14]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[15]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[16]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[17]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[18]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[19]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[20]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[21]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[22]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[23]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[24]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[25]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[26]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[27]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[28]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[29]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[30]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
    Warning (13410): Pin "o_nco[31]" is stuck at GND File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 97 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 65 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rstb" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 14
    Warning (15610): No output dependent on input pin "start_phase[0]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[1]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[2]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[3]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[4]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[5]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[6]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[7]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[8]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[9]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[10]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[11]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[12]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[13]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[14]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[15]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[16]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[17]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[18]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[19]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[20]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[21]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[22]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[23]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[24]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[25]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[26]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[27]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[28]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[29]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[30]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "start_phase[31]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 16
    Warning (15610): No output dependent on input pin "fcw[0]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[1]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[2]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[3]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[4]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[5]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[6]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[7]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[8]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[9]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[10]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[11]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[12]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[13]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[14]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[15]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[16]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[17]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[18]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[19]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[20]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[21]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[22]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[23]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[24]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[25]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[26]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[27]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[28]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[29]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[30]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
    Warning (15610): No output dependent on input pin "fcw[31]" File: D:/NCO/MainProject/MainProject/mixing.vhd Line: 17
Info (21057): Implemented 417 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 128 output pins
    Info (21061): Implemented 222 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Thu Dec 30 13:53:37 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:24


