{"vcs1":{"timestamp_begin":1681356992.718681151, "rt":0.76, "ut":0.17, "st":0.13}}
{"vcselab":{"timestamp_begin":1681356993.511330247, "rt":1.31, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681356994.846787342, "rt":0.74, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681356992.423248395}
{"VCS_COMP_START_TIME": 1681356992.423248395}
{"VCS_COMP_END_TIME": 1681356996.378497775}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 238988}}
