Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/lorenzo/Documents/Code/Reti/SecondOrderFilter/MUX_TESTBENCH_isim_beh.exe -prj /home/lorenzo/Documents/Code/Reti/SecondOrderFilter/MUX_TESTBENCH_beh.prj work.MUX_TESTBENCH 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/lorenzo/Documents/Code/Reti/SecondOrderFilter/MUX2.vhd" into library work
Parsing VHDL file "/home/lorenzo/Documents/Code/Reti/SecondOrderFilter/MUX.vhd" into library work
Parsing VHDL file "/home/lorenzo/Documents/Code/Reti/SecondOrderFilter/MUX_TESTBENCH.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84616 KB
Fuse CPU Usage: 1120 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture mux2 of entity MUX2 [\MUX2(3)\]
Compiling architecture mux of entity MUX [\MUX(3,2)\]
Compiling architecture test of entity mux_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable /home/lorenzo/Documents/Code/Reti/SecondOrderFilter/MUX_TESTBENCH_isim_beh.exe
Fuse Memory Usage: 1180688 KB
Fuse CPU Usage: 1210 ms
GCC CPU Usage: 330 ms
