## 时钟约束
# 100MHz时钟连接到P17引脚
set_property -dict {PACKAGE_PIN P17 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports clk]

## 复位信号
# 根据EGO1手册，复位按钮连接到P15
set_property -dict {PACKAGE_PIN P15 IOSTANDARD LVCMOS33} [get_ports rst_n]

## DAC接口信号
# DAC数据总线
set_property -dict {PACKAGE_PIN T8 IOSTANDARD LVCMOS33} [get_ports {dac_data[0]}]
set_property -dict {PACKAGE_PIN R8 IOSTANDARD LVCMOS33} [get_ports {dac_data[1]}]
set_property -dict {PACKAGE_PIN T6 IOSTANDARD LVCMOS33} [get_ports {dac_data[2]}]
set_property -dict {PACKAGE_PIN R7 IOSTANDARD LVCMOS33} [get_ports {dac_data[3]}]
set_property -dict {PACKAGE_PIN U6 IOSTANDARD LVCMOS33} [get_ports {dac_data[4]}]
set_property -dict {PACKAGE_PIN U7 IOSTANDARD LVCMOS33} [get_ports {dac_data[5]}]
set_property -dict {PACKAGE_PIN V9 IOSTANDARD LVCMOS33} [get_ports {dac_data[6]}]
set_property -dict {PACKAGE_PIN U9 IOSTANDARD LVCMOS33} [get_ports {dac_data[7]}]

# DAC控制信号
set_property -dict {PACKAGE_PIN N6 IOSTANDARD LVCMOS33} [get_ports dac_cs_n]
set_property -dict {PACKAGE_PIN V6 IOSTANDARD LVCMOS33} [get_ports dac_wr1_n]
set_property -dict {PACKAGE_PIN R6 IOSTANDARD LVCMOS33} [get_ports dac_wr2_n]
set_property -dict {PACKAGE_PIN V7 IOSTANDARD LVCMOS33} [get_ports dac_xfer_n]
set_property -dict {PACKAGE_PIN R5 IOSTANDARD LVCMOS33} [get_ports dac_ile]

## 配置电压
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]

## 时序约束
# 设置false path用于异步复位
set_false_path -from [get_ports rst_n]

# DAC输出约束 - 针对Control Signal Timing模式优化
# 由于DAC更新速率大幅降低，可以放宽时序要求
set_output_delay -clock [get_clocks sys_clk] -max 8.0 [get_ports {dac_data[*]}]
set_output_delay -clock [get_clocks sys_clk] -min 2.0 [get_ports {dac_data[*]}]

# DAC控制信号约束 - 这些信号现在是动态的
set_output_delay -clock [get_clocks sys_clk] -max 3.0 [get_ports {dac_cs_n dac_wr1_n dac_wr2_n dac_xfer_n dac_ile}]
set_output_delay -clock [get_clocks sys_clk] -min 1.0 [get_ports {dac_cs_n dac_wr1_n dac_wr2_n dac_xfer_n dac_ile}]

# 设置驱动强度和转换速率，改善信号完整性，避免阻抗不匹配
# 降低驱动强度，使用SLOW转换速率
set_property DRIVE 8 [get_ports {dac_data[*]}]
set_property SLEW SLOW [get_ports {dac_data[*]}]
set_property DRIVE 8 [get_ports {dac_cs_n dac_wr1_n dac_wr2_n dac_xfer_n dac_ile}]
set_property SLEW SLOW [get_ports {dac_cs_n dac_wr1_n dac_wr2_n dac_xfer_n dac_ile}]
