{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654869279447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654869279454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 22:54:39 2022 " "Processing started: Fri Jun 10 22:54:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654869279454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869279454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_clock -c Digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_clock -c Digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869279454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654869280143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654869280143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "digital_clock.v 1 1 " "Using design file digital_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_clock " "Found entity 1: Digital_clock" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869290191 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869290191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(53) " "Verilog HDL Implicit Net warning at digital_clock.v(53): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869290196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_done digital_clock.v(59) " "Verilog HDL Implicit Net warning at digital_clock.v(59): created implicit net for \"rx_done\"" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869290196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_d digital_clock.v(119) " "Verilog HDL Implicit Net warning at digital_clock.v(119): created implicit net for \"max_d\"" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869290196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_alarm digital_clock.v(136) " "Verilog HDL Implicit Net warning at digital_clock.v(136): created implicit net for \"rst_alarm\"" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869290196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_clock " "Elaborating entity \"Digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654869290204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch.v 1 1 " "Using design file switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869290345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869290345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:M0 " "Elaborating entity \"switch\" for hierarchy \"switch:M0\"" {  } { { "digital_clock.v" "M0" { Text "E:/Teamproject/digital_clock.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869290351 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "switch.v(24) " "Verilog HDL Case Statement warning at switch.v(24): incomplete case statement has no default case item" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654869290352 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val switch.v(23) " "Verilog HDL Always Construct warning at switch.v(23): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869290352 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val switch.v(35) " "Verilog HDL Always Construct warning at switch.v(35): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869290352 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(36) " "Verilog HDL Case Statement information at switch.v(36): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290353 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val switch.v(44) " "Verilog HDL Always Construct warning at switch.v(44): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869290353 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(45) " "Verilog HDL Case Statement information at switch.v(45): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290353 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val switch.v(52) " "Verilog HDL Always Construct warning at switch.v(52): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869290357 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(53) " "Verilog HDL Case Statement information at switch.v(53): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290357 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val switch.v(60) " "Verilog HDL Always Construct warning at switch.v(60): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869290357 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(61) " "Verilog HDL Case Statement information at switch.v(61): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290357 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val switch.v(68) " "Verilog HDL Always Construct warning at switch.v(68): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869290357 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(69) " "Verilog HDL Case Statement information at switch.v(69): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290357 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(78) " "Verilog HDL Case Statement information at switch.v(78): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290358 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out0 switch.v(33) " "Verilog HDL Always Construct warning at switch.v(33): inferring latch(es) for variable \"out0\", which holds its previous value in one or more paths through the always construct" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869290358 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 switch.v(33) " "Verilog HDL Always Construct warning at switch.v(33): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869290360 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 switch.v(33) " "Verilog HDL Always Construct warning at switch.v(33): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869290360 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out3 switch.v(33) " "Verilog HDL Always Construct warning at switch.v(33): inferring latch(es) for variable \"out3\", which holds its previous value in one or more paths through the always construct" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869290360 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] switch.v(33) " "Inferred latch for \"out3\[0\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290361 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] switch.v(33) " "Inferred latch for \"out3\[1\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290362 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] switch.v(33) " "Inferred latch for \"out3\[2\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290362 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] switch.v(33) " "Inferred latch for \"out3\[3\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290362 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] switch.v(33) " "Inferred latch for \"out1\[0\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290362 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] switch.v(33) " "Inferred latch for \"out1\[1\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290362 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] switch.v(33) " "Inferred latch for \"out1\[2\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290362 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] switch.v(33) " "Inferred latch for \"out1\[3\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] switch.v(33) " "Inferred latch for \"out2\[0\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] switch.v(33) " "Inferred latch for \"out2\[1\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] switch.v(33) " "Inferred latch for \"out2\[2\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] switch.v(33) " "Inferred latch for \"out2\[3\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] switch.v(33) " "Inferred latch for \"out0\[0\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] switch.v(33) " "Inferred latch for \"out0\[1\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] switch.v(33) " "Inferred latch for \"out0\[2\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] switch.v(33) " "Inferred latch for \"out0\[3\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.1000 switch.v(23) " "Inferred latch for \"val.1000\" at switch.v(23)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0100 switch.v(23) " "Inferred latch for \"val.0100\" at switch.v(23)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0010 switch.v(23) " "Inferred latch for \"val.0010\" at switch.v(23)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290365 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0001 switch.v(23) " "Inferred latch for \"val.0001\" at switch.v(23)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290366 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0000 switch.v(23) " "Inferred latch for \"val.0000\" at switch.v(23)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290366 "|Digital_clock|switch:M0"}
{ "Warning" "WSGN_SEARCH_FILE" "out_data.v 1 1 " "Using design file out_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 out_data " "Found entity 1: out_data" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869290481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869290481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_data out_data:M1 " "Elaborating entity \"out_data\" for hierarchy \"out_data:M1\"" {  } { { "digital_clock.v" "M1" { Text "E:/Teamproject/digital_clock.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869290487 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "out_data.v(27) " "Verilog HDL Case Statement warning at out_data.v(27): incomplete case statement has no default case item" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654869290488 "|Digital_clock|out_data:M1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val out_data.v(26) " "Verilog HDL Always Construct warning at out_data.v(26): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869290488 "|Digital_clock|out_data:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val out_data.v(38) " "Verilog HDL Always Construct warning at out_data.v(38): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869290488 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(39) " "Verilog HDL Case Statement information at out_data.v(39): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 39 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290488 "|Digital_clock|out_data:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val out_data.v(47) " "Verilog HDL Always Construct warning at out_data.v(47): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869290488 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(48) " "Verilog HDL Case Statement information at out_data.v(48): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290489 "|Digital_clock|out_data:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val out_data.v(55) " "Verilog HDL Always Construct warning at out_data.v(55): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869290490 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(56) " "Verilog HDL Case Statement information at out_data.v(56): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290490 "|Digital_clock|out_data:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val out_data.v(63) " "Verilog HDL Always Construct warning at out_data.v(63): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869290491 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(64) " "Verilog HDL Case Statement information at out_data.v(64): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290491 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(72) " "Verilog HDL Case Statement information at out_data.v(72): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290491 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(82) " "Verilog HDL Case Statement information at out_data.v(82): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869290491 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.1000 out_data.v(26) " "Inferred latch for \"val.1000\" at out_data.v(26)" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290493 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0100 out_data.v(26) " "Inferred latch for \"val.0100\" at out_data.v(26)" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290493 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0010 out_data.v(26) " "Inferred latch for \"val.0010\" at out_data.v(26)" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290493 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0001 out_data.v(26) " "Inferred latch for \"val.0001\" at out_data.v(26)" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869290493 "|Digital_clock|out_data:M1"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_clk.v 1 1 " "Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_clk " "Found entity 1: debouncer_clk" {  } { { "debouncer_clk.v" "" { Text "E:/Teamproject/debouncer_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869290607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869290607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_clk debouncer_clk:sw0 " "Elaborating entity \"debouncer_clk\" for hierarchy \"debouncer_clk:sw0\"" {  } { { "digital_clock.v" "sw0" { Text "E:/Teamproject/digital_clock.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869290614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "E:/Teamproject/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869290718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869290718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div debouncer_clk:sw0\|clk_div:U0 " "Elaborating entity \"clk_div\" for hierarchy \"debouncer_clk:sw0\|clk_div:U0\"" {  } { { "debouncer_clk.v" "U0" { Text "E:/Teamproject/debouncer_clk.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869290724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.v 1 1 " "Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "E:/Teamproject/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869290855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869290855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff debouncer_clk:sw0\|d_ff:U1 " "Elaborating entity \"d_ff\" for hierarchy \"debouncer_clk:sw0\|d_ff:U1\"" {  } { { "debouncer_clk.v" "U1" { Text "E:/Teamproject/debouncer_clk.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869290862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "E:/Teamproject/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869291089 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869291089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "E:/Teamproject/digital_clock.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869291096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 watch_time.v(55) " "Verilog HDL Expression warning at watch_time.v(55): truncated literal to match 8 bits" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654869291243 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 watch_time.v(56) " "Verilog HDL Expression warning at watch_time.v(56): truncated literal to match 8 bits" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654869291247 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 watch_time.v(57) " "Verilog HDL Expression warning at watch_time.v(57): truncated literal to match 8 bits" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654869291247 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(124) " "Verilog HDL warning at watch_time.v(124): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869291247 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(133) " "Verilog HDL warning at watch_time.v(133): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869291247 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(142) " "Verilog HDL warning at watch_time.v(142): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869291247 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(151) " "Verilog HDL warning at watch_time.v(151): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869291247 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(160) " "Verilog HDL warning at watch_time.v(160): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 160 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869291247 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(169) " "Verilog HDL warning at watch_time.v(169): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869291247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "watch_time.v 1 1 " "Using design file watch_time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch_time " "Found entity 1: watch_time" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869291259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869291259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_time watch_time:TIME " "Elaborating entity \"watch_time\" for hierarchy \"watch_time:TIME\"" {  } { { "digital_clock.v" "TIME" { Text "E:/Teamproject/digital_clock.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869291267 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "max_date watch_time.v(28) " "Verilog HDL warning at watch_time.v(28): the port and data declarations for array port \"max_date\" do not specify the same range for each dimension" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 28 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1654869291268 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "max_date watch_time.v(36) " "HDL warning at watch_time.v(36): see declaration for object \"max_date\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 36 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869291268 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch_time.v(45) " "Verilog HDL Case Statement warning at watch_time.v(45): incomplete case statement has no default case item" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654869291269 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_day watch_time.v(45) " "Verilog HDL Always Construct warning at watch_time.v(45): inferring latch(es) for variable \"sum_day\", which holds its previous value in one or more paths through the always construct" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869291269 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch_time.v(66) " "Verilog HDL assignment warning at watch_time.v(66): truncated value with size 32 to match size of target (3)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291271 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch_time.v(69) " "Verilog HDL assignment warning at watch_time.v(69): truncated value with size 32 to match size of target (3)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291271 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_time.v(114) " "Verilog HDL Case Statement warning at watch_time.v(114): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 114 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1654869291272 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(151) " "Verilog HDL Casex/Casez warning at watch_time.v(151): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 151 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654869291272 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(160) " "Verilog HDL Casex/Casez warning at watch_time.v(160): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 160 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654869291274 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(169) " "Verilog HDL Casex/Casez warning at watch_time.v(169): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 169 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654869291274 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[0\] watch_time.v(45) " "Inferred latch for \"sum_day\[0\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869291279 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[1\] watch_time.v(45) " "Inferred latch for \"sum_day\[1\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869291279 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[2\] watch_time.v(45) " "Inferred latch for \"sum_day\[2\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869291279 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[3\] watch_time.v(45) " "Inferred latch for \"sum_day\[3\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869291279 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[4\] watch_time.v(45) " "Inferred latch for \"sum_day\[4\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869291279 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[5\] watch_time.v(45) " "Inferred latch for \"sum_day\[5\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869291280 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[6\] watch_time.v(45) " "Inferred latch for \"sum_day\[6\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869291280 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[7\] watch_time.v(45) " "Inferred latch for \"sum_day\[7\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869291280 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[8\] watch_time.v(45) " "Inferred latch for \"sum_day\[8\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869291280 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_watch.v(111) " "Verilog HDL information at mode_watch.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654869291415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_hour KOR_hour mode_watch.v(33) " "Verilog HDL Declaration information at mode_watch.v(33): object \"kor_hour\" differs only in case from object \"KOR_hour\" in the same scope" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869291418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_day KOR_day mode_watch.v(33) " "Verilog HDL Declaration information at mode_watch.v(33): object \"kor_day\" differs only in case from object \"KOR_day\" in the same scope" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869291418 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch.v 1 1 " "Using design file mode_watch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch " "Found entity 1: mode_watch" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869291428 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869291428 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "rst_alarm packed mode_watch.v(38) " "Verilog HDL Port Declaration warning at mode_watch.v(38): port declaration for \"rst_alarm\" declares packed dimensions but the data type declaration does not" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 38 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1654869291428 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "rst_alarm mode_watch.v(30) " "HDL info at mode_watch.v(30): see declaration for object \"rst_alarm\"" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869291428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch mode_watch:MODE0 " "Elaborating entity \"mode_watch\" for hierarchy \"mode_watch:MODE0\"" {  } { { "digital_clock.v" "MODE0" { Text "E:/Teamproject/digital_clock.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869291434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch.v(100) " "Verilog HDL assignment warning at mode_watch.v(100): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291435 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(105) " "Verilog HDL assignment warning at mode_watch.v(105): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291435 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(106) " "Verilog HDL assignment warning at mode_watch.v(106): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291437 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(107) " "Verilog HDL assignment warning at mode_watch.v(107): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291437 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch.v(124) " "Verilog HDL assignment warning at mode_watch.v(124): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291439 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 52 mode_watch.v(279) " "Verilog HDL assignment warning at mode_watch.v(279): truncated value with size 54 to match size of target (52)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291441 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "place_2value.v(17) " "Verilog HDL information at place_2value.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "place_2value.v" "" { Text "E:/Teamproject/place_2value.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654869291567 ""}
{ "Warning" "WSGN_SEARCH_FILE" "place_2value.v 1 1 " "Using design file place_2value.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 place_2value " "Found entity 1: place_2value" {  } { { "place_2value.v" "" { Text "E:/Teamproject/place_2value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869291582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869291582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "place_2value mode_watch:MODE0\|place_2value:KOR_second " "Elaborating entity \"place_2value\" for hierarchy \"mode_watch:MODE0\|place_2value:KOR_second\"" {  } { { "mode_watch.v" "KOR_second" { Text "E:/Teamproject/mode_watch.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869291586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_2value.v(30) " "Verilog HDL assignment warning at place_2value.v(30): truncated value with size 32 to match size of target (4)" {  } { { "place_2value.v" "" { Text "E:/Teamproject/place_2value.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291587 "|Digital_clock|mode_watch:MODE0|place_2value:KOR_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_2value.v(28) " "Verilog HDL assignment warning at place_2value.v(28): truncated value with size 32 to match size of target (4)" {  } { { "place_2value.v" "" { Text "E:/Teamproject/place_2value.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291590 "|Digital_clock|mode_watch:MODE0|place_2value:KOR_second"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "place_3value.v(19) " "Verilog HDL information at place_3value.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654869291735 ""}
{ "Warning" "WSGN_SEARCH_FILE" "place_3value.v 1 1 " "Using design file place_3value.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 place_3value " "Found entity 1: place_3value" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869291751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869291751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "place_3value mode_watch:MODE0\|place_3value:KOR_year " "Elaborating entity \"place_3value\" for hierarchy \"mode_watch:MODE0\|place_3value:KOR_year\"" {  } { { "mode_watch.v" "KOR_year" { Text "E:/Teamproject/mode_watch.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869291756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_3value.v(43) " "Verilog HDL assignment warning at place_3value.v(43): truncated value with size 32 to match size of target (4)" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291756 "|Digital_clock|mode_watch:MODE0|place_3value:KOR_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_3value.v(40) " "Verilog HDL assignment warning at place_3value.v(40): truncated value with size 32 to match size of target (4)" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291757 "|Digital_clock|mode_watch:MODE0|place_3value:KOR_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_3value.v(37) " "Verilog HDL assignment warning at place_3value.v(37): truncated value with size 32 to match size of target (4)" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291758 "|Digital_clock|mode_watch:MODE0|place_3value:KOR_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_3value.v(34) " "Verilog HDL assignment warning at place_3value.v(34): truncated value with size 32 to match size of target (4)" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291759 "|Digital_clock|mode_watch:MODE0|place_3value:KOR_year"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_watch_set.v(95) " "Verilog HDL information at mode_watch_set.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654869291890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_hour KOR_hour mode_watch_set.v(36) " "Verilog HDL Declaration information at mode_watch_set.v(36): object \"kor_hour\" differs only in case from object \"KOR_hour\" in the same scope" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869291893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_day KOR_day mode_watch_set.v(36) " "Verilog HDL Declaration information at mode_watch_set.v(36): object \"kor_day\" differs only in case from object \"KOR_day\" in the same scope" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869291893 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch_set.v 1 1 " "Using design file mode_watch_set.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch_set " "Found entity 1: mode_watch_set" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869291905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869291905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch_set mode_watch_set:MODE1 " "Elaborating entity \"mode_watch_set\" for hierarchy \"mode_watch_set:MODE1\"" {  } { { "digital_clock.v" "MODE1" { Text "E:/Teamproject/digital_clock.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869291911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch_set.v(48) " "Verilog HDL assignment warning at mode_watch_set.v(48): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291912 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(104) " "Verilog HDL assignment warning at mode_watch_set.v(104): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291913 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(106) " "Verilog HDL assignment warning at mode_watch_set.v(106): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291913 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(108) " "Verilog HDL assignment warning at mode_watch_set.v(108): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291915 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(220) " "Verilog HDL assignment warning at mode_watch_set.v(220): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291917 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(222) " "Verilog HDL assignment warning at mode_watch_set.v(222): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291917 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mode_watch_set.v(225) " "Verilog HDL assignment warning at mode_watch_set.v(225): truncated value with size 32 to match size of target (14)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291917 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(227) " "Verilog HDL assignment warning at mode_watch_set.v(227): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291917 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(229) " "Verilog HDL assignment warning at mode_watch_set.v(229): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291917 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(231) " "Verilog HDL assignment warning at mode_watch_set.v(231): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291917 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(233) " "Verilog HDL assignment warning at mode_watch_set.v(233): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291917 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(235) " "Verilog HDL assignment warning at mode_watch_set.v(235): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291918 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mode_watch_set.v(242) " "Verilog HDL assignment warning at mode_watch_set.v(242): truncated value with size 32 to match size of target (14)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291920 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(244) " "Verilog HDL assignment warning at mode_watch_set.v(244): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291920 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(246) " "Verilog HDL assignment warning at mode_watch_set.v(246): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291920 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(248) " "Verilog HDL assignment warning at mode_watch_set.v(248): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291921 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(250) " "Verilog HDL assignment warning at mode_watch_set.v(250): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291921 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(252) " "Verilog HDL assignment warning at mode_watch_set.v(252): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291921 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 52 mode_watch_set.v(262) " "Verilog HDL assignment warning at mode_watch_set.v(262): truncated value with size 54 to match size of target (52)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869291922 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_uart_tx_alarm.v(96) " "Verilog HDL information at mode_uart_tx_alarm.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654869292133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_hour KOR_hour mode_uart_tx_alarm.v(36) " "Verilog HDL Declaration information at mode_uart_tx_alarm.v(36): object \"kor_hour\" differs only in case from object \"KOR_hour\" in the same scope" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869292139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_day KOR_day mode_uart_tx_alarm.v(36) " "Verilog HDL Declaration information at mode_uart_tx_alarm.v(36): object \"kor_day\" differs only in case from object \"KOR_day\" in the same scope" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869292139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_uart_tx_alarm.v 1 1 " "Using design file mode_uart_tx_alarm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_uart_tx_alarm " "Found entity 1: mode_uart_tx_alarm" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869292155 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869292155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_uart_tx_alarm mode_uart_tx_alarm:MODE2 " "Elaborating entity \"mode_uart_tx_alarm\" for hierarchy \"mode_uart_tx_alarm:MODE2\"" {  } { { "digital_clock.v" "MODE2" { Text "E:/Teamproject/digital_clock.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869292162 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_alarm mode_uart_tx_alarm.v(34) " "Verilog HDL or VHDL warning at mode_uart_tx_alarm.v(34): object \"set_alarm\" assigned a value but never read" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654869292163 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_uart_tx_alarm.v(48) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(48): truncated value with size 32 to match size of target (1)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292163 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_uart_tx_alarm.v(103) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(103): truncated value with size 8 to match size of target (5)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292164 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_uart_tx_alarm.v(104) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(104): truncated value with size 8 to match size of target (5)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292164 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_uart_tx_alarm.v(105) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(105): truncated value with size 8 to match size of target (5)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292166 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_uart_tx_alarm.v(243) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(243): truncated value with size 32 to match size of target (3)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292168 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_uart_tx_alarm.v(246) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(246): truncated value with size 32 to match size of target (3)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292169 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mode_uart_tx_alarm.v(250) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(250): truncated value with size 32 to match size of target (14)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292169 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(253) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(253): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292169 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(256) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(256): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292169 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(259) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(259): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292169 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(262) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(262): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292169 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(265) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(265): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292171 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mode_uart_tx_alarm.v(279) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(279): truncated value with size 32 to match size of target (14)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292172 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(282) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(282): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292172 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(285) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(285): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292172 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(288) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(288): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292172 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(291) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(291): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292172 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(294) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(294): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292172 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 52 mode_uart_tx_alarm.v(316) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(316): truncated value with size 54 to match size of target (52)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292173 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_uart.v 1 1 " "Using design file mode_uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_uart " "Found entity 1: mode_uart" {  } { { "mode_uart.v" "" { Text "E:/Teamproject/mode_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869292410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869292410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_uart mode_uart:MODE3 " "Elaborating entity \"mode_uart\" for hierarchy \"mode_uart:MODE3\"" {  } { { "digital_clock.v" "MODE3" { Text "E:/Teamproject/digital_clock.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869292419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_uart.v(20) " "Verilog HDL assignment warning at mode_uart.v(20): truncated value with size 32 to match size of target (1)" {  } { { "mode_uart.v" "" { Text "E:/Teamproject/mode_uart.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292419 "|Digital_clock|mode_uart:MODE3"}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "E:/Teamproject/en_clk_lcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869292541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869292541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_clock.v" "LCLK" { Text "E:/Teamproject/digital_clock.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869292552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(34) " "Verilog HDL Declaration information at lcd_driver.v(34): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "E:/Teamproject/lcd_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869292665 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "E:/Teamproject/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869292685 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869292685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "digital_clock.v" "DRV" { Text "E:/Teamproject/digital_clock.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869292692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(201) " "Verilog HDL or VHDL warning at lcd_driver.v(201): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "E:/Teamproject/lcd_driver.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654869292695 "|Digital_clock|lcd_driver:DRV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(48) " "Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "E:/Teamproject/lcd_driver.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869292695 "|Digital_clock|lcd_driver:DRV"}
{ "Warning" "WSGN_SEARCH_FILE" "en_txsig.v 1 1 " "Using design file en_txsig.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_txsig " "Found entity 1: en_txsig" {  } { { "en_txsig.v" "" { Text "E:/Teamproject/en_txsig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869292834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869292834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_txsig en_txsig:E0 " "Elaborating entity \"en_txsig\" for hierarchy \"en_txsig:E0\"" {  } { { "digital_clock.v" "E0" { Text "E:/Teamproject/digital_clock.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869292843 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_counter.v 1 1 " "Using design file bcd_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "bcd_counter.v" "" { Text "E:/Teamproject/bcd_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869292976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869292976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter bcd_counter:E1 " "Elaborating entity \"bcd_counter\" for hierarchy \"bcd_counter:E1\"" {  } { { "digital_clock.v" "E1" { Text "E:/Teamproject/digital_clock.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869292987 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd2ascii.v 1 1 " "Using design file bcd2ascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2ascii " "Found entity 1: bcd2ascii" {  } { { "bcd2ascii.v" "" { Text "E:/Teamproject/bcd2ascii.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869293138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869293138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ascii bcd2ascii:E2 " "Elaborating entity \"bcd2ascii\" for hierarchy \"bcd2ascii:E2\"" {  } { { "digital_clock.v" "E2" { Text "E:/Teamproject/digital_clock.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869293147 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_tx.v 1 1 " "Using design file uart_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869293282 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869293282 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(26) " "Verilog HDL Parameter Declaration warning at uart_tx.v(26): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869293286 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(27) " "Verilog HDL Parameter Declaration warning at uart_tx.v(27): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869293286 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(28) " "Verilog HDL Parameter Declaration warning at uart_tx.v(28): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869293286 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(29) " "Verilog HDL Parameter Declaration warning at uart_tx.v(29): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869293286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:E3 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:E3\"" {  } { { "digital_clock.v" "E3" { Text "E:/Teamproject/digital_clock.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869293295 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dip uart_tx.v(48) " "Verilog HDL Always Construct warning at uart_tx.v(48): variable \"dip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869293296 "|Digital_clock|uart_tx:E3"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.v 1 1 " "Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869293451 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869293451 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(18) " "Verilog HDL Parameter Declaration warning at uart_rx.v(18): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869293457 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(19) " "Verilog HDL Parameter Declaration warning at uart_rx.v(19): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869293457 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(20) " "Verilog HDL Parameter Declaration warning at uart_rx.v(20): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869293457 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(21) " "Verilog HDL Parameter Declaration warning at uart_rx.v(21): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869293457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:E4 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:E4\"" {  } { { "digital_clock.v" "E4" { Text "E:/Teamproject/digital_clock.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869293466 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod3\"" {  } { { "watch_time.v" "Mod3" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869297012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod2\"" {  } { { "watch_time.v" "Mod2" { Text "E:/Teamproject/watch_time.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869297012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod0\"" {  } { { "watch_time.v" "Mod0" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869297012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod1\"" {  } { { "watch_time.v" "Mod1" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869297012 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "watch_time:TIME\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"watch_time:TIME\|Mult1\"" {  } { { "watch_time.v" "Mult1" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869297012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_uart_tx_alarm:MODE2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_uart_tx_alarm:MODE2\|Mod0\"" {  } { { "mode_uart_tx_alarm.v" "Mod0" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869297012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_uart_tx_alarm:MODE2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_uart_tx_alarm:MODE2\|Mod1\"" {  } { { "mode_uart_tx_alarm.v" "Mod1" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869297012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Div3\"" {  } { { "watch_time.v" "Div3" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869297012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_watch_set:MODE1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_watch_set:MODE1\|Mod0\"" {  } { { "mode_watch_set.v" "Mod0" { Text "E:/Teamproject/mode_watch_set.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869297012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_watch_set:MODE1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_watch_set:MODE1\|Mod1\"" {  } { { "mode_watch_set.v" "Mod1" { Text "E:/Teamproject/mode_watch_set.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869297012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Div2\"" {  } { { "watch_time.v" "Div2" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869297012 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654869297012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod3\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869297994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod3 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869297997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869297997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869297997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869297997 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869297997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "E:/Teamproject/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869298125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869298125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Teamproject/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869298271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869298271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "E:/Teamproject/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869298444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869298444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Teamproject/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869298720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869298720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Teamproject/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869298948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869298948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod0\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869299617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod0 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869299617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869299617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869299617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869299617 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869299617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "E:/Teamproject/db/lpm_divide_6bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869299739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869299739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/Teamproject/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869299901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869299901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "E:/Teamproject/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869300072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869300072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod1\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869300654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod1 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869300654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869300654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869300654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869300654 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869300654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "E:/Teamproject/db/lpm_divide_8bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869300766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869300766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "E:/Teamproject/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869300914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869300914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "E:/Teamproject/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869301068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869301068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869301488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_mult:Mult1 " "Instantiated megafunction \"watch_time:TIME\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869301489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869301489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869301489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869301489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869301489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869301489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869301489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869301489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869301489 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869301489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aft " "Found entity 1: mult_aft" {  } { { "db/mult_aft.tdf" "" { Text "E:/Teamproject/db/mult_aft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869301601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869301601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Div3\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869302964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Div3 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869302964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869302964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869302964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869302964 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869302964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "E:/Teamproject/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869303075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869303075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "E:/Teamproject/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869303244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869303244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_f7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_f7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_f7f " "Found entity 1: alt_u_div_f7f" {  } { { "db/alt_u_div_f7f.tdf" "" { Text "E:/Teamproject/db/alt_u_div_f7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869303445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869303445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Div2\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869305011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Div2 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869305011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869305011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869305011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869305011 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869305011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "E:/Teamproject/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869305139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869305139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "E:/Teamproject/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869305324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869305324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_b7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_b7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_b7f " "Found entity 1: alt_u_div_b7f" {  } { { "db/alt_u_div_b7f.tdf" "" { Text "E:/Teamproject/db/alt_u_div_b7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869305569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869305569 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654869306823 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "37 " "Ignored 37 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "37 " "Ignored 37 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1654869306913 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1654869306913 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "switch:M0\|val.0100_762 out_data:M1\|val.0100_179 " "Duplicate LATCH primitive \"switch:M0\|val.0100_762\" merged with LATCH primitive \"out_data:M1\|val.0100_179\"" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869306963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "switch:M0\|val.0010_770 out_data:M1\|val.0010_187 " "Duplicate LATCH primitive \"switch:M0\|val.0010_770\" merged with LATCH primitive \"out_data:M1\|val.0010_187\"" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869306963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "switch:M0\|val.0001_778 out_data:M1\|val.0001_195 " "Duplicate LATCH primitive \"switch:M0\|val.0001_778\" merged with LATCH primitive \"out_data:M1\|val.0001_195\"" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869306963 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1654869306963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_data:M1\|val.0100_179 " "Latch out_data:M1\|val.0100_179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_rx:E4\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_rx:E4\|data\[0\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306969 ""}  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_data:M1\|val.0010_187 " "Latch out_data:M1\|val.0010_187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_rx:E4\|data\[7\] " "Ports D and ENA on the latch are fed by the same signal uart_rx:E4\|data\[7\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306969 ""}  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_data:M1\|val.0001_195 " "Latch out_data:M1\|val.0001_195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_rx:E4\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_rx:E4\|data\[0\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306969 ""}  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[2\] " "Latch watch_time:TIME\|sum_day\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306969 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[1\] " "Latch watch_time:TIME\|sum_day\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306970 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[0\] " "Latch watch_time:TIME\|sum_day\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306970 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "switch:M0\|val.1000_754 " "Latch switch:M0\|val.1000_754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_rx:E4\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_rx:E4\|data\[0\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306971 ""}  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[5\] " "Latch watch_time:TIME\|sum_day\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306971 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[4\] " "Latch watch_time:TIME\|sum_day\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306971 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[3\] " "Latch watch_time:TIME\|sum_day\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306971 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[6\] " "Latch watch_time:TIME\|sum_day\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306971 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[7\] " "Latch watch_time:TIME\|sum_day\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869306974 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869306974 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 22 -1 0 } } { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } } { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1654869306990 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1654869306990 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654869314474 "|Digital_clock|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654869314474 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654869314652 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654869319600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Teamproject/output_files/Digital_clock.map.smsg " "Generated suppressed messages file E:/Teamproject/output_files/Digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869319838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654869321086 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869321086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4899 " "Implemented 4899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654869321952 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654869321952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4871 " "Implemented 4871 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654869321952 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1654869321952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654869321952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654869322193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 22:55:22 2022 " "Processing ended: Fri Jun 10 22:55:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654869322193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654869322193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654869322193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869322193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654869324306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654869324314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 22:55:23 2022 " "Processing started: Fri Jun 10 22:55:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654869324314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654869324314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digital_clock -c Digital_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Digital_clock -c Digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654869324314 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654869325405 ""}
{ "Info" "0" "" "Project  = Digital_clock" {  } {  } 0 0 "Project  = Digital_clock" 0 0 "Fitter" 0 0 1654869325406 ""}
{ "Info" "0" "" "Revision = Digital_clock" {  } {  } 0 0 "Revision = Digital_clock" 0 0 "Fitter" 0 0 1654869325406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654869325702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654869325703 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital_clock EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Digital_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654869325749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654869325798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654869325798 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654869326115 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654869326135 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654869327163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654869327163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654869327163 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654869327163 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 9113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654869327188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 9115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654869327188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 9117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654869327188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 9119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654869327188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 9121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654869327188 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654869327188 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654869327204 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1654869327582 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654869328293 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654869328297 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654869328297 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|WideOr6~0  from: dataa  to: combout " "Cell: M0\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869328325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|out0\[3\]~1  from: datab  to: combout " "Cell: M0\|out0\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869328325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M1\|WideOr2~1  from: dataa  to: combout " "Cell: M1\|WideOr2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869328325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M1\|WideOr2~2  from: datad  to: combout " "Cell: M1\|WideOr2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869328325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TIME\|WideOr17~2  from: datad  to: combout " "Cell: TIME\|WideOr17~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869328325 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1654869328325 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654869328341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654869328343 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654869328344 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654869328635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "watch_time:TIME\|month\[7\] " "Destination node watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "watch_time:TIME\|month\[6\] " "Destination node watch_time:TIME\|month\[6\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "watch_time:TIME\|month\[5\] " "Destination node watch_time:TIME\|month\[5\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "watch_time:TIME\|month\[4\] " "Destination node watch_time:TIME\|month\[4\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "watch_time:TIME\|month\[3\] " "Destination node watch_time:TIME\|month\[3\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "watch_time:TIME\|month\[2\] " "Destination node watch_time:TIME\|month\[2\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rx:E4\|data\[1\] " "Destination node uart_rx:E4\|data\[1\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rx:E4\|data\[2\] " "Destination node uart_rx:E4\|data\[2\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rx:E4\|data\[3\] " "Destination node uart_rx:E4\|data\[3\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rx:E4\|data\[5\] " "Destination node uart_rx:E4\|data\[5\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1654869328635 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654869328635 ""}  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 9100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654869328635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "watch_time:TIME\|WideOr17~2  " "Automatically promoted node watch_time:TIME\|WideOr17~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654869328637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "watch_time:TIME\|Equal3~6 " "Destination node watch_time:TIME\|Equal3~6" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 5960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|LessThan4~0 " "Destination node mode_watch:MODE0\|LessThan4~0" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 6879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|LessThan4~4 " "Destination node mode_watch:MODE0\|LessThan4~4" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 6884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328637 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654869328637 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 5959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654869328637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch:M0\|out0\[3\]~1  " "Automatically promoted node switch:M0\|out0\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654869328639 ""}  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 6014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654869328639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch:M0\|out1\[3\]~1  " "Automatically promoted node switch:M0\|out1\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654869328639 ""}  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 7286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654869328639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch:M0\|out2\[3\]~1  " "Automatically promoted node switch:M0\|out2\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654869328639 ""}  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 7162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654869328639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw0\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw0\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654869328639 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw0\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw0\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "E:/Teamproject/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 9063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328639 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654869328639 ""}  } { { "clk_div.v" "" { Text "E:/Teamproject/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654869328639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw1\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw1\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654869328641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw1\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw1\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "E:/Teamproject/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 9066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328641 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654869328641 ""}  } { { "clk_div.v" "" { Text "E:/Teamproject/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 1335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654869328641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw2\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw2\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654869328641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw2\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw2\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "E:/Teamproject/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 9064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328641 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654869328641 ""}  } { { "clk_div.v" "" { Text "E:/Teamproject/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654869328641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw3\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw3\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654869328641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw3\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw3\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "E:/Teamproject/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 9065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328641 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654869328641 ""}  } { { "clk_div.v" "" { Text "E:/Teamproject/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 1321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654869328641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654869328643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|kor_min\[5\] " "Destination node mode_watch:MODE0\|kor_min\[5\]" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|kor_min\[6\] " "Destination node mode_watch:MODE0\|kor_min\[6\]" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|kor_min\[7\] " "Destination node mode_watch:MODE0\|kor_min\[7\]" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|kor_min\[4\] " "Destination node mode_watch:MODE0\|kor_min\[4\]" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|kor_min\[3\] " "Destination node mode_watch:MODE0\|kor_min\[3\]" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|kor_min\[2\] " "Destination node mode_watch:MODE0\|kor_min\[2\]" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|kor_hour\[5\] " "Destination node mode_watch:MODE0\|kor_hour\[5\]" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|kor_hour\[6\] " "Destination node mode_watch:MODE0\|kor_hour\[6\]" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|kor_hour\[7\] " "Destination node mode_watch:MODE0\|kor_hour\[7\]" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|kor_hour\[4\] " "Destination node mode_watch:MODE0\|kor_hour\[4\]" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654869328643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1654869328643 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654869328643 ""}  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Teamproject/" { { 0 { 0 ""} 0 9101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654869328643 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654869329244 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654869329247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654869329247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654869329251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654869329256 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654869329260 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654869329426 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654869329437 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654869329437 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 2.5V 9 13 0 " "Number of I/O pins in group: 22 (unused VREF, 2.5V VCCIO, 9 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1654869329457 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1654869329457 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654869329457 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654869329457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654869329457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654869329457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654869329457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654869329457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654869329457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654869329457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654869329457 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654869329457 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654869329457 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654869329572 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654869329607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654869330485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654869331848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654869331883 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654869341798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654869341798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654869342754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/Teamproject/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654869345652 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654869345652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654869349703 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654869349703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654869349709 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.30 " "Total time spent on timing analysis during the Fitter is 4.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654869350011 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654869350035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654869350625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654869350626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654869351396 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654869352638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Teamproject/output_files/Digital_clock.fit.smsg " "Generated suppressed messages file E:/Teamproject/output_files/Digital_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654869353267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5532 " "Peak virtual memory: 5532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654869356468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 22:55:56 2022 " "Processing ended: Fri Jun 10 22:55:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654869356468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654869356468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654869356468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654869356468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654869357934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654869357943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 22:55:57 2022 " "Processing started: Fri Jun 10 22:55:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654869357943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654869357943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Digital_clock -c Digital_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Digital_clock -c Digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654869357943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654869358531 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654869359036 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654869359076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654869359777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 22:55:59 2022 " "Processing ended: Fri Jun 10 22:55:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654869359777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654869359777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654869359777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654869359777 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654869360626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654869361567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654869361574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 22:56:00 2022 " "Processing started: Fri Jun 10 22:56:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654869361574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654869361574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Digital_clock -c Digital_clock " "Command: quartus_sta Digital_clock -c Digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654869361575 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654869361762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654869362450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654869362450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869362495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869362495 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654869362752 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654869362966 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869362966 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654869362985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dip_sw\[0\] dip_sw\[0\] " "create_clock -period 1.000 -name dip_sw\[0\] dip_sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654869362985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_rx:E4\|data\[0\] uart_rx:E4\|data\[0\] " "create_clock -period 1.000 -name uart_rx:E4\|data\[0\] uart_rx:E4\|data\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654869362985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw1\|clk_div:U0\|myclk debouncer_clk:sw1\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw1\|clk_div:U0\|myclk debouncer_clk:sw1\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654869362985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw0\|clk_div:U0\|myclk debouncer_clk:sw0\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw0\|clk_div:U0\|myclk debouncer_clk:sw0\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654869362985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw2\|clk_div:U0\|myclk debouncer_clk:sw2\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw2\|clk_div:U0\|myclk debouncer_clk:sw2\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654869362985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw3\|clk_div:U0\|myclk debouncer_clk:sw3\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw3\|clk_div:U0\|myclk debouncer_clk:sw3\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654869362985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name watch_time:TIME\|month\[0\] watch_time:TIME\|month\[0\] " "create_clock -period 1.000 -name watch_time:TIME\|month\[0\] watch_time:TIME\|month\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654869362985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name en_clk:U0\|en_1hz en_clk:U0\|en_1hz " "create_clock -period 1.000 -name en_clk:U0\|en_1hz en_clk:U0\|en_1hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654869362985 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654869362985 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|WideOr6~0  from: datad  to: combout " "Cell: M0\|WideOr6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869363006 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|out0\[3\]~1  from: dataa  to: combout " "Cell: M0\|out0\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869363006 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M1\|WideOr2~1  from: datab  to: combout " "Cell: M1\|WideOr2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869363006 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M1\|WideOr2~2  from: dataa  to: combout " "Cell: M1\|WideOr2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869363006 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TIME\|WideOr17~2  from: datad  to: combout " "Cell: TIME\|WideOr17~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869363006 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654869363006 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654869363018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654869363022 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654869363024 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654869363065 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654869363317 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654869363317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -134.175 " "Worst-case setup slack is -134.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -134.175           -6605.130 clk  " " -134.175           -6605.130 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.482             -17.218 uart_rx:E4\|data\[0\]  " "   -5.482             -17.218 uart_rx:E4\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.151             -27.551 watch_time:TIME\|month\[0\]  " "   -4.151             -27.551 watch_time:TIME\|month\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.264             -30.554 dip_sw\[0\]  " "   -3.264             -30.554 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.159 debouncer_clk:sw0\|clk_div:U0\|myclk  " "   -0.159              -0.159 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.012               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.013               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.013               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 en_clk:U0\|en_1hz  " "    0.114               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869363340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.786 " "Worst-case hold slack is -0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786              -1.934 uart_rx:E4\|data\[0\]  " "   -0.786              -1.934 uart_rx:E4\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 dip_sw\[0\]  " "    0.489               0.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 en_clk:U0\|en_1hz  " "    0.497               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.528               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.528               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.528               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.650               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191               0.000 watch_time:TIME\|month\[0\]  " "    1.191               0.000 watch_time:TIME\|month\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869363380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654869363403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654869363425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1201.522 clk  " "   -3.000           -1201.522 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.830 dip_sw\[0\]  " "   -3.000             -15.830 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 en_clk:U0\|en_1hz  " "   -1.487              -1.487 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 watch_time:TIME\|month\[0\]  " "    0.331               0.000 watch_time:TIME\|month\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 uart_rx:E4\|data\[0\]  " "    0.411               0.000 uart_rx:E4\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869363459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869363459 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654869365245 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654869365245 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654869365270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654869365306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654869366136 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|WideOr6~0  from: datad  to: combout " "Cell: M0\|WideOr6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869366589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|out0\[3\]~1  from: dataa  to: combout " "Cell: M0\|out0\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869366589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M1\|WideOr2~1  from: datab  to: combout " "Cell: M1\|WideOr2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869366589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M1\|WideOr2~2  from: dataa  to: combout " "Cell: M1\|WideOr2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869366589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TIME\|WideOr17~2  from: datad  to: combout " "Cell: TIME\|WideOr17~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869366589 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654869366589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654869366590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654869366685 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654869366685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -122.508 " "Worst-case setup slack is -122.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -122.508           -6085.718 clk  " " -122.508           -6085.718 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.214             -16.202 uart_rx:E4\|data\[0\]  " "   -5.214             -16.202 uart_rx:E4\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.995             -26.066 watch_time:TIME\|month\[0\]  " "   -3.995             -26.066 watch_time:TIME\|month\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.133             -30.161 dip_sw\[0\]  " "   -3.133             -30.161 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -0.048 debouncer_clk:sw0\|clk_div:U0\|myclk  " "   -0.048              -0.048 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.112               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.112               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.112               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 en_clk:U0\|en_1hz  " "    0.208               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869366715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.694 " "Worst-case hold slack is -0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694              -1.557 uart_rx:E4\|data\[0\]  " "   -0.694              -1.557 uart_rx:E4\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 dip_sw\[0\]  " "    0.432               0.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 en_clk:U0\|en_1hz  " "    0.445               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.494               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.494               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.494               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.607               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.180               0.000 watch_time:TIME\|month\[0\]  " "    1.180               0.000 watch_time:TIME\|month\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869366756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654869366788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654869366815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1201.522 clk  " "   -3.000           -1201.522 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.162 dip_sw\[0\]  " "   -3.000             -14.162 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 en_clk:U0\|en_1hz  " "   -1.487              -1.487 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 watch_time:TIME\|month\[0\]  " "    0.208               0.000 watch_time:TIME\|month\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 uart_rx:E4\|data\[0\]  " "    0.372               0.000 uart_rx:E4\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869366842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869366842 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654869368695 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654869368695 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654869368727 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|WideOr6~0  from: datad  to: combout " "Cell: M0\|WideOr6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869369031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|out0\[3\]~1  from: dataa  to: combout " "Cell: M0\|out0\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869369031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M1\|WideOr2~1  from: datab  to: combout " "Cell: M1\|WideOr2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869369031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M1\|WideOr2~2  from: dataa  to: combout " "Cell: M1\|WideOr2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869369031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TIME\|WideOr17~2  from: datad  to: combout " "Cell: TIME\|WideOr17~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654869369031 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654869369031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654869369032 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654869369051 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654869369051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -56.907 " "Worst-case setup slack is -56.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -56.907           -2473.544 clk  " "  -56.907           -2473.544 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.183              -6.701 uart_rx:E4\|data\[0\]  " "   -2.183              -6.701 uart_rx:E4\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.163              -6.927 watch_time:TIME\|month\[0\]  " "   -1.163              -6.927 watch_time:TIME\|month\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982              -7.007 dip_sw\[0\]  " "   -0.982              -7.007 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.499               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.565               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.566               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.566               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 en_clk:U0\|en_1hz  " "    0.626               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869369078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.362 " "Worst-case hold slack is -0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362              -1.021 uart_rx:E4\|data\[0\]  " "   -0.362              -1.021 uart_rx:E4\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 clk  " "    0.142               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.205               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.205               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.206               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 watch_time:TIME\|month\[0\]  " "    0.206               0.000 watch_time:TIME\|month\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 en_clk:U0\|en_1hz  " "    0.208               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 dip_sw\[0\]  " "    0.247               0.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.258               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869369142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654869369174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654869369203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -862.003 clk  " "   -3.000            -862.003 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.974 dip_sw\[0\]  " "   -3.000              -6.974 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 en_clk:U0\|en_1hz  " "   -1.000              -1.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 uart_rx:E4\|data\[0\]  " "    0.343               0.000 uart_rx:E4\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 watch_time:TIME\|month\[0\]  " "    0.373               0.000 watch_time:TIME\|month\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654869369231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654869369231 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654869371125 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654869371125 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654869371851 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654869371856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654869372421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 22:56:12 2022 " "Processing ended: Fri Jun 10 22:56:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654869372421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654869372421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654869372421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654869372421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1654869374018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654869374027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 22:56:13 2022 " "Processing started: Fri Jun 10 22:56:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654869374027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654869374027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Digital_clock -c Digital_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Digital_clock -c Digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654869374027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1654869375138 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_8_1200mv_85c_slow.vo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_8_1200mv_85c_slow.vo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869379839 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_8_1200mv_0c_slow.vo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_8_1200mv_0c_slow.vo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869384095 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_min_1200mv_0c_fast.vo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_min_1200mv_0c_fast.vo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869388208 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock.vo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock.vo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869392747 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_8_1200mv_85c_v_slow.sdo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_8_1200mv_85c_v_slow.sdo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869396152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_8_1200mv_0c_v_slow.sdo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_8_1200mv_0c_v_slow.sdo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869399579 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_min_1200mv_0c_v_fast.sdo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_min_1200mv_0c_v_fast.sdo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869402959 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_v.sdo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_v.sdo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869406411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654869406947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 22:56:46 2022 " "Processing ended: Fri Jun 10 22:56:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654869406947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654869406947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654869406947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654869406947 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 161 s " "Quartus Prime Full Compilation was successful. 0 errors, 161 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654869407788 ""}
