property a1;
@(posedge clk) (buffer_read_en == 0) |-> (HREADYOUT == 1);
endproperty
assert_a1: assert property(a1);

property a3;
@(posedge clk) (sample_bus == 1) |-> (HREADYOUT == 1);
endproperty
assert_a3: assert property(a3);

property a5;
@(posedge clk) (buffer_read_en == 1 & read_wait == 1) |-> (HREADYOUT == 0);
endproperty
assert_a5: assert property(a5);

property a2;
@(posedge clk) (reset_pending == 0) |-> (HREADYOUT == 1);
endproperty
assert_a2: assert property(a2);

property a4;
@(posedge clk) (read_wait == 0) |-> (HREADYOUT == 1);
endproperty
assert_a4: assert property(a4);

property a0;
@(posedge clk) (ahb_enable == 0) |-> (HREADYOUT == 1);
endproperty
assert_a0: assert property(a0);

