#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct  3 16:33:22 2023
# Process ID: 4168
# Current directory: D:/ELINS/Соколов/HDL_only/trunk/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2436 D:\ELINS\Соколов\HDL_only\trunk\project\tz.xpr
# Log file: D:/ELINS/Соколов/HDL_only/trunk/project/vivado.log
# Journal file: D:/ELINS/Соколов/HDL_only/trunk/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ELINS/Соколов/HDL_only/trunk/project/tz.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UartTX_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UartTX_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTX
WARNING: [VRFC 10-3380] identifier 'bit_n' is used before its declaration [D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ELINS/Соколов/HDL_only/trunk/src/tb/tb_UartTX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTX_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
"xelab -wto 9ed6e8693462418a9c9c43bf0a7c4458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UartTX_tb_behav xil_defaultlib.UartTX_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9ed6e8693462418a9c9c43bf0a7c4458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UartTX_tb_behav xil_defaultlib.UartTX_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv" Line 1. Module UartTX doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UartTX
Compiling module xil_defaultlib.UartTX_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UartTX_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UartTX_tb_behav -key {Behavioral:sim_1:Functional:UartTX_tb} -tclbatch {UartTX_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source UartTX_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UartTX_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 764.895 ; gain = 0.000
run all
$stop called at time : 20410 ns : File "D:/ELINS/Соколов/HDL_only/trunk/src/tb/tb_UartTX.sv" Line 52
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UartTX_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UartTX_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTX
WARNING: [VRFC 10-3380] identifier 'bit_n' is used before its declaration [D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ELINS/Соколов/HDL_only/trunk/src/tb/tb_UartTX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTX_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
"xelab -wto 9ed6e8693462418a9c9c43bf0a7c4458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UartTX_tb_behav xil_defaultlib.UartTX_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9ed6e8693462418a9c9c43bf0a7c4458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UartTX_tb_behav xil_defaultlib.UartTX_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv" Line 1. Module UartTX doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UartTX
Compiling module xil_defaultlib.UartTX_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UartTX_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UartTX_tb_behav -key {Behavioral:sim_1:Functional:UartTX_tb} -tclbatch {UartTX_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source UartTX_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UartTX_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 764.895 ; gain = 0.000
run all
$stop called at time : 20410 ns : File "D:/ELINS/Соколов/HDL_only/trunk/src/tb/tb_UartTX.sv" Line 52
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UartTX_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UartTX_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTX
WARNING: [VRFC 10-3380] identifier 'bit_n' is used before its declaration [D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ELINS/Соколов/HDL_only/trunk/src/tb/tb_UartTX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTX_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
"xelab -wto 9ed6e8693462418a9c9c43bf0a7c4458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UartTX_tb_behav xil_defaultlib.UartTX_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9ed6e8693462418a9c9c43bf0a7c4458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UartTX_tb_behav xil_defaultlib.UartTX_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv" Line 1. Module UartTX doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UartTX
Compiling module xil_defaultlib.UartTX_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UartTX_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UartTX_tb_behav -key {Behavioral:sim_1:Functional:UartTX_tb} -tclbatch {UartTX_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source UartTX_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UartTX_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 764.895 ; gain = 0.000
run all
$stop called at time : 20410 ns : File "D:/ELINS/Соколов/HDL_only/trunk/src/tb/tb_UartTX.sv" Line 52
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UartTX_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UartTX_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTX
WARNING: [VRFC 10-3380] identifier 'bit_n' is used before its declaration [D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ELINS/Соколов/HDL_only/trunk/src/tb/tb_UartTX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTX_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
"xelab -wto 9ed6e8693462418a9c9c43bf0a7c4458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UartTX_tb_behav xil_defaultlib.UartTX_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9ed6e8693462418a9c9c43bf0a7c4458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UartTX_tb_behav xil_defaultlib.UartTX_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/ELINS/Соколов/HDL_only/trunk/src/hdl/UartTX.sv" Line 1. Module UartTX doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UartTX
Compiling module xil_defaultlib.UartTX_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UartTX_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELINS/Соколов/HDL_only/trunk/project/tz.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UartTX_tb_behav -key {Behavioral:sim_1:Functional:UartTX_tb} -tclbatch {UartTX_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source UartTX_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UartTX_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 764.895 ; gain = 0.000
run all
$stop called at time : 20410 ns : File "D:/ELINS/Соколов/HDL_only/trunk/src/tb/tb_UartTX.sv" Line 52
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 16:40:57 2023...
