module reset_synchronizer (
    input  wire clk,      
    input  wire async_rst, 
    output wire sync_rst 
);

    reg rst_ff1, rst_ff2;

    always @(posedge clk or posedge async_rst) begin
        if (async_rst) begin
            rst_ff1 <= 1'b1;
            rst_ff2 <= 1'b1;
        end else begin
            rst_ff1 <= 1'b0;
            rst_ff2 <= rst_ff1;
        end
    end

    assign sync_rst = rst_ff2;

endmodule
