#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Feb 27 21:19:50 2023
# Process ID: 9996
# Current directory: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1
# Command line: vivado.exe -log toplevel_lab3.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source toplevel_lab3.tcl -notrace
# Log file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1/toplevel_lab3.vdi
# Journal file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1\vivado.jou
# Running On: DESKTOP-GUH0UB4, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 17090 MB
#-----------------------------------------------------------
source toplevel_lab3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top toplevel_lab3 -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_axi_iic_0_0/proc_system_axi_iic_0_0.dcp' for cell 'proc_system_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0.dcp' for cell 'proc_system_i/axi_phase'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_reset_and_leds_0/proc_system_reset_and_leds_0.dcp' for cell 'proc_system_i/axi_resetn'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_dds_compiler_0_0/proc_system_dds_compiler_0_0.dcp' for cell 'proc_system_i/dds_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_processing_system7_0_0/proc_system_processing_system7_0_0.dcp' for cell 'proc_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_rst_ps7_0_50M_0/proc_system_rst_ps7_0_50M_0.dcp' for cell 'proc_system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/proc_system_system_ila_0_1.dcp' for cell 'proc_system_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_xpm_cdc_gen_0_1/proc_system_xpm_cdc_gen_0_1.dcp' for cell 'proc_system_i/xpm_cdc_dac_resetn'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_xpm_cdc_gen_0_2/proc_system_xpm_cdc_gen_0_2.dcp' for cell 'proc_system_i/xpm_cdc_dds_resetn'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_xpm_cdc_gen_0_3/proc_system_xpm_cdc_gen_0_3.dcp' for cell 'proc_system_i/xpm_cdc_tdata'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_xpm_cdc_gen_1_0/proc_system_xpm_cdc_gen_1_0.dcp' for cell 'proc_system_i/xpm_cdc_tvalid'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_xbar_0/proc_system_xbar_0.dcp' for cell 'proc_system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_auto_pc_0/proc_system_auto_pc_0.dcp' for cell 'proc_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1623.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: proc_system_i/system_ila_0/U0/ila_lib UUID: 5c75255e-dd27-5ec9-86c9-062d61037735 
Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_axi_iic_0_0/proc_system_axi_iic_0_0_board.xdc] for cell 'proc_system_i/axi_iic_0/U0'
Finished Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_axi_iic_0_0/proc_system_axi_iic_0_0_board.xdc] for cell 'proc_system_i/axi_iic_0/U0'
Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_processing_system7_0_0/proc_system_processing_system7_0_0.xdc] for cell 'proc_system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_processing_system7_0_0/proc_system_processing_system7_0_0.xdc] for cell 'proc_system_i/processing_system7_0/inst'
Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_reset_and_leds_0/proc_system_reset_and_leds_0_board.xdc] for cell 'proc_system_i/axi_resetn/U0'
Finished Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_reset_and_leds_0/proc_system_reset_and_leds_0_board.xdc] for cell 'proc_system_i/axi_resetn/U0'
Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_reset_and_leds_0/proc_system_reset_and_leds_0.xdc] for cell 'proc_system_i/axi_resetn/U0'
Finished Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_reset_and_leds_0/proc_system_reset_and_leds_0.xdc] for cell 'proc_system_i/axi_resetn/U0'
Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_rst_ps7_0_50M_0/proc_system_rst_ps7_0_50M_0_board.xdc] for cell 'proc_system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_rst_ps7_0_50M_0/proc_system_rst_ps7_0_50M_0_board.xdc] for cell 'proc_system_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_rst_ps7_0_50M_0/proc_system_rst_ps7_0_50M_0.xdc] for cell 'proc_system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_rst_ps7_0_50M_0/proc_system_rst_ps7_0_50M_0.xdc] for cell 'proc_system_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_board.xdc] for cell 'proc_system_i/axi_phase/U0'
Finished Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_board.xdc] for cell 'proc_system_i/axi_phase/U0'
Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0.xdc] for cell 'proc_system_i/axi_phase/U0'
Finished Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0.xdc] for cell 'proc_system_i/axi_phase/U0'
Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'proc_system_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'proc_system_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'proc_system_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'proc_system_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/constrs_1/imports/Module1/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/constrs_1/imports/Module1/Zybo-Z7-Master.xdc]
INFO: [Project 1-1714] 4 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2056.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 128 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2056.691 ; gain = 432.715
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.967 . Memory (MB): peak = 2056.691 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 185b95519

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 2056.691 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 86e3c3efb7dca25d.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2415.176 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1a4357f58

Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2415.176 ; gain = 44.797

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 10c549aa1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2415.176 ; gain = 44.797
INFO: [Opt 31-389] Phase Retarget created 48 cells and removed 95 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1d17038a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2415.176 ; gain = 44.797
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 79 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 191531d7a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2415.176 ; gain = 44.797
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 161 cells
INFO: [Opt 31-1021] In phase Sweep, 931 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 191531d7a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2415.176 ; gain = 44.797
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 191531d7a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2415.176 ; gain = 44.797
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 191531d7a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2415.176 ; gain = 44.797
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              48  |              95  |                                             65  |
|  Constant propagation         |               0  |              79  |                                             49  |
|  Sweep                        |               0  |             161  |                                            931  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2415.176 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16f977409

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.176 ; gain = 44.797

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 11be653ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2557.652 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11be653ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2557.652 ; gain = 142.477

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11be653ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2557.652 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2557.652 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1afe22ee1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2557.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2557.652 ; gain = 500.961
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2557.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1/toplevel_lab3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file toplevel_lab3_drc_opted.rpt -pb toplevel_lab3_drc_opted.pb -rpx toplevel_lab3_drc_opted.rpx
Command: report_drc -file toplevel_lab3_drc_opted.rpt -pb toplevel_lab3_drc_opted.pb -rpx toplevel_lab3_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1/toplevel_lab3_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2557.652 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 118bccc70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2557.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a002e6a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1264b6922

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1264b6922

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2557.652 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1264b6922

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a9e1ccc0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cd02e9d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: cd02e9d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 228 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 97 nets or LUTs. Breaked 0 LUT, combined 97 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2557.652 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             97  |                    97  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             97  |                    97  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 10b4b4700

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2557.652 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 148ee5845

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2557.652 ; gain = 0.000
Phase 2 Global Placement | Checksum: 148ee5845

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12a44be38

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10e374a24

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 173b866b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10fe72a57

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ee3a8d5d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b5ac4652

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ec7a718d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2557.652 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ec7a718d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17d02b1ac

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.976 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1445ce965

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 2557.652 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1924f4ce0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.306 . Memory (MB): peak = 2557.652 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 17d02b1ac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.976. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1529ca8a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.652 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.652 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1529ca8a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1529ca8a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1529ca8a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.652 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1529ca8a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.652 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2557.652 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.652 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ef2566f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.652 ; gain = 0.000
Ending Placer Task | Checksum: 1377f983b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2557.652 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.551 . Memory (MB): peak = 2557.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1/toplevel_lab3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file toplevel_lab3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2557.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file toplevel_lab3_utilization_placed.rpt -pb toplevel_lab3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file toplevel_lab3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2557.652 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.579 . Memory (MB): peak = 2557.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1/toplevel_lab3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cfcb2ab8 ConstDB: 0 ShapeSum: 67b46d83 RouteDB: 0
Post Restoration Checksum: NetGraph: 6858efee NumContArr: b96b1fc5 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 121c40fb3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2591.543 ; gain = 33.891

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 121c40fb3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2598.203 ; gain = 40.551

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 121c40fb3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2598.203 ; gain = 40.551
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2c816d9e9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2621.828 ; gain = 64.176
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.068  | TNS=0.000  | WHS=-0.202 | THS=-140.462|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1de0436d9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2630.613 ; gain = 72.961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.068  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 297d8809d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.582 ; gain = 85.930

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6638
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6638
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c31e7529

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.582 ; gain = 85.930

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2c31e7529

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.582 ; gain = 85.930
Phase 3 Initial Routing | Checksum: ac19d7f6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2643.582 ; gain = 85.930

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 528
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.625  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1edfbd18b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2643.582 ; gain = 85.930

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.625  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18e44a77f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2643.582 ; gain = 85.930
Phase 4 Rip-up And Reroute | Checksum: 18e44a77f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2643.582 ; gain = 85.930

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f3c2e7e0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2643.582 ; gain = 85.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.701  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 130151a99

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2643.582 ; gain = 85.930

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 130151a99

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2643.582 ; gain = 85.930
Phase 5 Delay and Skew Optimization | Checksum: 130151a99

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2643.582 ; gain = 85.930

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e98f63bc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2643.582 ; gain = 85.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.701  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 112105120

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2643.582 ; gain = 85.930
Phase 6 Post Hold Fix | Checksum: 112105120

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2643.582 ; gain = 85.930

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.900021 %
  Global Horizontal Routing Utilization  = 1.15771 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 142741a31

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2643.582 ; gain = 85.930

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 142741a31

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2643.582 ; gain = 85.930

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a07dd5bc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2643.582 ; gain = 85.930

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.701  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a07dd5bc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2643.582 ; gain = 85.930
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2643.582 ; gain = 85.930

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2643.582 ; gain = 85.930
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.609 . Memory (MB): peak = 2656.559 ; gain = 12.977
INFO: [Common 17-1381] The checkpoint 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1/toplevel_lab3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file toplevel_lab3_drc_routed.rpt -pb toplevel_lab3_drc_routed.pb -rpx toplevel_lab3_drc_routed.rpx
Command: report_drc -file toplevel_lab3_drc_routed.rpt -pb toplevel_lab3_drc_routed.pb -rpx toplevel_lab3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1/toplevel_lab3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file toplevel_lab3_methodology_drc_routed.rpt -pb toplevel_lab3_methodology_drc_routed.pb -rpx toplevel_lab3_methodology_drc_routed.rpx
Command: report_methodology -file toplevel_lab3_methodology_drc_routed.rpt -pb toplevel_lab3_methodology_drc_routed.pb -rpx toplevel_lab3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1/toplevel_lab3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file toplevel_lab3_power_routed.rpt -pb toplevel_lab3_power_summary_routed.pb -rpx toplevel_lab3_power_routed.rpx
Command: report_power -file toplevel_lab3_power_routed.rpt -pb toplevel_lab3_power_summary_routed.pb -rpx toplevel_lab3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
133 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file toplevel_lab3_route_status.rpt -pb toplevel_lab3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_lab3_timing_summary_routed.rpt -pb toplevel_lab3_timing_summary_routed.pb -rpx toplevel_lab3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file toplevel_lab3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file toplevel_lab3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file toplevel_lab3_bus_skew_routed.rpt -pb toplevel_lab3_bus_skew_routed.pb -rpx toplevel_lab3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 27 21:22:02 2023...
