ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jul 06, 2022 at 16:34:33 CST
ncverilog
	testfixture.v
	mac_syn.v
	tsmc13.v
	+access+r
	+nc64bit
Loading snapshot worklib.mac_sim:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'mac.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
start test
------------------------------
a1. test MUL_16, cycle = 00000001
------------------------------
a2. test MAC_16, overflow, cycle = 00000005
------------------------------
a3. test stall, cycle = 00000011
------------------------------
a4. test SAT_16, cycle = 00000013
------------------------------
a5. test MAC_16, cycle = 00000015
------------------------------
a6. stall insertion, cycle = 00000021
a7. test stall, cycle = 00000026
a8. test SAT_16, cycle = 00000027
------------------------------
b1. test MUL_8, cycle = 0000002a
------------------------------
b2. test MAC_8, overflow, cycle = 0000002e
------------------------------
b3. test stall, cycle = 0000003a
------------------------------
b4. test SAT_8, cycle = 0000003c
------------------------------
b5. test MAC_8, cycle = 0000003e
------------------------------
b6. stall insertion, cycle = 0000004a
b7. test stall, cycle = 0000004f
b8. test SAT_8, cycle = 00000051
=================================================
Congratulation!, Your design PASSed all the test patterns 
=================================================
Simulation complete via $finish(1) at time 1744 NS + 0
./testfixture.v:172      $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jul 06, 2022 at 16:34:34 CST  (total: 00:00:01)
