//****************************************************************************
// @Module        Capture / Compare Unit 61 (CCU61)
// @Filename      CCU61.c
// @Project       P300.dav
//----------------------------------------------------------------------------
// @Controller    Infineon XC2365B-40F80
//
// @Compiler      Keil
//
// @Codegenerator 2.0
//
// @Description   This file contains functions that use the CCU61 module.
//
//----------------------------------------------------------------------------
// @Date          2020/5/8 09:17:38
//
//****************************************************************************

// USER CODE BEGIN (CCU61_General,1)

// USER CODE END



//****************************************************************************
// @Project Includes
//****************************************************************************

#include "MAIN.h"

// USER CODE BEGIN (CCU61_General,2)

#include "pwm.h"

// USER CODE END


//****************************************************************************
// @Macros
//****************************************************************************

// USER CODE BEGIN (CCU61_General,3)

// USER CODE END


//****************************************************************************
// @Defines
//****************************************************************************

// USER CODE BEGIN (CCU61_General,4)

// USER CODE END


//****************************************************************************
// @Typedefs
//****************************************************************************

// USER CODE BEGIN (CCU61_General,5)

// USER CODE END


//****************************************************************************
// @Imported Global Variables
//****************************************************************************

// USER CODE BEGIN (CCU61_General,6)

// USER CODE END


//****************************************************************************
// @Global Variables
//****************************************************************************

// USER CODE BEGIN (CCU61_General,7)

// USER CODE END


//****************************************************************************
// @External Prototypes
//****************************************************************************

// USER CODE BEGIN (CCU61_General,8)

// USER CODE END


//****************************************************************************
// @Prototypes Of Local Functions
//****************************************************************************

// USER CODE BEGIN (CCU61_General,9)

// USER CODE END


//****************************************************************************
// @Function      void CCU61_vInit(void) 
//
//----------------------------------------------------------------------------
// @Description   This is the initialization function of the CCU61 function 
//                library. It is assumed that the SFRs used by this library 
//                are in reset state. 
//
//----------------------------------------------------------------------------
// @Returnvalue   None
//
//----------------------------------------------------------------------------
// @Parameters    None
//
//----------------------------------------------------------------------------
// @Date          2020/5/8
//
//****************************************************************************

// USER CODE BEGIN (Init,1)

// USER CODE END

void CCU61_vInit(void)
{
  volatile unsigned int uwTemp;
  // USER CODE BEGIN (Init,2)

  // USER CODE END

  ///  -----------------------------------------------------------------------
  ///  Configuration of KERNEL REGISTERS :
  ///  -----------------------------------------------------------------------
  ///  - CCU61 Module is enabled.
  ///  - The CCU61 module clock = 80.000 MHz. 
  ///  - T12 is enabled.
  ///  - T13 is enabled.
  ///  - MCM is enabled.

  CCU61_KSCFG    =  0x0003;      // Kernel State Configuration Register

  uwTemp         =  CCU61_KSCFG;  // dummy read to avoid pipeline effects

  ///  -----------------------------------------------------------------------
  ///  Configuration of CCU61 Timer 12:
  ///  -----------------------------------------------------------------------
  ///  - Timer 12 Input clock factor (T12CLK) is 0
  ///  - prescaler factor is 0
  ///  - Timer 12 run bit is reset
  ///  - Single shot mode is disabled
  ///  - Timer 12 works in center aligned mode
  ///  - Interrupt on period match is enabled
  ///  - Interrupt on one match is disabled
  ///  - No External run selection is selected.
  ///  - Timer mode is selected.
  ///  - 

  CCU61_T12PR    =  0x07CF;      // load CCU61 T12 period register

  ///  -----------------------------------------------------------------------
  ///  Configuration of T13HR Signal:
  ///  -----------------------------------------------------------------------
  ///  - Signal T13HRD is selected as Input
  CCU61_PISELH   =  0x0003;      // Load CCU61 Port Input Selection register


  ///  -----------------------------------------------------------------------
  ///  Configuration of CCU61 Timer 13:
  ///  -----------------------------------------------------------------------
  ///  - Timer 13 Input Clock factor (T13CLK) is 1
  ///  - prescaler factor is 0
  ///  - Timer 13 run bit is reset
  ///  - Trigger control is disabled
  ///  - No External run selection is selected.
  ///  - Timer mode is selected.
  ///  - 
  ///  - Single shot mode is disabled
  ///  - Interrupt on period match is disabled
  ///  - Interrupt on compare match is disabled

  CCU61_T13PR    =  0x0063;      // load CCU61 T13 period register

  CCU61_TCTR0    =  0x0180;      // load CCU61 timer control register 0
  CCU61_TCTR2    =  0x0020;      // load CCU61 timer control register 2

  ///  -----------------------------------------------------------------------
  ///  Configuration of Multi Channel Mode:
  ///  -----------------------------------------------------------------------
  ///  - Multi channel mode is disabled


  ///  -----------------------------------------------------------------------
  ///  Configuration of CCU61 Channel 0:
  ///  -----------------------------------------------------------------------
  ///  - Compare mode 1 is selected
  ///  - T12 modulation for output CC60 is enabled
  ///  - T13 modulation for output CC60 is disabled
  ///  - The trap functionality of the pin CC60 is disabled
  ///  - The compare output CC60 drives passive level while CC60ST is '0'
  ///  - The passive level of the output CC60 is '1'
  ///  - T12 modulation for output COUT60 is enabled
  ///  - T13 modulation for output COUT60 is disabled
  ///  - The trap functionality of the pin COUT60 is disabled
  ///  - The compare output COUT60 drives passive level while CC60ST is '1'
  ///  - The passive level of the output COUT60 is '0'
  ///  - Dead time generation is enabled

  ///  - Generation interrupt on flag ICC60R is disabled
  ///  - Generation interrupt on flag ICC60F is disabled

  CCU61_CC60SR   =  0x03E8;      // Load CCU61 capture/compare shadow 
                                 // register for channel 0

  ///  -----------------------------------------------------------------------
  ///  Configuration of CCU61 Channel 1:
  ///  -----------------------------------------------------------------------
  ///  - Compare mode 1 is selected
  ///  - T12 modulation for output CC61 is enabled
  ///  - T13 modulation for output CC61 is disabled
  ///  - The trap functionality of the pin CC61 is disabled
  ///  - The compare output CC61 drives passive level while CC61ST is '0'
  ///  - The passive level of the output CC61 is '1'
  ///  - T12 modulation for output COUT61 is enabled
  ///  - T13 modulation for output COUT61 is disabled
  ///  - The trap functionality of the pin COUT61 is disabled
  ///  - The compare output COUT61 drives passive level while CC61ST is '1'
  ///  - The passive level of the output COUT61 is '0'
  ///  - Dead time generation is enabled

  ///  - Generation interrupt on flag ICC61R is disabled
  ///  - Generation interrupt on flag ICC61F is disabled

  CCU61_CC61SR   =  0x03E8;      // Load CCU61 capture/compare shadow 
                                 // register for channel 1

  ///  -----------------------------------------------------------------------
  ///  Configuration of CCU61 Channel 2:
  ///  -----------------------------------------------------------------------
  ///  - Channel 2 is disabled
  ///  - T12 modulation for output CC62 is disabled
  ///  - T13 modulation for output CC62 is disabled
  ///  - The trap functionality of the pin CC62 is disabled
  ///  - The passive level of the output CC62 is '0'
  ///  - The trap functionality of the pin COUT62 is disabled
  ///  - The passive level of the output COUT62 is '0'
  ///  - The passive level of the output COUT62 is '0'

  ///  - Generation interrupt on flag ICC62R is disabled
  ///  - Generation interrupt on flag ICC62F is disabled

  CCU61_CC62SR   =  0x03E8;      // Load CCU61 capture/compare shadow 
                                 // register for channel 2

  ///  -----------------------------------------------------------------------
  ///  Configuration of CCU61 Channel 3:
  ///  -----------------------------------------------------------------------
  ///  - T13 output is not inverted


  CCU61_CC63SR   =  0x0000;      // load CCU61 capture/compare shadow 
                                 // register for channel 3


  CCU61_T12DTC   =  0x03A0;      // load CCU61 dead time control register for 
                                 // timer T12

  CCU61_T12MSEL  =  0x0011;      // load CCU61 T12 campture/compare mode 
                                 // select register

  CCU61_CMPSTAT  =  0x0A00;      // load CCU61 compare status register

  CCU61_PSLR     =  0x0005;      // load CCU61 passive state level register

  CCU61_MODCTR   =  0x000F;      // load CCU61 modulation control register

  ///  -----------------------------------------------------------------------
  ///  Configuration of CCU61 trap control:
  ///  -----------------------------------------------------------------------
  ///  - Trap can only be generated by SW by setting the bit TRPF
  ///  - The trap state is left when a zero-match of T12 (while counting up) 
  ///    is detected (synchronization to T12)
  ///  - Bit TRPF is automatically cleared by HW (according to TRPPEN, TRPM0 
  ///    and TRPM1)
  ///  - Trap interrupt is disabled


  ///  -----------------------------------------------------------------------
  ///  Configuration of CCU61 interrupt control:
  ///  -----------------------------------------------------------------------
  ///  - For channel 0 interrupts is node I0 selected
  ///  - For channel 1 interrupts is node I0 selected
  ///  - For channel 2 interrupts is node I0 selected
  ///  - For correct hall event interrupt is node I0 selected
  ///  - For error interrupts is node I0 selected
  ///  - For T12 interrupts is node I0 selected
  ///  - For T13 interrupts is node I3 selected


  CCU61_INP      =  0x3000;      // Load CCU61 capture/compare interrupt node 
                                 // pointer register

  CCU61_IEN      =  0x0080;      // Load CCU61 capture/compare interrupt 
                                 // enable register


  ///  -----------------------------------------------------------------------
  ///  Configuration of the used CCU61 Channels Interrupts:
  ///  -----------------------------------------------------------------------
  ///  NodeI0 service request node configuration:
  ///  - NodeI0 interrupt priority level (ILVL) = 5
  ///  - NodeI0 interrupt group level (GLVL) = 0
  ///  - NodeI0 group priority extension (GPX) = 0

  CCU61_0IC      =  0x0054;     


  ///  -----------------------------------------------------------------------
  ///  Configuration of T12, T13 ---- CCU61_TCTR4 Register:
  ///  -----------------------------------------------------------------------
  ///  - Enable shadow transfer of T12 and T13
  ///  - Timer 12 run bit is reset
  ///  - Timer 13 run bit is reset
  CCU61_TCTR4    =  0x4040;      // load CCU61 timer control register 4

  ///  -----------------------------------------------------------------------
  ///  Configuration of the used CCU61 Channel Port Pins:
  ///  -----------------------------------------------------------------------
  ///  - P0.0 is used for CCU61 output (CC60)
  ///  - P0.1 is used for CCU61 output (CC61)
  ///  - P0.2 is used for  CCU61 output (CC62)
  ///  - P0.3 is used for CCU61 output (COUT60)
  ///  - P0.4 is used for CCU61 output (COUT61)
  ///  - P0.5 is used for  CCU61 output (COUT62)

  P0_IOCR00 = 0x00B0;    //set direction register
  P0_IOCR01 = 0x00B0;    //set direction register
  P0_IOCR02 = 0x00B0;    //set direction register
  P0_IOCR03 = 0x00B0;    //set direction register
  P0_IOCR04 = 0x00B0;    //set direction register
  P0_IOCR05 = 0x00B0;    //set direction register

  CCU61_PISELL   =  0xFF00;      // Load CCU61 Port Input Selection register


  // USER CODE BEGIN (NodeI3,3)

  // USER CODE END

} //  End of function CCU61_vInit


//****************************************************************************
// @Function      void CCU61_viNodeI0(void) 
//
//----------------------------------------------------------------------------
// @Description   This is the interrupt service routine for the CCU61 node 
//                I0. If the content of the corresponding compare timer 
//                (configurable) equals the content of the capture/compare 
//                register or if a capture event occurs at the associated 
//                port pin, the interrupt request flag is set and an 
//                interrupt is triggered (only if enabled).
//                Please note that you have to add application specific code 
//                to this function.
//
//----------------------------------------------------------------------------
// @Returnvalue   None
//
//----------------------------------------------------------------------------
// @Parameters    None
//
//----------------------------------------------------------------------------
// @Date          2020/5/8
//
//****************************************************************************

// USER CODE BEGIN (NodeI0,1)

// USER CODE END

void CCU61_viNodeI0(void) interrupt CCU61_NodeI0_INT
{
  // USER CODE BEGIN (NodeI0,2)
	
	const T_PWM* ptr_Pwm = Pwm_ControlData();
	
  // USER CODE END

  if(CCU61_IS & 0x0080)  // if CCU61_IS_T12PM
  {
    // Timer T12 period match detection

    // USER CODE BEGIN (NodeI0,19)

		CCU61_vLoadChannelShadowRegister_CCU61_CHANNEL_0(ptr_Pwm->channelDutyA);
		CCU61_vLoadChannelShadowRegister_CCU61_CHANNEL_1(ptr_Pwm->channelDutyB);

		CCU61_vEnableShadowTransfer_CCU61_TIMER_12();//Enable PWM Duty
		
    // USER CODE END

    CCU61_ISR |= 0x0080;  // clear flag CCU61_IS_T12PM
  }


} //  End of function CCU61_viNodeI0




// USER CODE BEGIN (CCU61_General,10)

// USER CODE END

