// generated by newgenasym  Thu Mar 10 15:39:37 2005


module jtag (gnd, tck, tdi, tdo, tms, vref);
    inout [6:0] gnd;
    input tck;
    input tdi;
    output tdo;
    input tms;
    input vref;


    initial
        begin
        end

endmodule
