
Tarea1-SAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000556c  080001f4  080001f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08005760  08005760  00015760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057e0  080057e0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080057e0  080057e0  000157e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057e8  080057e8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057e8  080057e8  000157e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057ec  080057ec  000157ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080057f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  2000000c  080057fc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000448  080057fc  00020448  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020042  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a43e  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003530  00000000  00000000  0003a4c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001598  00000000  00000000  0003d9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001088  00000000  00000000  0003ef90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d6e5  00000000  00000000  00040018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018f95  00000000  00000000  0006d6fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0012757c  00000000  00000000  00086692  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005c5c  00000000  00000000  001adc10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001b386c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f4 <__do_global_dtors_aux>:
 80001f4:	b510      	push	{r4, lr}
 80001f6:	4c05      	ldr	r4, [pc, #20]	; (800020c <__do_global_dtors_aux+0x18>)
 80001f8:	7823      	ldrb	r3, [r4, #0]
 80001fa:	b933      	cbnz	r3, 800020a <__do_global_dtors_aux+0x16>
 80001fc:	4b04      	ldr	r3, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x1c>)
 80001fe:	b113      	cbz	r3, 8000206 <__do_global_dtors_aux+0x12>
 8000200:	4804      	ldr	r0, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x20>)
 8000202:	f3af 8000 	nop.w
 8000206:	2301      	movs	r3, #1
 8000208:	7023      	strb	r3, [r4, #0]
 800020a:	bd10      	pop	{r4, pc}
 800020c:	2000000c 	.word	0x2000000c
 8000210:	00000000 	.word	0x00000000
 8000214:	08005748 	.word	0x08005748

08000218 <frame_dummy>:
 8000218:	b508      	push	{r3, lr}
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <frame_dummy+0x10>)
 800021c:	b11b      	cbz	r3, 8000226 <frame_dummy+0xe>
 800021e:	4903      	ldr	r1, [pc, #12]	; (800022c <frame_dummy+0x14>)
 8000220:	4803      	ldr	r0, [pc, #12]	; (8000230 <frame_dummy+0x18>)
 8000222:	f3af 8000 	nop.w
 8000226:	bd08      	pop	{r3, pc}
 8000228:	00000000 	.word	0x00000000
 800022c:	20000010 	.word	0x20000010
 8000230:	08005748 	.word	0x08005748

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295
 8000244:	f04f 30ff 	movne.w	r0, #4294967295
 8000248:	f000 b982 	b.w	8000550 <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000268:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800026a:	460d      	mov	r5, r1
 800026c:	4604      	mov	r4, r0
 800026e:	460f      	mov	r7, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d146      	bne.n	8000302 <__udivmoddi4+0x9e>
 8000274:	428a      	cmp	r2, r1
 8000276:	4694      	mov	ip, r2
 8000278:	d95e      	bls.n	8000338 <__udivmoddi4+0xd4>
 800027a:	fab2 f382 	clz	r3, r2
 800027e:	b143      	cbz	r3, 8000292 <__udivmoddi4+0x2e>
 8000280:	fa02 fc03 	lsl.w	ip, r2, r3
 8000284:	f1c3 0220 	rsb	r2, r3, #32
 8000288:	409f      	lsls	r7, r3
 800028a:	409c      	lsls	r4, r3
 800028c:	fa20 f202 	lsr.w	r2, r0, r2
 8000290:	4317      	orrs	r7, r2
 8000292:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000296:	fa1f f58c 	uxth.w	r5, ip
 800029a:	0c22      	lsrs	r2, r4, #16
 800029c:	fbb7 f1fe 	udiv	r1, r7, lr
 80002a0:	fb0e 7711 	mls	r7, lr, r1, r7
 80002a4:	fb01 f005 	mul.w	r0, r1, r5
 80002a8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002ac:	4290      	cmp	r0, r2
 80002ae:	d908      	bls.n	80002c2 <__udivmoddi4+0x5e>
 80002b0:	eb1c 0202 	adds.w	r2, ip, r2
 80002b4:	f101 37ff 	add.w	r7, r1, #4294967295
 80002b8:	d202      	bcs.n	80002c0 <__udivmoddi4+0x5c>
 80002ba:	4290      	cmp	r0, r2
 80002bc:	f200 8134 	bhi.w	8000528 <__udivmoddi4+0x2c4>
 80002c0:	4639      	mov	r1, r7
 80002c2:	1a12      	subs	r2, r2, r0
 80002c4:	b2a4      	uxth	r4, r4
 80002c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ce:	fb00 f505 	mul.w	r5, r0, r5
 80002d2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002d6:	42a5      	cmp	r5, r4
 80002d8:	d908      	bls.n	80002ec <__udivmoddi4+0x88>
 80002da:	eb1c 0404 	adds.w	r4, ip, r4
 80002de:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0x86>
 80002e4:	42a5      	cmp	r5, r4
 80002e6:	f200 8119 	bhi.w	800051c <__udivmoddi4+0x2b8>
 80002ea:	4610      	mov	r0, r2
 80002ec:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f0:	1b64      	subs	r4, r4, r5
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11e      	cbz	r6, 80002fe <__udivmoddi4+0x9a>
 80002f6:	40dc      	lsrs	r4, r3
 80002f8:	2300      	movs	r3, #0
 80002fa:	e9c6 4300 	strd	r4, r3, [r6]
 80002fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d908      	bls.n	8000318 <__udivmoddi4+0xb4>
 8000306:	2e00      	cmp	r6, #0
 8000308:	f000 80fc 	beq.w	8000504 <__udivmoddi4+0x2a0>
 800030c:	2100      	movs	r1, #0
 800030e:	e9c6 0500 	strd	r0, r5, [r6]
 8000312:	4608      	mov	r0, r1
 8000314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000318:	fab3 f183 	clz	r1, r3
 800031c:	2900      	cmp	r1, #0
 800031e:	d14c      	bne.n	80003ba <__udivmoddi4+0x156>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f0c0 80f2 	bcc.w	800050a <__udivmoddi4+0x2a6>
 8000326:	4282      	cmp	r2, r0
 8000328:	f240 80ef 	bls.w	800050a <__udivmoddi4+0x2a6>
 800032c:	4608      	mov	r0, r1
 800032e:	2e00      	cmp	r6, #0
 8000330:	d0e5      	beq.n	80002fe <__udivmoddi4+0x9a>
 8000332:	e9c6 4700 	strd	r4, r7, [r6]
 8000336:	e7e2      	b.n	80002fe <__udivmoddi4+0x9a>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xd8>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f382 	clz	r3, r2
 8000340:	2b00      	cmp	r3, #0
 8000342:	f040 809f 	bne.w	8000484 <__udivmoddi4+0x220>
 8000346:	1a8a      	subs	r2, r1, r2
 8000348:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800034c:	fa1f f78c 	uxth.w	r7, ip
 8000350:	2101      	movs	r1, #1
 8000352:	fbb2 f5fe 	udiv	r5, r2, lr
 8000356:	fb0e 2015 	mls	r0, lr, r5, r2
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000360:	fb07 f005 	mul.w	r0, r7, r5
 8000364:	4290      	cmp	r0, r2
 8000366:	d90f      	bls.n	8000388 <__udivmoddi4+0x124>
 8000368:	eb1c 0202 	adds.w	r2, ip, r2
 800036c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000370:	bf2c      	ite	cs
 8000372:	f04f 0901 	movcs.w	r9, #1
 8000376:	f04f 0900 	movcc.w	r9, #0
 800037a:	4290      	cmp	r0, r2
 800037c:	d903      	bls.n	8000386 <__udivmoddi4+0x122>
 800037e:	f1b9 0f00 	cmp.w	r9, #0
 8000382:	f000 80ce 	beq.w	8000522 <__udivmoddi4+0x2be>
 8000386:	4645      	mov	r5, r8
 8000388:	1a12      	subs	r2, r2, r0
 800038a:	b2a4      	uxth	r4, r4
 800038c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000390:	fb0e 2210 	mls	r2, lr, r0, r2
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800039c:	42a7      	cmp	r7, r4
 800039e:	d908      	bls.n	80003b2 <__udivmoddi4+0x14e>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a8:	d202      	bcs.n	80003b0 <__udivmoddi4+0x14c>
 80003aa:	42a7      	cmp	r7, r4
 80003ac:	f200 80b3 	bhi.w	8000516 <__udivmoddi4+0x2b2>
 80003b0:	4610      	mov	r0, r2
 80003b2:	1be4      	subs	r4, r4, r7
 80003b4:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003b8:	e79c      	b.n	80002f4 <__udivmoddi4+0x90>
 80003ba:	f1c1 0420 	rsb	r4, r1, #32
 80003be:	408b      	lsls	r3, r1
 80003c0:	fa05 fc01 	lsl.w	ip, r5, r1
 80003c4:	fa22 f704 	lsr.w	r7, r2, r4
 80003c8:	40e5      	lsrs	r5, r4
 80003ca:	408a      	lsls	r2, r1
 80003cc:	431f      	orrs	r7, r3
 80003ce:	fa20 f304 	lsr.w	r3, r0, r4
 80003d2:	4088      	lsls	r0, r1
 80003d4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003d8:	ea43 030c 	orr.w	r3, r3, ip
 80003dc:	fa1f fc87 	uxth.w	ip, r7
 80003e0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003e4:	fbb5 fef8 	udiv	lr, r5, r8
 80003e8:	fb08 551e 	mls	r5, r8, lr, r5
 80003ec:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 80003f0:	fb0e f90c 	mul.w	r9, lr, ip
 80003f4:	45a9      	cmp	r9, r5
 80003f6:	d90e      	bls.n	8000416 <__udivmoddi4+0x1b2>
 80003f8:	197d      	adds	r5, r7, r5
 80003fa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003fe:	bf2c      	ite	cs
 8000400:	f04f 0b01 	movcs.w	fp, #1
 8000404:	f04f 0b00 	movcc.w	fp, #0
 8000408:	45a9      	cmp	r9, r5
 800040a:	d903      	bls.n	8000414 <__udivmoddi4+0x1b0>
 800040c:	f1bb 0f00 	cmp.w	fp, #0
 8000410:	f000 808d 	beq.w	800052e <__udivmoddi4+0x2ca>
 8000414:	46d6      	mov	lr, sl
 8000416:	eba5 0509 	sub.w	r5, r5, r9
 800041a:	fa1f f983 	uxth.w	r9, r3
 800041e:	fbb5 f3f8 	udiv	r3, r5, r8
 8000422:	fb08 5513 	mls	r5, r8, r3, r5
 8000426:	fb03 fc0c 	mul.w	ip, r3, ip
 800042a:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 800042e:	45ac      	cmp	ip, r5
 8000430:	d906      	bls.n	8000440 <__udivmoddi4+0x1dc>
 8000432:	197d      	adds	r5, r7, r5
 8000434:	f103 38ff 	add.w	r8, r3, #4294967295
 8000438:	d201      	bcs.n	800043e <__udivmoddi4+0x1da>
 800043a:	45ac      	cmp	ip, r5
 800043c:	d87e      	bhi.n	800053c <__udivmoddi4+0x2d8>
 800043e:	4643      	mov	r3, r8
 8000440:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000444:	eba5 050c 	sub.w	r5, r5, ip
 8000448:	fba3 9802 	umull	r9, r8, r3, r2
 800044c:	4545      	cmp	r5, r8
 800044e:	46ce      	mov	lr, r9
 8000450:	46c4      	mov	ip, r8
 8000452:	d302      	bcc.n	800045a <__udivmoddi4+0x1f6>
 8000454:	d106      	bne.n	8000464 <__udivmoddi4+0x200>
 8000456:	4548      	cmp	r0, r9
 8000458:	d204      	bcs.n	8000464 <__udivmoddi4+0x200>
 800045a:	3b01      	subs	r3, #1
 800045c:	ebb9 0e02 	subs.w	lr, r9, r2
 8000460:	eb68 0c07 	sbc.w	ip, r8, r7
 8000464:	2e00      	cmp	r6, #0
 8000466:	d06f      	beq.n	8000548 <__udivmoddi4+0x2e4>
 8000468:	ebb0 020e 	subs.w	r2, r0, lr
 800046c:	eb65 050c 	sbc.w	r5, r5, ip
 8000470:	40ca      	lsrs	r2, r1
 8000472:	fa05 f404 	lsl.w	r4, r5, r4
 8000476:	40cd      	lsrs	r5, r1
 8000478:	4618      	mov	r0, r3
 800047a:	4314      	orrs	r4, r2
 800047c:	2100      	movs	r1, #0
 800047e:	e9c6 4500 	strd	r4, r5, [r6]
 8000482:	e73c      	b.n	80002fe <__udivmoddi4+0x9a>
 8000484:	fa02 fc03 	lsl.w	ip, r2, r3
 8000488:	f1c3 0220 	rsb	r2, r3, #32
 800048c:	4099      	lsls	r1, r3
 800048e:	409c      	lsls	r4, r3
 8000490:	40d5      	lsrs	r5, r2
 8000492:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000496:	fa20 f202 	lsr.w	r2, r0, r2
 800049a:	fa1f f78c 	uxth.w	r7, ip
 800049e:	fbb5 f0fe 	udiv	r0, r5, lr
 80004a2:	430a      	orrs	r2, r1
 80004a4:	fb0e 5510 	mls	r5, lr, r0, r5
 80004a8:	0c11      	lsrs	r1, r2, #16
 80004aa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ae:	fb00 f507 	mul.w	r5, r0, r7
 80004b2:	428d      	cmp	r5, r1
 80004b4:	d90e      	bls.n	80004d4 <__udivmoddi4+0x270>
 80004b6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ba:	f100 38ff 	add.w	r8, r0, #4294967295
 80004be:	bf2c      	ite	cs
 80004c0:	f04f 0901 	movcs.w	r9, #1
 80004c4:	f04f 0900 	movcc.w	r9, #0
 80004c8:	428d      	cmp	r5, r1
 80004ca:	d902      	bls.n	80004d2 <__udivmoddi4+0x26e>
 80004cc:	f1b9 0f00 	cmp.w	r9, #0
 80004d0:	d031      	beq.n	8000536 <__udivmoddi4+0x2d2>
 80004d2:	4640      	mov	r0, r8
 80004d4:	1b49      	subs	r1, r1, r5
 80004d6:	b292      	uxth	r2, r2
 80004d8:	fbb1 f5fe 	udiv	r5, r1, lr
 80004dc:	fb0e 1115 	mls	r1, lr, r5, r1
 80004e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e4:	fb05 f107 	mul.w	r1, r5, r7
 80004e8:	4291      	cmp	r1, r2
 80004ea:	d907      	bls.n	80004fc <__udivmoddi4+0x298>
 80004ec:	eb1c 0202 	adds.w	r2, ip, r2
 80004f0:	f105 38ff 	add.w	r8, r5, #4294967295
 80004f4:	d201      	bcs.n	80004fa <__udivmoddi4+0x296>
 80004f6:	4291      	cmp	r1, r2
 80004f8:	d823      	bhi.n	8000542 <__udivmoddi4+0x2de>
 80004fa:	4645      	mov	r5, r8
 80004fc:	1a52      	subs	r2, r2, r1
 80004fe:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000502:	e726      	b.n	8000352 <__udivmoddi4+0xee>
 8000504:	4631      	mov	r1, r6
 8000506:	4630      	mov	r0, r6
 8000508:	e6f9      	b.n	80002fe <__udivmoddi4+0x9a>
 800050a:	1a84      	subs	r4, r0, r2
 800050c:	eb65 0203 	sbc.w	r2, r5, r3
 8000510:	2001      	movs	r0, #1
 8000512:	4617      	mov	r7, r2
 8000514:	e70b      	b.n	800032e <__udivmoddi4+0xca>
 8000516:	4464      	add	r4, ip
 8000518:	3802      	subs	r0, #2
 800051a:	e74a      	b.n	80003b2 <__udivmoddi4+0x14e>
 800051c:	4464      	add	r4, ip
 800051e:	3802      	subs	r0, #2
 8000520:	e6e4      	b.n	80002ec <__udivmoddi4+0x88>
 8000522:	3d02      	subs	r5, #2
 8000524:	4462      	add	r2, ip
 8000526:	e72f      	b.n	8000388 <__udivmoddi4+0x124>
 8000528:	3902      	subs	r1, #2
 800052a:	4462      	add	r2, ip
 800052c:	e6c9      	b.n	80002c2 <__udivmoddi4+0x5e>
 800052e:	f1ae 0e02 	sub.w	lr, lr, #2
 8000532:	443d      	add	r5, r7
 8000534:	e76f      	b.n	8000416 <__udivmoddi4+0x1b2>
 8000536:	3802      	subs	r0, #2
 8000538:	4461      	add	r1, ip
 800053a:	e7cb      	b.n	80004d4 <__udivmoddi4+0x270>
 800053c:	3b02      	subs	r3, #2
 800053e:	443d      	add	r5, r7
 8000540:	e77e      	b.n	8000440 <__udivmoddi4+0x1dc>
 8000542:	3d02      	subs	r5, #2
 8000544:	4462      	add	r2, ip
 8000546:	e7d9      	b.n	80004fc <__udivmoddi4+0x298>
 8000548:	4618      	mov	r0, r3
 800054a:	4631      	mov	r1, r6
 800054c:	e6d7      	b.n	80002fe <__udivmoddi4+0x9a>
 800054e:	bf00      	nop

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800055c:	4b08      	ldr	r3, [pc, #32]	; (8000580 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800055e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000560:	4907      	ldr	r1, [pc, #28]	; (8000580 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	4313      	orrs	r3, r2
 8000566:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000568:	4b05      	ldr	r3, [pc, #20]	; (8000580 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800056a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	4013      	ands	r3, r2
 8000570:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000572:	68fb      	ldr	r3, [r7, #12]
}
 8000574:	bf00      	nop
 8000576:	3714      	adds	r7, #20
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr
 8000580:	40021000 	.word	0x40021000

08000584 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_USB
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 800058c:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <LL_APB1_GRP2_EnableClock+0x2c>)
 800058e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000590:	4907      	ldr	r1, [pc, #28]	; (80005b0 <LL_APB1_GRP2_EnableClock+0x2c>)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4313      	orrs	r3, r2
 8000596:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8000598:	4b05      	ldr	r3, [pc, #20]	; (80005b0 <LL_APB1_GRP2_EnableClock+0x2c>)
 800059a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4013      	ands	r3, r2
 80005a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005a2:	68fb      	ldr	r3, [r7, #12]
}
 80005a4:	bf00      	nop
 80005a6:	3714      	adds	r7, #20
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr
 80005b0:	40021000 	.word	0x40021000

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b8:	f000 fd65 	bl	8001086 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005bc:	f000 f83a 	bl	8000634 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c0:	f000 fa1e 	bl	8000a00 <MX_GPIO_Init>
  MX_ADC1_Init();
 80005c4:	f000 f89c 	bl	8000700 <MX_ADC1_Init>
  MX_ICACHE_Init();
 80005c8:	f000 f910 	bl	80007ec <MX_ICACHE_Init>
  MX_LPUART1_UART_Init();
 80005cc:	f000 f922 	bl	8000814 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 80005d0:	f000 f96e 	bl	80008b0 <MX_RTC_Init>
  MX_UCPD1_Init();
 80005d4:	f000 f9b6 	bl	8000944 <MX_UCPD1_Init>
  MX_USB_PCD_Init();
 80005d8:	f000 f9ea 	bl	80009b0 <MX_USB_PCD_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13) == 1)
 80005dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005e0:	4812      	ldr	r0, [pc, #72]	; (800062c <main+0x78>)
 80005e2:	f001 ffef 	bl	80025c4 <HAL_GPIO_ReadPin>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	d109      	bne.n	8000600 <main+0x4c>
	 	  {
	 		  estado_boton1 = estado_boton1 == 0?1:0;
 80005ec:	4b10      	ldr	r3, [pc, #64]	; (8000630 <main+0x7c>)
 80005ee:	881b      	ldrh	r3, [r3, #0]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	bf0c      	ite	eq
 80005f4:	2301      	moveq	r3, #1
 80005f6:	2300      	movne	r3, #0
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	b29a      	uxth	r2, r3
 80005fc:	4b0c      	ldr	r3, [pc, #48]	; (8000630 <main+0x7c>)
 80005fe:	801a      	strh	r2, [r3, #0]
	 	  }

	 	  HAL_Delay(200);
 8000600:	20c8      	movs	r0, #200	; 0xc8
 8000602:	f000 fdb7 	bl	8001174 <HAL_Delay>

	 	  if(estado_boton1 == 1)
 8000606:	4b0a      	ldr	r3, [pc, #40]	; (8000630 <main+0x7c>)
 8000608:	881b      	ldrh	r3, [r3, #0]
 800060a:	2b01      	cmp	r3, #1
 800060c:	d108      	bne.n	8000620 <main+0x6c>
	 	  {
	 		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_7);
 800060e:	2180      	movs	r1, #128	; 0x80
 8000610:	4806      	ldr	r0, [pc, #24]	; (800062c <main+0x78>)
 8000612:	f002 f807 	bl	8002624 <HAL_GPIO_TogglePin>
	 		  HAL_Delay(300);
 8000616:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800061a:	f000 fdab 	bl	8001174 <HAL_Delay>
 800061e:	e7dd      	b.n	80005dc <main+0x28>
	 	  }
	 	  else
	 	  {
	 		  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,RESET);
 8000620:	2200      	movs	r2, #0
 8000622:	2180      	movs	r1, #128	; 0x80
 8000624:	4801      	ldr	r0, [pc, #4]	; (800062c <main+0x78>)
 8000626:	f001 ffe5 	bl	80025f4 <HAL_GPIO_WritePin>
	  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13) == 1)
 800062a:	e7d7      	b.n	80005dc <main+0x28>
 800062c:	42020800 	.word	0x42020800
 8000630:	20000440 	.word	0x20000440

08000634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b098      	sub	sp, #96	; 0x60
 8000638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063a:	f107 0318 	add.w	r3, r7, #24
 800063e:	2248      	movs	r2, #72	; 0x48
 8000640:	2100      	movs	r1, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f005 f854 	bl	80056f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	605a      	str	r2, [r3, #4]
 8000650:	609a      	str	r2, [r3, #8]
 8000652:	60da      	str	r2, [r3, #12]
 8000654:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8000656:	2000      	movs	r0, #0
 8000658:	f002 f950 	bl	80028fc <HAL_PWREx_ControlVoltageScaling>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000662:	f000 fa7b 	bl	8000b5c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000666:	f002 f92b 	bl	80028c0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800066a:	4b24      	ldr	r3, [pc, #144]	; (80006fc <SystemClock_Config+0xc8>)
 800066c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000670:	4a22      	ldr	r2, [pc, #136]	; (80006fc <SystemClock_Config+0xc8>)
 8000672:	f023 0318 	bic.w	r3, r3, #24
 8000676:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 800067a:	2336      	movs	r3, #54	; 0x36
 800067c:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800067e:	2381      	movs	r3, #129	; 0x81
 8000680:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000682:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000686:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000688:	2301      	movs	r3, #1
 800068a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068c:	2340      	movs	r3, #64	; 0x40
 800068e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000690:	2301      	movs	r3, #1
 8000692:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000694:	2300      	movs	r3, #0
 8000696:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000698:	2360      	movs	r3, #96	; 0x60
 800069a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800069c:	2302      	movs	r3, #2
 800069e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006a0:	2301      	movs	r3, #1
 80006a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006a4:	2301      	movs	r3, #1
 80006a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 80006a8:	2337      	movs	r3, #55	; 0x37
 80006aa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006ac:	2307      	movs	r3, #7
 80006ae:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006b0:	2302      	movs	r3, #2
 80006b2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006b4:	2302      	movs	r3, #2
 80006b6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b8:	f107 0318 	add.w	r3, r7, #24
 80006bc:	4618      	mov	r0, r3
 80006be:	f002 f9ad 	bl	8002a1c <HAL_RCC_OscConfig>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006c8:	f000 fa48 	bl	8000b5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006cc:	230f      	movs	r3, #15
 80006ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d0:	2303      	movs	r3, #3
 80006d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	2105      	movs	r1, #5
 80006e4:	4618      	mov	r0, r3
 80006e6:	f002 fe6f 	bl	80033c8 <HAL_RCC_ClockConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006f0:	f000 fa34 	bl	8000b5c <Error_Handler>
  }
}
 80006f4:	bf00      	nop
 80006f6:	3760      	adds	r7, #96	; 0x60
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40021000 	.word	0x40021000

08000700 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b08a      	sub	sp, #40	; 0x28
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000706:	f107 031c 	add.w	r3, r7, #28
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	605a      	str	r2, [r3, #4]
 8000710:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
 800071e:	611a      	str	r2, [r3, #16]
 8000720:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000722:	4b2f      	ldr	r3, [pc, #188]	; (80007e0 <MX_ADC1_Init+0xe0>)
 8000724:	4a2f      	ldr	r2, [pc, #188]	; (80007e4 <MX_ADC1_Init+0xe4>)
 8000726:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000728:	4b2d      	ldr	r3, [pc, #180]	; (80007e0 <MX_ADC1_Init+0xe0>)
 800072a:	2200      	movs	r2, #0
 800072c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800072e:	4b2c      	ldr	r3, [pc, #176]	; (80007e0 <MX_ADC1_Init+0xe0>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000734:	4b2a      	ldr	r3, [pc, #168]	; (80007e0 <MX_ADC1_Init+0xe0>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800073a:	4b29      	ldr	r3, [pc, #164]	; (80007e0 <MX_ADC1_Init+0xe0>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000740:	4b27      	ldr	r3, [pc, #156]	; (80007e0 <MX_ADC1_Init+0xe0>)
 8000742:	2204      	movs	r2, #4
 8000744:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000746:	4b26      	ldr	r3, [pc, #152]	; (80007e0 <MX_ADC1_Init+0xe0>)
 8000748:	2200      	movs	r2, #0
 800074a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800074c:	4b24      	ldr	r3, [pc, #144]	; (80007e0 <MX_ADC1_Init+0xe0>)
 800074e:	2200      	movs	r2, #0
 8000750:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000752:	4b23      	ldr	r3, [pc, #140]	; (80007e0 <MX_ADC1_Init+0xe0>)
 8000754:	2201      	movs	r2, #1
 8000756:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000758:	4b21      	ldr	r3, [pc, #132]	; (80007e0 <MX_ADC1_Init+0xe0>)
 800075a:	2200      	movs	r2, #0
 800075c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000760:	4b1f      	ldr	r3, [pc, #124]	; (80007e0 <MX_ADC1_Init+0xe0>)
 8000762:	2200      	movs	r2, #0
 8000764:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000766:	4b1e      	ldr	r3, [pc, #120]	; (80007e0 <MX_ADC1_Init+0xe0>)
 8000768:	2200      	movs	r2, #0
 800076a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800076c:	4b1c      	ldr	r3, [pc, #112]	; (80007e0 <MX_ADC1_Init+0xe0>)
 800076e:	2200      	movs	r2, #0
 8000770:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000774:	4b1a      	ldr	r3, [pc, #104]	; (80007e0 <MX_ADC1_Init+0xe0>)
 8000776:	2200      	movs	r2, #0
 8000778:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800077a:	4b19      	ldr	r3, [pc, #100]	; (80007e0 <MX_ADC1_Init+0xe0>)
 800077c:	2200      	movs	r2, #0
 800077e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000782:	4817      	ldr	r0, [pc, #92]	; (80007e0 <MX_ADC1_Init+0xe0>)
 8000784:	f000 feba 	bl	80014fc <HAL_ADC_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800078e:	f000 f9e5 	bl	8000b5c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000792:	2300      	movs	r3, #0
 8000794:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000796:	f107 031c 	add.w	r3, r7, #28
 800079a:	4619      	mov	r1, r3
 800079c:	4810      	ldr	r0, [pc, #64]	; (80007e0 <MX_ADC1_Init+0xe0>)
 800079e:	f001 fc09 	bl	8001fb4 <HAL_ADCEx_MultiModeConfigChannel>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80007a8:	f000 f9d8 	bl	8000b5c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80007ac:	4b0e      	ldr	r3, [pc, #56]	; (80007e8 <MX_ADC1_Init+0xe8>)
 80007ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007b0:	2306      	movs	r3, #6
 80007b2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007b8:	237f      	movs	r3, #127	; 0x7f
 80007ba:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007bc:	2304      	movs	r3, #4
 80007be:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	4619      	mov	r1, r3
 80007c8:	4805      	ldr	r0, [pc, #20]	; (80007e0 <MX_ADC1_Init+0xe0>)
 80007ca:	f000 ffe3 	bl	8001794 <HAL_ADC_ConfigChannel>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80007d4:	f000 f9c2 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007d8:	bf00      	nop
 80007da:	3728      	adds	r7, #40	; 0x28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	20000028 	.word	0x20000028
 80007e4:	42028000 	.word	0x42028000
 80007e8:	0c900008 	.word	0x0c900008

080007ec <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80007f0:	2000      	movs	r0, #0
 80007f2:	f001 ff31 	bl	8002658 <HAL_ICACHE_ConfigAssociativityMode>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80007fc:	f000 f9ae 	bl	8000b5c <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000800:	f001 ff4a 	bl	8002698 <HAL_ICACHE_Enable>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800080a:	f000 f9a7 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000818:	4b22      	ldr	r3, [pc, #136]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 800081a:	4a23      	ldr	r2, [pc, #140]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 800081c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 800081e:	4b21      	ldr	r3, [pc, #132]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 8000820:	4a22      	ldr	r2, [pc, #136]	; (80008ac <MX_LPUART1_UART_Init+0x98>)
 8000822:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000824:	4b1f      	ldr	r3, [pc, #124]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 8000826:	2200      	movs	r2, #0
 8000828:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800082a:	4b1e      	ldr	r3, [pc, #120]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 800082c:	2200      	movs	r2, #0
 800082e:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000830:	4b1c      	ldr	r3, [pc, #112]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 8000832:	2200      	movs	r2, #0
 8000834:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000836:	4b1b      	ldr	r3, [pc, #108]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 8000838:	220c      	movs	r2, #12
 800083a:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083c:	4b19      	ldr	r3, [pc, #100]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 800083e:	2200      	movs	r2, #0
 8000840:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000842:	4b18      	ldr	r3, [pc, #96]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 8000844:	2200      	movs	r2, #0
 8000846:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000848:	4b16      	ldr	r3, [pc, #88]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 800084a:	2200      	movs	r2, #0
 800084c:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800084e:	4b15      	ldr	r3, [pc, #84]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 8000850:	2200      	movs	r2, #0
 8000852:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000854:	4b13      	ldr	r3, [pc, #76]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 8000856:	2200      	movs	r2, #0
 8000858:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800085a:	4812      	ldr	r0, [pc, #72]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 800085c:	f003 fee8 	bl	8004630 <HAL_UART_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8000866:	f000 f979 	bl	8000b5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800086a:	2100      	movs	r1, #0
 800086c:	480d      	ldr	r0, [pc, #52]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 800086e:	f004 fc81 	bl	8005174 <HAL_UARTEx_SetTxFifoThreshold>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8000878:	f000 f970 	bl	8000b5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800087c:	2100      	movs	r1, #0
 800087e:	4809      	ldr	r0, [pc, #36]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 8000880:	f004 fcb6 	bl	80051f0 <HAL_UARTEx_SetRxFifoThreshold>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 800088a:	f000 f967 	bl	8000b5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800088e:	4805      	ldr	r0, [pc, #20]	; (80008a4 <MX_LPUART1_UART_Init+0x90>)
 8000890:	f004 fc37 	bl	8005102 <HAL_UARTEx_DisableFifoMode>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 800089a:	f000 f95f 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800089e:	bf00      	nop
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000090 	.word	0x20000090
 80008a8:	40008000 	.word	0x40008000
 80008ac:	00033324 	.word	0x00033324

080008b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b086      	sub	sp, #24
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 80008b6:	463b      	mov	r3, r7
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	605a      	str	r2, [r3, #4]
 80008be:	609a      	str	r2, [r3, #8]
 80008c0:	60da      	str	r2, [r3, #12]
 80008c2:	611a      	str	r2, [r3, #16]
 80008c4:	615a      	str	r2, [r3, #20]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80008c6:	4b1d      	ldr	r3, [pc, #116]	; (800093c <MX_RTC_Init+0x8c>)
 80008c8:	4a1d      	ldr	r2, [pc, #116]	; (8000940 <MX_RTC_Init+0x90>)
 80008ca:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80008cc:	4b1b      	ldr	r3, [pc, #108]	; (800093c <MX_RTC_Init+0x8c>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80008d2:	4b1a      	ldr	r3, [pc, #104]	; (800093c <MX_RTC_Init+0x8c>)
 80008d4:	227f      	movs	r2, #127	; 0x7f
 80008d6:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80008d8:	4b18      	ldr	r3, [pc, #96]	; (800093c <MX_RTC_Init+0x8c>)
 80008da:	22ff      	movs	r2, #255	; 0xff
 80008dc:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80008de:	4b17      	ldr	r3, [pc, #92]	; (800093c <MX_RTC_Init+0x8c>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80008e4:	4b15      	ldr	r3, [pc, #84]	; (800093c <MX_RTC_Init+0x8c>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008ea:	4b14      	ldr	r3, [pc, #80]	; (800093c <MX_RTC_Init+0x8c>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008f0:	4b12      	ldr	r3, [pc, #72]	; (800093c <MX_RTC_Init+0x8c>)
 80008f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008f6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80008f8:	4b10      	ldr	r3, [pc, #64]	; (800093c <MX_RTC_Init+0x8c>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80008fe:	480f      	ldr	r0, [pc, #60]	; (800093c <MX_RTC_Init+0x8c>)
 8000900:	f003 fd5c 	bl	80043bc <HAL_RTC_Init>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 800090a:	f000 f927 	bl	8000b5c <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 800090e:	2300      	movs	r3, #0
 8000910:	603b      	str	r3, [r7, #0]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 8000916:	2300      	movs	r3, #0
 8000918:	613b      	str	r3, [r7, #16]
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 800091e:	463b      	mov	r3, r7
 8000920:	4619      	mov	r1, r3
 8000922:	4806      	ldr	r0, [pc, #24]	; (800093c <MX_RTC_Init+0x8c>)
 8000924:	f003 fe58 	bl	80045d8 <HAL_RTCEx_PrivilegeModeSet>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800092e:	f000 f915 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000932:	bf00      	nop
 8000934:	3718      	adds	r7, #24
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000124 	.word	0x20000124
 8000940:	40002800 	.word	0x40002800

08000944 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094a:	463b      	mov	r3, r7
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]
 8000958:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 800095a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800095e:	f7ff fe11 	bl	8000584 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000962:	2002      	movs	r0, #2
 8000964:	f7ff fdf6 	bl	8000554 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000968:	2001      	movs	r0, #1
 800096a:	f7ff fdf3 	bl	8000554 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA15 (JTDI)   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800096e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000972:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000974:	2303      	movs	r3, #3
 8000976:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000978:	2300      	movs	r3, #0
 800097a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800097c:	463b      	mov	r3, r7
 800097e:	4619      	mov	r1, r3
 8000980:	4809      	ldr	r0, [pc, #36]	; (80009a8 <MX_UCPD1_Init+0x64>)
 8000982:	f004 fe0c 	bl	800559e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8000986:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800098a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800098c:	2303      	movs	r3, #3
 800098e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000990:	2300      	movs	r3, #0
 8000992:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000994:	463b      	mov	r3, r7
 8000996:	4619      	mov	r1, r3
 8000998:	4804      	ldr	r0, [pc, #16]	; (80009ac <MX_UCPD1_Init+0x68>)
 800099a:	f004 fe00 	bl	800559e <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 800099e:	bf00      	nop
 80009a0:	3718      	adds	r7, #24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	42020400 	.word	0x42020400
 80009ac:	42020000 	.word	0x42020000

080009b0 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80009b4:	4b10      	ldr	r3, [pc, #64]	; (80009f8 <MX_USB_PCD_Init+0x48>)
 80009b6:	4a11      	ldr	r2, [pc, #68]	; (80009fc <MX_USB_PCD_Init+0x4c>)
 80009b8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80009ba:	4b0f      	ldr	r3, [pc, #60]	; (80009f8 <MX_USB_PCD_Init+0x48>)
 80009bc:	2208      	movs	r2, #8
 80009be:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80009c0:	4b0d      	ldr	r3, [pc, #52]	; (80009f8 <MX_USB_PCD_Init+0x48>)
 80009c2:	2202      	movs	r2, #2
 80009c4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009c6:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <MX_USB_PCD_Init+0x48>)
 80009c8:	2202      	movs	r2, #2
 80009ca:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80009cc:	4b0a      	ldr	r3, [pc, #40]	; (80009f8 <MX_USB_PCD_Init+0x48>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80009d2:	4b09      	ldr	r3, [pc, #36]	; (80009f8 <MX_USB_PCD_Init+0x48>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80009d8:	4b07      	ldr	r3, [pc, #28]	; (80009f8 <MX_USB_PCD_Init+0x48>)
 80009da:	2200      	movs	r2, #0
 80009dc:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80009de:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <MX_USB_PCD_Init+0x48>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80009e4:	4804      	ldr	r0, [pc, #16]	; (80009f8 <MX_USB_PCD_Init+0x48>)
 80009e6:	f001 fe67 	bl	80026b8 <HAL_PCD_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 80009f0:	f000 f8b4 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80009f4:	bf00      	nop
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	2000014c 	.word	0x2000014c
 80009fc:	4000d400 	.word	0x4000d400

08000a00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08a      	sub	sp, #40	; 0x28
 8000a04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a06:	f107 0314 	add.w	r3, r7, #20
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
 8000a14:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a16:	4b4c      	ldr	r3, [pc, #304]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a1a:	4a4b      	ldr	r2, [pc, #300]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a1c:	f043 0304 	orr.w	r3, r3, #4
 8000a20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a22:	4b49      	ldr	r3, [pc, #292]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a26:	f003 0304 	and.w	r3, r3, #4
 8000a2a:	613b      	str	r3, [r7, #16]
 8000a2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a2e:	4b46      	ldr	r3, [pc, #280]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a32:	4a45      	ldr	r2, [pc, #276]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a34:	f043 0320 	orr.w	r3, r3, #32
 8000a38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a3a:	4b43      	ldr	r3, [pc, #268]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a3e:	f003 0320 	and.w	r3, r3, #32
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a46:	4b40      	ldr	r3, [pc, #256]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a4a:	4a3f      	ldr	r2, [pc, #252]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a4c:	f043 0302 	orr.w	r3, r3, #2
 8000a50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a52:	4b3d      	ldr	r3, [pc, #244]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a56:	f003 0302 	and.w	r3, r3, #2
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a5e:	4b3a      	ldr	r3, [pc, #232]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a62:	4a39      	ldr	r2, [pc, #228]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a6a:	4b37      	ldr	r3, [pc, #220]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000a76:	f001 ff9d 	bl	80029b4 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7a:	4b33      	ldr	r3, [pc, #204]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7e:	4a32      	ldr	r2, [pc, #200]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a80:	f043 0301 	orr.w	r3, r3, #1
 8000a84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a86:	4b30      	ldr	r3, [pc, #192]	; (8000b48 <MX_GPIO_Init+0x148>)
 8000a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000a92:	2200      	movs	r2, #0
 8000a94:	2180      	movs	r1, #128	; 0x80
 8000a96:	482d      	ldr	r0, [pc, #180]	; (8000b4c <MX_GPIO_Init+0x14c>)
 8000a98:	f001 fdac 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aa2:	482b      	ldr	r0, [pc, #172]	; (8000b50 <MX_GPIO_Init+0x150>)
 8000aa4:	f001 fda6 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UCPD_DBN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	21a0      	movs	r1, #160	; 0xa0
 8000aac:	4829      	ldr	r0, [pc, #164]	; (8000b54 <MX_GPIO_Init+0x154>)
 8000aae:	f001 fda1 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ab2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ab8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000abc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ac2:	f107 0314 	add.w	r3, r7, #20
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4820      	ldr	r0, [pc, #128]	; (8000b4c <MX_GPIO_Init+0x14c>)
 8000aca:	f001 fbfb 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000ace:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ad2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ad4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ad8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	481c      	ldr	r0, [pc, #112]	; (8000b58 <MX_GPIO_Init+0x158>)
 8000ae6:	f001 fbed 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000aea:	2380      	movs	r3, #128	; 0x80
 8000aec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aee:	2301      	movs	r3, #1
 8000af0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af6:	2300      	movs	r3, #0
 8000af8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000afa:	f107 0314 	add.w	r3, r7, #20
 8000afe:	4619      	mov	r1, r3
 8000b00:	4812      	ldr	r0, [pc, #72]	; (8000b4c <MX_GPIO_Init+0x14c>)
 8000b02:	f001 fbdf 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8000b06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	480c      	ldr	r0, [pc, #48]	; (8000b50 <MX_GPIO_Init+0x150>)
 8000b20:	f001 fbd0 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_DBN_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = UCPD_DBN_Pin|LED_BLUE_Pin;
 8000b24:	23a0      	movs	r3, #160	; 0xa0
 8000b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b30:	2300      	movs	r3, #0
 8000b32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4806      	ldr	r0, [pc, #24]	; (8000b54 <MX_GPIO_Init+0x154>)
 8000b3c:	f001 fbc2 	bl	80022c4 <HAL_GPIO_Init>


/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b40:	bf00      	nop
 8000b42:	3728      	adds	r7, #40	; 0x28
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	42020800 	.word	0x42020800
 8000b50:	42020000 	.word	0x42020000
 8000b54:	42020400 	.word	0x42020400
 8000b58:	42021400 	.word	0x42021400

08000b5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b60:	b672      	cpsid	i
}
 8000b62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b64:	e7fe      	b.n	8000b64 <Error_Handler+0x8>
	...

08000b68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6e:	4b0f      	ldr	r3, [pc, #60]	; (8000bac <HAL_MspInit+0x44>)
 8000b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b72:	4a0e      	ldr	r2, [pc, #56]	; (8000bac <HAL_MspInit+0x44>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	6613      	str	r3, [r2, #96]	; 0x60
 8000b7a:	4b0c      	ldr	r3, [pc, #48]	; (8000bac <HAL_MspInit+0x44>)
 8000b7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b86:	4b09      	ldr	r3, [pc, #36]	; (8000bac <HAL_MspInit+0x44>)
 8000b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b8a:	4a08      	ldr	r2, [pc, #32]	; (8000bac <HAL_MspInit+0x44>)
 8000b8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b90:	6593      	str	r3, [r2, #88]	; 0x58
 8000b92:	4b06      	ldr	r3, [pc, #24]	; (8000bac <HAL_MspInit+0x44>)
 8000b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b9a:	603b      	str	r3, [r7, #0]
 8000b9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	40021000 	.word	0x40021000

08000bb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b0ae      	sub	sp, #184	; 0xb8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bc8:	f107 0310 	add.w	r3, r7, #16
 8000bcc:	2294      	movs	r2, #148	; 0x94
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f004 fd8d 	bl	80056f0 <memset>
  if(hadc->Instance==ADC1)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a1f      	ldr	r2, [pc, #124]	; (8000c58 <HAL_ADC_MspInit+0xa8>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d137      	bne.n	8000c50 <HAL_ADC_MspInit+0xa0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000be0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000be4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000be6:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000bea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bee:	f107 0310 	add.w	r3, r7, #16
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f002 fecc 	bl	8003990 <HAL_RCCEx_PeriphCLKConfig>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8000bfe:	f7ff ffad 	bl	8000b5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c02:	4b16      	ldr	r3, [pc, #88]	; (8000c5c <HAL_ADC_MspInit+0xac>)
 8000c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c06:	4a15      	ldr	r2, [pc, #84]	; (8000c5c <HAL_ADC_MspInit+0xac>)
 8000c08:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c0e:	4b13      	ldr	r3, [pc, #76]	; (8000c5c <HAL_ADC_MspInit+0xac>)
 8000c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1a:	4b10      	ldr	r3, [pc, #64]	; (8000c5c <HAL_ADC_MspInit+0xac>)
 8000c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c1e:	4a0f      	ldr	r2, [pc, #60]	; (8000c5c <HAL_ADC_MspInit+0xac>)
 8000c20:	f043 0304 	orr.w	r3, r3, #4
 8000c24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c26:	4b0d      	ldr	r3, [pc, #52]	; (8000c5c <HAL_ADC_MspInit+0xac>)
 8000c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c2a:	f003 0304 	and.w	r3, r3, #4
 8000c2e:	60bb      	str	r3, [r7, #8]
 8000c30:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8000c32:	2304      	movs	r3, #4
 8000c34:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c38:	2303      	movs	r3, #3
 8000c3a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8000c44:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4805      	ldr	r0, [pc, #20]	; (8000c60 <HAL_ADC_MspInit+0xb0>)
 8000c4c:	f001 fb3a 	bl	80022c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000c50:	bf00      	nop
 8000c52:	37b8      	adds	r7, #184	; 0xb8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	42028000 	.word	0x42028000
 8000c5c:	40021000 	.word	0x40021000
 8000c60:	42020800 	.word	0x42020800

08000c64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b0ae      	sub	sp, #184	; 0xb8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]
 8000c7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c7c:	f107 0310 	add.w	r3, r7, #16
 8000c80:	2294      	movs	r2, #148	; 0x94
 8000c82:	2100      	movs	r1, #0
 8000c84:	4618      	mov	r0, r3
 8000c86:	f004 fd33 	bl	80056f0 <memset>
  if(huart->Instance==LPUART1)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a22      	ldr	r2, [pc, #136]	; (8000d18 <HAL_UART_MspInit+0xb4>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d13d      	bne.n	8000d10 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000c94:	2320      	movs	r3, #32
 8000c96:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c9c:	f107 0310 	add.w	r3, r7, #16
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f002 fe75 	bl	8003990 <HAL_RCCEx_PeriphCLKConfig>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000cac:	f7ff ff56 	bl	8000b5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000cb0:	4b1a      	ldr	r3, [pc, #104]	; (8000d1c <HAL_UART_MspInit+0xb8>)
 8000cb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cb4:	4a19      	ldr	r2, [pc, #100]	; (8000d1c <HAL_UART_MspInit+0xb8>)
 8000cb6:	f043 0301 	orr.w	r3, r3, #1
 8000cba:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000cbc:	4b17      	ldr	r3, [pc, #92]	; (8000d1c <HAL_UART_MspInit+0xb8>)
 8000cbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cc0:	f003 0301 	and.w	r3, r3, #1
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cc8:	4b14      	ldr	r3, [pc, #80]	; (8000d1c <HAL_UART_MspInit+0xb8>)
 8000cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ccc:	4a13      	ldr	r2, [pc, #76]	; (8000d1c <HAL_UART_MspInit+0xb8>)
 8000cce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cd4:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <HAL_UART_MspInit+0xb8>)
 8000cd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000ce0:	f001 fe68 	bl	80029b4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_VCP_TX_Pin|ST_LINK_VCP_RX_Pin;
 8000ce4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000ce8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cec:	2302      	movs	r3, #2
 8000cee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000cfe:	2308      	movs	r3, #8
 8000d00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d04:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4805      	ldr	r0, [pc, #20]	; (8000d20 <HAL_UART_MspInit+0xbc>)
 8000d0c:	f001 fada 	bl	80022c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000d10:	bf00      	nop
 8000d12:	37b8      	adds	r7, #184	; 0xb8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40008000 	.word	0x40008000
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	42021800 	.word	0x42021800

08000d24 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b0a8      	sub	sp, #160	; 0xa0
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d2c:	f107 030c 	add.w	r3, r7, #12
 8000d30:	2294      	movs	r2, #148	; 0x94
 8000d32:	2100      	movs	r1, #0
 8000d34:	4618      	mov	r0, r3
 8000d36:	f004 fcdb 	bl	80056f0 <memset>
  if(hrtc->Instance==RTC)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a16      	ldr	r2, [pc, #88]	; (8000d98 <HAL_RTC_MspInit+0x74>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d124      	bne.n	8000d8e <HAL_RTC_MspInit+0x6a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d48:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000d4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d52:	f107 030c 	add.w	r3, r7, #12
 8000d56:	4618      	mov	r0, r3
 8000d58:	f002 fe1a 	bl	8003990 <HAL_RCCEx_PeriphCLKConfig>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000d62:	f7ff fefb 	bl	8000b5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d66:	4b0d      	ldr	r3, [pc, #52]	; (8000d9c <HAL_RTC_MspInit+0x78>)
 8000d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d6c:	4a0b      	ldr	r2, [pc, #44]	; (8000d9c <HAL_RTC_MspInit+0x78>)
 8000d6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000d76:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <HAL_RTC_MspInit+0x78>)
 8000d78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d7a:	4a08      	ldr	r2, [pc, #32]	; (8000d9c <HAL_RTC_MspInit+0x78>)
 8000d7c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d80:	6593      	str	r3, [r2, #88]	; 0x58
 8000d82:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <HAL_RTC_MspInit+0x78>)
 8000d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d8a:	60bb      	str	r3, [r7, #8]
 8000d8c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000d8e:	bf00      	nop
 8000d90:	37a0      	adds	r7, #160	; 0xa0
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	40002800 	.word	0x40002800
 8000d9c:	40021000 	.word	0x40021000

08000da0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b0ae      	sub	sp, #184	; 0xb8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000db8:	f107 0310 	add.w	r3, r7, #16
 8000dbc:	2294      	movs	r2, #148	; 0x94
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f004 fc95 	bl	80056f0 <memset>
  if(hpcd->Instance==USB)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a22      	ldr	r2, [pc, #136]	; (8000e54 <HAL_PCD_MspInit+0xb4>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d13d      	bne.n	8000e4c <HAL_PCD_MspInit+0xac>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000dd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dd4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ddc:	f107 0310 	add.w	r3, r7, #16
 8000de0:	4618      	mov	r0, r3
 8000de2:	f002 fdd5 	bl	8003990 <HAL_RCCEx_PeriphCLKConfig>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000dec:	f7ff feb6 	bl	8000b5c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df0:	4b19      	ldr	r3, [pc, #100]	; (8000e58 <HAL_PCD_MspInit+0xb8>)
 8000df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000df4:	4a18      	ldr	r2, [pc, #96]	; (8000e58 <HAL_PCD_MspInit+0xb8>)
 8000df6:	f043 0301 	orr.w	r3, r3, #1
 8000dfa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dfc:	4b16      	ldr	r3, [pc, #88]	; (8000e58 <HAL_PCD_MspInit+0xb8>)
 8000dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e00:	f003 0301 	and.w	r3, r3, #1
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	68fb      	ldr	r3, [r7, #12]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000e08:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e0c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e10:	2302      	movs	r3, #2
 8000e12:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000e22:	230a      	movs	r3, #10
 8000e24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e28:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	480b      	ldr	r0, [pc, #44]	; (8000e5c <HAL_PCD_MspInit+0xbc>)
 8000e30:	f001 fa48 	bl	80022c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000e34:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <HAL_PCD_MspInit+0xb8>)
 8000e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e38:	4a07      	ldr	r2, [pc, #28]	; (8000e58 <HAL_PCD_MspInit+0xb8>)
 8000e3a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e3e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000e40:	4b05      	ldr	r3, [pc, #20]	; (8000e58 <HAL_PCD_MspInit+0xb8>)
 8000e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e48:	60bb      	str	r3, [r7, #8]
 8000e4a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000e4c:	bf00      	nop
 8000e4e:	37b8      	adds	r7, #184	; 0xb8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	4000d400 	.word	0x4000d400
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	42020000 	.word	0x42020000

08000e60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e64:	e7fe      	b.n	8000e64 <NMI_Handler+0x4>

08000e66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e6a:	e7fe      	b.n	8000e6a <HardFault_Handler+0x4>

08000e6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <MemManage_Handler+0x4>

08000e72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e76:	e7fe      	b.n	8000e76 <BusFault_Handler+0x4>

08000e78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e7c:	e7fe      	b.n	8000e7c <UsageFault_Handler+0x4>

08000e7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr

08000e9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e9a:	b480      	push	{r7}
 8000e9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e9e:	bf00      	nop
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr

08000ea8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eac:	f000 f942 	bl	8001134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000eb8:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <SystemInit+0x20>)
 8000eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ebe:	4a05      	ldr	r2, [pc, #20]	; (8000ed4 <SystemInit+0x20>)
 8000ec0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ec4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b087      	sub	sp, #28
 8000edc:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8000ede:	4b4f      	ldr	r3, [pc, #316]	; (800101c <SystemCoreClockUpdate+0x144>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f003 0308 	and.w	r3, r3, #8
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d107      	bne.n	8000efa <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8000eea:	4b4c      	ldr	r3, [pc, #304]	; (800101c <SystemCoreClockUpdate+0x144>)
 8000eec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ef0:	0a1b      	lsrs	r3, r3, #8
 8000ef2:	f003 030f 	and.w	r3, r3, #15
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	e005      	b.n	8000f06 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8000efa:	4b48      	ldr	r3, [pc, #288]	; (800101c <SystemCoreClockUpdate+0x144>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	091b      	lsrs	r3, r3, #4
 8000f00:	f003 030f 	and.w	r3, r3, #15
 8000f04:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8000f06:	4a46      	ldr	r2, [pc, #280]	; (8001020 <SystemCoreClockUpdate+0x148>)
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f0e:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000f10:	4b42      	ldr	r3, [pc, #264]	; (800101c <SystemCoreClockUpdate+0x144>)
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	f003 030c 	and.w	r3, r3, #12
 8000f18:	2b0c      	cmp	r3, #12
 8000f1a:	d866      	bhi.n	8000fea <SystemCoreClockUpdate+0x112>
 8000f1c:	a201      	add	r2, pc, #4	; (adr r2, 8000f24 <SystemCoreClockUpdate+0x4c>)
 8000f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f22:	bf00      	nop
 8000f24:	08000f59 	.word	0x08000f59
 8000f28:	08000feb 	.word	0x08000feb
 8000f2c:	08000feb 	.word	0x08000feb
 8000f30:	08000feb 	.word	0x08000feb
 8000f34:	08000f61 	.word	0x08000f61
 8000f38:	08000feb 	.word	0x08000feb
 8000f3c:	08000feb 	.word	0x08000feb
 8000f40:	08000feb 	.word	0x08000feb
 8000f44:	08000f69 	.word	0x08000f69
 8000f48:	08000feb 	.word	0x08000feb
 8000f4c:	08000feb 	.word	0x08000feb
 8000f50:	08000feb 	.word	0x08000feb
 8000f54:	08000f71 	.word	0x08000f71
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8000f58:	4a32      	ldr	r2, [pc, #200]	; (8001024 <SystemCoreClockUpdate+0x14c>)
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	6013      	str	r3, [r2, #0]
      break;
 8000f5e:	e048      	b.n	8000ff2 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000f60:	4b30      	ldr	r3, [pc, #192]	; (8001024 <SystemCoreClockUpdate+0x14c>)
 8000f62:	4a31      	ldr	r2, [pc, #196]	; (8001028 <SystemCoreClockUpdate+0x150>)
 8000f64:	601a      	str	r2, [r3, #0]
      break;
 8000f66:	e044      	b.n	8000ff2 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000f68:	4b2e      	ldr	r3, [pc, #184]	; (8001024 <SystemCoreClockUpdate+0x14c>)
 8000f6a:	4a30      	ldr	r2, [pc, #192]	; (800102c <SystemCoreClockUpdate+0x154>)
 8000f6c:	601a      	str	r2, [r3, #0]
      break;
 8000f6e:	e040      	b.n	8000ff2 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000f70:	4b2a      	ldr	r3, [pc, #168]	; (800101c <SystemCoreClockUpdate+0x144>)
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	f003 0303 	and.w	r3, r3, #3
 8000f78:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8000f7a:	4b28      	ldr	r3, [pc, #160]	; (800101c <SystemCoreClockUpdate+0x144>)
 8000f7c:	68db      	ldr	r3, [r3, #12]
 8000f7e:	091b      	lsrs	r3, r3, #4
 8000f80:	f003 030f 	and.w	r3, r3, #15
 8000f84:	3301      	adds	r3, #1
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d003      	beq.n	8000f96 <SystemCoreClockUpdate+0xbe>
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	2b03      	cmp	r3, #3
 8000f92:	d006      	beq.n	8000fa2 <SystemCoreClockUpdate+0xca>
 8000f94:	e00b      	b.n	8000fae <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8000f96:	4a24      	ldr	r2, [pc, #144]	; (8001028 <SystemCoreClockUpdate+0x150>)
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f9e:	613b      	str	r3, [r7, #16]
          break;
 8000fa0:	e00b      	b.n	8000fba <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8000fa2:	4a22      	ldr	r2, [pc, #136]	; (800102c <SystemCoreClockUpdate+0x154>)
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000faa:	613b      	str	r3, [r7, #16]
          break;
 8000fac:	e005      	b.n	8000fba <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8000fae:	697a      	ldr	r2, [r7, #20]
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb6:	613b      	str	r3, [r7, #16]
          break;
 8000fb8:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8000fba:	4b18      	ldr	r3, [pc, #96]	; (800101c <SystemCoreClockUpdate+0x144>)
 8000fbc:	68db      	ldr	r3, [r3, #12]
 8000fbe:	0a1b      	lsrs	r3, r3, #8
 8000fc0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	fb02 f303 	mul.w	r3, r2, r3
 8000fca:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8000fcc:	4b13      	ldr	r3, [pc, #76]	; (800101c <SystemCoreClockUpdate+0x144>)
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	0e5b      	lsrs	r3, r3, #25
 8000fd2:	f003 0303 	and.w	r3, r3, #3
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fe4:	4a0f      	ldr	r2, [pc, #60]	; (8001024 <SystemCoreClockUpdate+0x14c>)
 8000fe6:	6013      	str	r3, [r2, #0]
      break;
 8000fe8:	e003      	b.n	8000ff2 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8000fea:	4a0e      	ldr	r2, [pc, #56]	; (8001024 <SystemCoreClockUpdate+0x14c>)
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	6013      	str	r3, [r2, #0]
      break;
 8000ff0:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8000ff2:	4b0a      	ldr	r3, [pc, #40]	; (800101c <SystemCoreClockUpdate+0x144>)
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	091b      	lsrs	r3, r3, #4
 8000ff8:	f003 030f 	and.w	r3, r3, #15
 8000ffc:	4a0c      	ldr	r2, [pc, #48]	; (8001030 <SystemCoreClockUpdate+0x158>)
 8000ffe:	5cd3      	ldrb	r3, [r2, r3]
 8001000:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8001002:	4b08      	ldr	r3, [pc, #32]	; (8001024 <SystemCoreClockUpdate+0x14c>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	fa22 f303 	lsr.w	r3, r2, r3
 800100c:	4a05      	ldr	r2, [pc, #20]	; (8001024 <SystemCoreClockUpdate+0x14c>)
 800100e:	6013      	str	r3, [r2, #0]
}
 8001010:	bf00      	nop
 8001012:	371c      	adds	r7, #28
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	40021000 	.word	0x40021000
 8001020:	08005778 	.word	0x08005778
 8001024:	20000000 	.word	0x20000000
 8001028:	00f42400 	.word	0x00f42400
 800102c:	007a1200 	.word	0x007a1200
 8001030:	08005760 	.word	0x08005760

08001034 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001034:	f8df d034 	ldr.w	sp, [pc, #52]	; 800106c <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001038:	f7ff ff3c 	bl	8000eb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800103c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800103e:	e003      	b.n	8001048 <LoopCopyDataInit>

08001040 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001040:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001042:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001044:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001046:	3104      	adds	r1, #4

08001048 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001048:	480a      	ldr	r0, [pc, #40]	; (8001074 <LoopForever+0xa>)
	ldr	r3, =_edata
 800104a:	4b0b      	ldr	r3, [pc, #44]	; (8001078 <LoopForever+0xe>)
	adds	r2, r0, r1
 800104c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800104e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001050:	d3f6      	bcc.n	8001040 <CopyDataInit>
	ldr	r2, =_sbss
 8001052:	4a0a      	ldr	r2, [pc, #40]	; (800107c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001054:	e002      	b.n	800105c <LoopFillZerobss>

08001056 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001056:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001058:	f842 3b04 	str.w	r3, [r2], #4

0800105c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800105c:	4b08      	ldr	r3, [pc, #32]	; (8001080 <LoopForever+0x16>)
	cmp	r2, r3
 800105e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001060:	d3f9      	bcc.n	8001056 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001062:	f004 fb4d 	bl	8005700 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001066:	f7ff faa5 	bl	80005b4 <main>

0800106a <LoopForever>:

LoopForever:
    b LoopForever
 800106a:	e7fe      	b.n	800106a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800106c:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8001070:	080057f0 	.word	0x080057f0
	ldr	r0, =_sdata
 8001074:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001078:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 800107c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8001080:	20000448 	.word	0x20000448

08001084 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001084:	e7fe      	b.n	8001084 <ADC1_2_IRQHandler>

08001086 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800108c:	2300      	movs	r3, #0
 800108e:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001090:	2004      	movs	r0, #4
 8001092:	f001 f8e5 	bl	8002260 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8001096:	f7ff ff1f 	bl	8000ed8 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800109a:	2000      	movs	r0, #0
 800109c:	f000 f80e 	bl	80010bc <HAL_InitTick>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d002      	beq.n	80010ac <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	71fb      	strb	r3, [r7, #7]
 80010aa:	e001      	b.n	80010b0 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010ac:	f7ff fd5c 	bl	8000b68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010b0:	79fb      	ldrb	r3, [r7, #7]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010c4:	2300      	movs	r3, #0
 80010c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80010c8:	4b17      	ldr	r3, [pc, #92]	; (8001128 <HAL_InitTick+0x6c>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d023      	beq.n	8001118 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80010d0:	4b16      	ldr	r3, [pc, #88]	; (800112c <HAL_InitTick+0x70>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	4b14      	ldr	r3, [pc, #80]	; (8001128 <HAL_InitTick+0x6c>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	4619      	mov	r1, r3
 80010da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010de:	fbb3 f3f1 	udiv	r3, r3, r1
 80010e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010e6:	4618      	mov	r0, r3
 80010e8:	f001 f8df 	bl	80022aa <HAL_SYSTICK_Config>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d10f      	bne.n	8001112 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b07      	cmp	r3, #7
 80010f6:	d809      	bhi.n	800110c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010f8:	2200      	movs	r2, #0
 80010fa:	6879      	ldr	r1, [r7, #4]
 80010fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001100:	f001 f8b9 	bl	8002276 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001104:	4a0a      	ldr	r2, [pc, #40]	; (8001130 <HAL_InitTick+0x74>)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	e007      	b.n	800111c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	73fb      	strb	r3, [r7, #15]
 8001110:	e004      	b.n	800111c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	73fb      	strb	r3, [r7, #15]
 8001116:	e001      	b.n	800111c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001118:	2301      	movs	r3, #1
 800111a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800111c:	7bfb      	ldrb	r3, [r7, #15]
}
 800111e:	4618      	mov	r0, r3
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000008 	.word	0x20000008
 800112c:	20000000 	.word	0x20000000
 8001130:	20000004 	.word	0x20000004

08001134 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001138:	4b06      	ldr	r3, [pc, #24]	; (8001154 <HAL_IncTick+0x20>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	4b06      	ldr	r3, [pc, #24]	; (8001158 <HAL_IncTick+0x24>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4413      	add	r3, r2
 8001144:	4a04      	ldr	r2, [pc, #16]	; (8001158 <HAL_IncTick+0x24>)
 8001146:	6013      	str	r3, [r2, #0]
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	20000008 	.word	0x20000008
 8001158:	20000444 	.word	0x20000444

0800115c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  return uwTick;
 8001160:	4b03      	ldr	r3, [pc, #12]	; (8001170 <HAL_GetTick+0x14>)
 8001162:	681b      	ldr	r3, [r3, #0]
}
 8001164:	4618      	mov	r0, r3
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	20000444 	.word	0x20000444

08001174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800117c:	f7ff ffee 	bl	800115c <HAL_GetTick>
 8001180:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800118c:	d005      	beq.n	800119a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800118e:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <HAL_Delay+0x44>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	461a      	mov	r2, r3
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4413      	add	r3, r2
 8001198:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800119a:	bf00      	nop
 800119c:	f7ff ffde 	bl	800115c <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d8f7      	bhi.n	800119c <HAL_Delay+0x28>
  {
  }
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000008 	.word	0x20000008

080011bc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	431a      	orrs	r2, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	609a      	str	r2, [r3, #8]
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80011e2:	b480      	push	{r7}
 80011e4:	b083      	sub	sp, #12
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	431a      	orrs	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	609a      	str	r2, [r3, #8]
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001218:	4618      	mov	r0, r3
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001224:	b480      	push	{r7}
 8001226:	b087      	sub	sp, #28
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
 8001230:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	3360      	adds	r3, #96	; 0x60
 8001236:	461a      	mov	r2, r3
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	4413      	add	r3, r2
 800123e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4b08      	ldr	r3, [pc, #32]	; (8001268 <LL_ADC_SetOffset+0x44>)
 8001246:	4013      	ands	r3, r2
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800124e:	683a      	ldr	r2, [r7, #0]
 8001250:	430a      	orrs	r2, r1
 8001252:	4313      	orrs	r3, r2
 8001254:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800125c:	bf00      	nop
 800125e:	371c      	adds	r7, #28
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr
 8001268:	03fff000 	.word	0x03fff000

0800126c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3360      	adds	r3, #96	; 0x60
 800127a:	461a      	mov	r2, r3
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	4413      	add	r3, r2
 8001282:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800128c:	4618      	mov	r0, r3
 800128e:	3714      	adds	r7, #20
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001298:	b480      	push	{r7}
 800129a:	b087      	sub	sp, #28
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3360      	adds	r3, #96	; 0x60
 80012a8:	461a      	mov	r2, r3
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	4413      	add	r3, r2
 80012b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	431a      	orrs	r2, r3
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80012c2:	bf00      	nop
 80012c4:	371c      	adds	r7, #28
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b083      	sub	sp, #12
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	431a      	orrs	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	615a      	str	r2, [r3, #20]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L5, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b087      	sub	sp, #28
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	3330      	adds	r3, #48	; 0x30
 8001304:	461a      	mov	r2, r3
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	0a1b      	lsrs	r3, r3, #8
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	f003 030c 	and.w	r3, r3, #12
 8001310:	4413      	add	r3, r2
 8001312:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	f003 031f 	and.w	r3, r3, #31
 800131e:	211f      	movs	r1, #31
 8001320:	fa01 f303 	lsl.w	r3, r1, r3
 8001324:	43db      	mvns	r3, r3
 8001326:	401a      	ands	r2, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	0e9b      	lsrs	r3, r3, #26
 800132c:	f003 011f 	and.w	r1, r3, #31
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	f003 031f 	and.w	r3, r3, #31
 8001336:	fa01 f303 	lsl.w	r3, r1, r3
 800133a:	431a      	orrs	r2, r3
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001340:	bf00      	nop
 8001342:	371c      	adds	r7, #28
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800134c:	b480      	push	{r7}
 800134e:	b087      	sub	sp, #28
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	3314      	adds	r3, #20
 800135c:	461a      	mov	r2, r3
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	0e5b      	lsrs	r3, r3, #25
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	f003 0304 	and.w	r3, r3, #4
 8001368:	4413      	add	r3, r2
 800136a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	0d1b      	lsrs	r3, r3, #20
 8001374:	f003 031f 	and.w	r3, r3, #31
 8001378:	2107      	movs	r1, #7
 800137a:	fa01 f303 	lsl.w	r3, r1, r3
 800137e:	43db      	mvns	r3, r3
 8001380:	401a      	ands	r2, r3
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	0d1b      	lsrs	r3, r3, #20
 8001386:	f003 031f 	and.w	r3, r3, #31
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	fa01 f303 	lsl.w	r3, r1, r3
 8001390:	431a      	orrs	r2, r3
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001396:	bf00      	nop
 8001398:	371c      	adds	r7, #28
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
	...

080013a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013bc:	43db      	mvns	r3, r3
 80013be:	401a      	ands	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f003 0318 	and.w	r3, r3, #24
 80013c6:	4908      	ldr	r1, [pc, #32]	; (80013e8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80013c8:	40d9      	lsrs	r1, r3
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	400b      	ands	r3, r1
 80013ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013d2:	431a      	orrs	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80013da:	bf00      	nop
 80013dc:	3714      	adds	r7, #20
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	0007ffff 	.word	0x0007ffff

080013ec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80013fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	6093      	str	r3, [r2, #8]
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001420:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001424:	d101      	bne.n	800142a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001426:	2301      	movs	r3, #1
 8001428:	e000      	b.n	800142c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800142a:	2300      	movs	r3, #0
}
 800142c:	4618      	mov	r0, r3
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001448:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800144c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001470:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001474:	d101      	bne.n	800147a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001476:	2301      	movs	r3, #1
 8001478:	e000      	b.n	800147c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800147a:	2300      	movs	r3, #0
}
 800147c:	4618      	mov	r0, r3
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	2b01      	cmp	r3, #1
 800149a:	d101      	bne.n	80014a0 <LL_ADC_IsEnabled+0x18>
 800149c:	2301      	movs	r3, #1
 800149e:	e000      	b.n	80014a2 <LL_ADC_IsEnabled+0x1a>
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80014ae:	b480      	push	{r7}
 80014b0:	b083      	sub	sp, #12
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	2b04      	cmp	r3, #4
 80014c0:	d101      	bne.n	80014c6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80014c2:	2301      	movs	r3, #1
 80014c4:	e000      	b.n	80014c8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80014c6:	2300      	movs	r3, #0
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	f003 0308 	and.w	r3, r3, #8
 80014e4:	2b08      	cmp	r3, #8
 80014e6:	d101      	bne.n	80014ec <LL_ADC_INJ_IsConversionOngoing+0x18>
 80014e8:	2301      	movs	r3, #1
 80014ea:	e000      	b.n	80014ee <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
	...

080014fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80014fc:	b590      	push	{r4, r7, lr}
 80014fe:	b089      	sub	sp, #36	; 0x24
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001504:	2300      	movs	r3, #0
 8001506:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001508:	2300      	movs	r3, #0
 800150a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d101      	bne.n	8001516 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e12e      	b.n	8001774 <HAL_ADC_Init+0x278>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	691b      	ldr	r3, [r3, #16]
 800151a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001520:	2b00      	cmp	r3, #0
 8001522:	d109      	bne.n	8001538 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7ff fb43 	bl	8000bb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2200      	movs	r2, #0
 800152e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2200      	movs	r2, #0
 8001534:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff ff67 	bl	8001410 <LL_ADC_IsDeepPowerDownEnabled>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d004      	beq.n	8001552 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff4d 	bl	80013ec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff ff82 	bl	8001460 <LL_ADC_IsInternalRegulatorEnabled>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d115      	bne.n	800158e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff ff66 	bl	8001438 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800156c:	4b83      	ldr	r3, [pc, #524]	; (800177c <HAL_ADC_Init+0x280>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	099b      	lsrs	r3, r3, #6
 8001572:	4a83      	ldr	r2, [pc, #524]	; (8001780 <HAL_ADC_Init+0x284>)
 8001574:	fba2 2303 	umull	r2, r3, r2, r3
 8001578:	099b      	lsrs	r3, r3, #6
 800157a:	3301      	adds	r3, #1
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001580:	e002      	b.n	8001588 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	3b01      	subs	r3, #1
 8001586:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f9      	bne.n	8001582 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff ff64 	bl	8001460 <LL_ADC_IsInternalRegulatorEnabled>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d10d      	bne.n	80015ba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015a2:	f043 0210 	orr.w	r2, r3, #16
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015ae:	f043 0201 	orr.w	r2, r3, #1
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff ff75 	bl	80014ae <LL_ADC_REG_IsConversionOngoing>
 80015c4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ca:	f003 0310 	and.w	r3, r3, #16
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f040 80c7 	bne.w	8001762 <HAL_ADC_Init+0x266>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f040 80c3 	bne.w	8001762 <HAL_ADC_Init+0x266>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015e0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80015e4:	f043 0202 	orr.w	r2, r3, #2
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7ff ff49 	bl	8001488 <LL_ADC_IsEnabled>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d110      	bne.n	800161e <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80015fc:	4861      	ldr	r0, [pc, #388]	; (8001784 <HAL_ADC_Init+0x288>)
 80015fe:	f7ff ff43 	bl	8001488 <LL_ADC_IsEnabled>
 8001602:	4604      	mov	r4, r0
 8001604:	4860      	ldr	r0, [pc, #384]	; (8001788 <HAL_ADC_Init+0x28c>)
 8001606:	f7ff ff3f 	bl	8001488 <LL_ADC_IsEnabled>
 800160a:	4603      	mov	r3, r0
 800160c:	4323      	orrs	r3, r4
 800160e:	2b00      	cmp	r3, #0
 8001610:	d105      	bne.n	800161e <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	4619      	mov	r1, r3
 8001618:	485c      	ldr	r0, [pc, #368]	; (800178c <HAL_ADC_Init+0x290>)
 800161a:	f7ff fdcf 	bl	80011bc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	7e5b      	ldrb	r3, [r3, #25]
 8001622:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001628:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800162e:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001634:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f893 3020 	ldrb.w	r3, [r3, #32]
 800163c:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800163e:	4313      	orrs	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d106      	bne.n	800165a <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001650:	3b01      	subs	r3, #1
 8001652:	045b      	lsls	r3, r3, #17
 8001654:	69ba      	ldr	r2, [r7, #24]
 8001656:	4313      	orrs	r3, r2
 8001658:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800165e:	2b00      	cmp	r3, #0
 8001660:	d009      	beq.n	8001676 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001666:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166e:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	4313      	orrs	r3, r2
 8001674:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	68da      	ldr	r2, [r3, #12]
 800167c:	4b44      	ldr	r3, [pc, #272]	; (8001790 <HAL_ADC_Init+0x294>)
 800167e:	4013      	ands	r3, r2
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	6812      	ldr	r2, [r2, #0]
 8001684:	69b9      	ldr	r1, [r7, #24]
 8001686:	430b      	orrs	r3, r1
 8001688:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff ff20 	bl	80014d4 <LL_ADC_INJ_IsConversionOngoing>
 8001694:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d140      	bne.n	800171e <HAL_ADC_Init+0x222>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d13d      	bne.n	800171e <HAL_ADC_Init+0x222>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	7e1b      	ldrb	r3, [r3, #24]
 80016aa:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80016ac:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80016b4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80016b6:	4313      	orrs	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80016c4:	f023 0306 	bic.w	r3, r3, #6
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	6812      	ldr	r2, [r2, #0]
 80016cc:	69b9      	ldr	r1, [r7, #24]
 80016ce:	430b      	orrs	r3, r1
 80016d0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d118      	bne.n	800170e <HAL_ADC_Init+0x212>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	691b      	ldr	r3, [r3, #16]
 80016e2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80016e6:	f023 0304 	bic.w	r3, r3, #4
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80016f2:	4311      	orrs	r1, r2
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80016f8:	4311      	orrs	r1, r2
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80016fe:	430a      	orrs	r2, r1
 8001700:	431a      	orrs	r2, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f042 0201 	orr.w	r2, r2, #1
 800170a:	611a      	str	r2, [r3, #16]
 800170c:	e007      	b.n	800171e <HAL_ADC_Init+0x222>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	691a      	ldr	r2, [r3, #16]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f022 0201 	bic.w	r2, r2, #1
 800171c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	691b      	ldr	r3, [r3, #16]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d10c      	bne.n	8001740 <HAL_ADC_Init+0x244>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172c:	f023 010f 	bic.w	r1, r3, #15
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	69db      	ldr	r3, [r3, #28]
 8001734:	1e5a      	subs	r2, r3, #1
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	430a      	orrs	r2, r1
 800173c:	631a      	str	r2, [r3, #48]	; 0x30
 800173e:	e007      	b.n	8001750 <HAL_ADC_Init+0x254>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f022 020f 	bic.w	r2, r2, #15
 800174e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001754:	f023 0303 	bic.w	r3, r3, #3
 8001758:	f043 0201 	orr.w	r2, r3, #1
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	659a      	str	r2, [r3, #88]	; 0x58
 8001760:	e007      	b.n	8001772 <HAL_ADC_Init+0x276>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001766:	f043 0210 	orr.w	r2, r3, #16
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001772:	7ffb      	ldrb	r3, [r7, #31]
}
 8001774:	4618      	mov	r0, r3
 8001776:	3724      	adds	r7, #36	; 0x24
 8001778:	46bd      	mov	sp, r7
 800177a:	bd90      	pop	{r4, r7, pc}
 800177c:	20000000 	.word	0x20000000
 8001780:	053e2d63 	.word	0x053e2d63
 8001784:	42028000 	.word	0x42028000
 8001788:	42028100 	.word	0x42028100
 800178c:	42028300 	.word	0x42028300
 8001790:	fff0c007 	.word	0xfff0c007

08001794 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001794:	b590      	push	{r4, r7, lr}
 8001796:	b0b7      	sub	sp, #220	; 0xdc
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800179e:	2300      	movs	r3, #0
 80017a0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d101      	bne.n	80017b6 <HAL_ADC_ConfigChannel+0x22>
 80017b2:	2302      	movs	r3, #2
 80017b4:	e3c1      	b.n	8001f3a <HAL_ADC_ConfigChannel+0x7a6>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2201      	movs	r2, #1
 80017ba:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff fe73 	bl	80014ae <LL_ADC_REG_IsConversionOngoing>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f040 83a6 	bne.w	8001f1c <HAL_ADC_ConfigChannel+0x788>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6818      	ldr	r0, [r3, #0]
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	6859      	ldr	r1, [r3, #4]
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	461a      	mov	r2, r3
 80017de:	f7ff fd89 	bl	80012f4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff fe61 	bl	80014ae <LL_ADC_REG_IsConversionOngoing>
 80017ec:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fe6d 	bl	80014d4 <LL_ADC_INJ_IsConversionOngoing>
 80017fa:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017fe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001802:	2b00      	cmp	r3, #0
 8001804:	f040 81c1 	bne.w	8001b8a <HAL_ADC_ConfigChannel+0x3f6>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001808:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800180c:	2b00      	cmp	r3, #0
 800180e:	f040 81bc 	bne.w	8001b8a <HAL_ADC_ConfigChannel+0x3f6>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800181a:	d10f      	bne.n	800183c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6818      	ldr	r0, [r3, #0]
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2200      	movs	r2, #0
 8001826:	4619      	mov	r1, r3
 8001828:	f7ff fd90 	bl	800134c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fd4a 	bl	80012ce <LL_ADC_SetSamplingTimeCommonConfig>
 800183a:	e00e      	b.n	800185a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6818      	ldr	r0, [r3, #0]
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	6819      	ldr	r1, [r3, #0]
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	461a      	mov	r2, r3
 800184a:	f7ff fd7f 	bl	800134c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2100      	movs	r1, #0
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff fd3a 	bl	80012ce <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	695a      	ldr	r2, [r3, #20]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	08db      	lsrs	r3, r3, #3
 8001866:	f003 0303 	and.w	r3, r3, #3
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	2b04      	cmp	r3, #4
 800187a:	d00a      	beq.n	8001892 <HAL_ADC_ConfigChannel+0xfe>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6818      	ldr	r0, [r3, #0]
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	6919      	ldr	r1, [r3, #16]
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800188c:	f7ff fcca 	bl	8001224 <LL_ADC_SetOffset>
 8001890:	e17b      	b.n	8001b8a <HAL_ADC_ConfigChannel+0x3f6>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2100      	movs	r1, #0
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff fce7 	bl	800126c <LL_ADC_GetOffsetChannel>
 800189e:	4603      	mov	r3, r0
 80018a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d10a      	bne.n	80018be <HAL_ADC_ConfigChannel+0x12a>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2100      	movs	r1, #0
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fcdc 	bl	800126c <LL_ADC_GetOffsetChannel>
 80018b4:	4603      	mov	r3, r0
 80018b6:	0e9b      	lsrs	r3, r3, #26
 80018b8:	f003 021f 	and.w	r2, r3, #31
 80018bc:	e01e      	b.n	80018fc <HAL_ADC_ConfigChannel+0x168>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2100      	movs	r1, #0
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff fcd1 	bl	800126c <LL_ADC_GetOffsetChannel>
 80018ca:	4603      	mov	r3, r0
 80018cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80018d4:	fa93 f3a3 	rbit	r3, r3
 80018d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80018dc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80018e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80018e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d101      	bne.n	80018f0 <HAL_ADC_ConfigChannel+0x15c>
  {
    return 32U;
 80018ec:	2320      	movs	r3, #32
 80018ee:	e004      	b.n	80018fa <HAL_ADC_ConfigChannel+0x166>
  }
  return __builtin_clz(value);
 80018f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80018f4:	fab3 f383 	clz	r3, r3
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001904:	2b00      	cmp	r3, #0
 8001906:	d105      	bne.n	8001914 <HAL_ADC_ConfigChannel+0x180>
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	0e9b      	lsrs	r3, r3, #26
 800190e:	f003 031f 	and.w	r3, r3, #31
 8001912:	e018      	b.n	8001946 <HAL_ADC_ConfigChannel+0x1b2>
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800191c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001920:	fa93 f3a3 	rbit	r3, r3
 8001924:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001928:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800192c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001930:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001934:	2b00      	cmp	r3, #0
 8001936:	d101      	bne.n	800193c <HAL_ADC_ConfigChannel+0x1a8>
    return 32U;
 8001938:	2320      	movs	r3, #32
 800193a:	e004      	b.n	8001946 <HAL_ADC_ConfigChannel+0x1b2>
  return __builtin_clz(value);
 800193c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001940:	fab3 f383 	clz	r3, r3
 8001944:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001946:	429a      	cmp	r2, r3
 8001948:	d106      	bne.n	8001958 <HAL_ADC_ConfigChannel+0x1c4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2200      	movs	r2, #0
 8001950:	2100      	movs	r1, #0
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff fca0 	bl	8001298 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2101      	movs	r1, #1
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff fc84 	bl	800126c <LL_ADC_GetOffsetChannel>
 8001964:	4603      	mov	r3, r0
 8001966:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800196a:	2b00      	cmp	r3, #0
 800196c:	d10a      	bne.n	8001984 <HAL_ADC_ConfigChannel+0x1f0>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2101      	movs	r1, #1
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff fc79 	bl	800126c <LL_ADC_GetOffsetChannel>
 800197a:	4603      	mov	r3, r0
 800197c:	0e9b      	lsrs	r3, r3, #26
 800197e:	f003 021f 	and.w	r2, r3, #31
 8001982:	e01e      	b.n	80019c2 <HAL_ADC_ConfigChannel+0x22e>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2101      	movs	r1, #1
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fc6e 	bl	800126c <LL_ADC_GetOffsetChannel>
 8001990:	4603      	mov	r3, r0
 8001992:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001996:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800199a:	fa93 f3a3 	rbit	r3, r3
 800199e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80019a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80019a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80019aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d101      	bne.n	80019b6 <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 80019b2:	2320      	movs	r3, #32
 80019b4:	e004      	b.n	80019c0 <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 80019b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80019ba:	fab3 f383 	clz	r3, r3
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d105      	bne.n	80019da <HAL_ADC_ConfigChannel+0x246>
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	0e9b      	lsrs	r3, r3, #26
 80019d4:	f003 031f 	and.w	r3, r3, #31
 80019d8:	e018      	b.n	8001a0c <HAL_ADC_ConfigChannel+0x278>
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80019e6:	fa93 f3a3 	rbit	r3, r3
 80019ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80019ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80019f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80019f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d101      	bne.n	8001a02 <HAL_ADC_ConfigChannel+0x26e>
    return 32U;
 80019fe:	2320      	movs	r3, #32
 8001a00:	e004      	b.n	8001a0c <HAL_ADC_ConfigChannel+0x278>
  return __builtin_clz(value);
 8001a02:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001a06:	fab3 f383 	clz	r3, r3
 8001a0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d106      	bne.n	8001a1e <HAL_ADC_ConfigChannel+0x28a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2200      	movs	r2, #0
 8001a16:	2101      	movs	r1, #1
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff fc3d 	bl	8001298 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2102      	movs	r1, #2
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff fc21 	bl	800126c <LL_ADC_GetOffsetChannel>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d10a      	bne.n	8001a4a <HAL_ADC_ConfigChannel+0x2b6>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2102      	movs	r1, #2
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff fc16 	bl	800126c <LL_ADC_GetOffsetChannel>
 8001a40:	4603      	mov	r3, r0
 8001a42:	0e9b      	lsrs	r3, r3, #26
 8001a44:	f003 021f 	and.w	r2, r3, #31
 8001a48:	e01e      	b.n	8001a88 <HAL_ADC_ConfigChannel+0x2f4>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	2102      	movs	r1, #2
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff fc0b 	bl	800126c <LL_ADC_GetOffsetChannel>
 8001a56:	4603      	mov	r3, r0
 8001a58:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a60:	fa93 f3a3 	rbit	r3, r3
 8001a64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001a68:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a6c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001a70:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d101      	bne.n	8001a7c <HAL_ADC_ConfigChannel+0x2e8>
    return 32U;
 8001a78:	2320      	movs	r3, #32
 8001a7a:	e004      	b.n	8001a86 <HAL_ADC_ConfigChannel+0x2f2>
  return __builtin_clz(value);
 8001a7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a80:	fab3 f383 	clz	r3, r3
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d105      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0x30c>
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	0e9b      	lsrs	r3, r3, #26
 8001a9a:	f003 031f 	and.w	r3, r3, #31
 8001a9e:	e016      	b.n	8001ace <HAL_ADC_ConfigChannel+0x33a>
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001aac:	fa93 f3a3 	rbit	r3, r3
 8001ab0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001ab2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ab4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001ab8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d101      	bne.n	8001ac4 <HAL_ADC_ConfigChannel+0x330>
    return 32U;
 8001ac0:	2320      	movs	r3, #32
 8001ac2:	e004      	b.n	8001ace <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 8001ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ac8:	fab3 f383 	clz	r3, r3
 8001acc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d106      	bne.n	8001ae0 <HAL_ADC_ConfigChannel+0x34c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2102      	movs	r1, #2
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff fbdc 	bl	8001298 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2103      	movs	r1, #3
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff fbc0 	bl	800126c <LL_ADC_GetOffsetChannel>
 8001aec:	4603      	mov	r3, r0
 8001aee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d10a      	bne.n	8001b0c <HAL_ADC_ConfigChannel+0x378>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2103      	movs	r1, #3
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff fbb5 	bl	800126c <LL_ADC_GetOffsetChannel>
 8001b02:	4603      	mov	r3, r0
 8001b04:	0e9b      	lsrs	r3, r3, #26
 8001b06:	f003 021f 	and.w	r2, r3, #31
 8001b0a:	e017      	b.n	8001b3c <HAL_ADC_ConfigChannel+0x3a8>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2103      	movs	r1, #3
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fbaa 	bl	800126c <LL_ADC_GetOffsetChannel>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b1e:	fa93 f3a3 	rbit	r3, r3
 8001b22:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001b24:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b26:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001b28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d101      	bne.n	8001b32 <HAL_ADC_ConfigChannel+0x39e>
    return 32U;
 8001b2e:	2320      	movs	r3, #32
 8001b30:	e003      	b.n	8001b3a <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 8001b32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b34:	fab3 f383 	clz	r3, r3
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d105      	bne.n	8001b54 <HAL_ADC_ConfigChannel+0x3c0>
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	0e9b      	lsrs	r3, r3, #26
 8001b4e:	f003 031f 	and.w	r3, r3, #31
 8001b52:	e011      	b.n	8001b78 <HAL_ADC_ConfigChannel+0x3e4>
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b5a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b5c:	fa93 f3a3 	rbit	r3, r3
 8001b60:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001b62:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b64:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001b66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <HAL_ADC_ConfigChannel+0x3dc>
    return 32U;
 8001b6c:	2320      	movs	r3, #32
 8001b6e:	e003      	b.n	8001b78 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 8001b70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b72:	fab3 f383 	clz	r3, r3
 8001b76:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d106      	bne.n	8001b8a <HAL_ADC_ConfigChannel+0x3f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2200      	movs	r2, #0
 8001b82:	2103      	movs	r1, #3
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff fb87 	bl	8001298 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff fc7a 	bl	8001488 <LL_ADC_IsEnabled>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	f040 81c9 	bne.w	8001f2e <HAL_ADC_ConfigChannel+0x79a>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6818      	ldr	r0, [r3, #0]
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	6819      	ldr	r1, [r3, #0]
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	461a      	mov	r2, r3
 8001baa:	f7ff fbfb 	bl	80013a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	4a8f      	ldr	r2, [pc, #572]	; (8001df0 <HAL_ADC_ConfigChannel+0x65c>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	f040 8131 	bne.w	8001e1c <HAL_ADC_ConfigChannel+0x688>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d10b      	bne.n	8001be2 <HAL_ADC_ConfigChannel+0x44e>
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	0e9b      	lsrs	r3, r3, #26
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	f003 031f 	and.w	r3, r3, #31
 8001bd6:	2b09      	cmp	r3, #9
 8001bd8:	bf94      	ite	ls
 8001bda:	2301      	movls	r3, #1
 8001bdc:	2300      	movhi	r3, #0
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	e019      	b.n	8001c16 <HAL_ADC_ConfigChannel+0x482>
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bea:	fa93 f3a3 	rbit	r3, r3
 8001bee:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001bf0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bf2:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001bf4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_ADC_ConfigChannel+0x46a>
    return 32U;
 8001bfa:	2320      	movs	r3, #32
 8001bfc:	e003      	b.n	8001c06 <HAL_ADC_ConfigChannel+0x472>
  return __builtin_clz(value);
 8001bfe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c00:	fab3 f383 	clz	r3, r3
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	3301      	adds	r3, #1
 8001c08:	f003 031f 	and.w	r3, r3, #31
 8001c0c:	2b09      	cmp	r3, #9
 8001c0e:	bf94      	ite	ls
 8001c10:	2301      	movls	r3, #1
 8001c12:	2300      	movhi	r3, #0
 8001c14:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d079      	beq.n	8001d0e <HAL_ADC_ConfigChannel+0x57a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d107      	bne.n	8001c36 <HAL_ADC_ConfigChannel+0x4a2>
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	0e9b      	lsrs	r3, r3, #26
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	069b      	lsls	r3, r3, #26
 8001c30:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c34:	e015      	b.n	8001c62 <HAL_ADC_ConfigChannel+0x4ce>
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c3e:	fa93 f3a3 	rbit	r3, r3
 8001c42:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c46:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001c48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8001c4e:	2320      	movs	r3, #32
 8001c50:	e003      	b.n	8001c5a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8001c52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c54:	fab3 f383 	clz	r3, r3
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	069b      	lsls	r3, r3, #26
 8001c5e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d109      	bne.n	8001c82 <HAL_ADC_ConfigChannel+0x4ee>
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	0e9b      	lsrs	r3, r3, #26
 8001c74:	3301      	adds	r3, #1
 8001c76:	f003 031f 	and.w	r3, r3, #31
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c80:	e017      	b.n	8001cb2 <HAL_ADC_ConfigChannel+0x51e>
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c8a:	fa93 f3a3 	rbit	r3, r3
 8001c8e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001c90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c92:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001c94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d101      	bne.n	8001c9e <HAL_ADC_ConfigChannel+0x50a>
    return 32U;
 8001c9a:	2320      	movs	r3, #32
 8001c9c:	e003      	b.n	8001ca6 <HAL_ADC_ConfigChannel+0x512>
  return __builtin_clz(value);
 8001c9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ca0:	fab3 f383 	clz	r3, r3
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	f003 031f 	and.w	r3, r3, #31
 8001cac:	2101      	movs	r1, #1
 8001cae:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb2:	ea42 0103 	orr.w	r1, r2, r3
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d10a      	bne.n	8001cd8 <HAL_ADC_ConfigChannel+0x544>
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	0e9b      	lsrs	r3, r3, #26
 8001cc8:	3301      	adds	r3, #1
 8001cca:	f003 021f 	and.w	r2, r3, #31
 8001cce:	4613      	mov	r3, r2
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	4413      	add	r3, r2
 8001cd4:	051b      	lsls	r3, r3, #20
 8001cd6:	e018      	b.n	8001d0a <HAL_ADC_ConfigChannel+0x576>
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ce0:	fa93 f3a3 	rbit	r3, r3
 8001ce4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001ce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ce8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001cea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d101      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8001cf0:	2320      	movs	r3, #32
 8001cf2:	e003      	b.n	8001cfc <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8001cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cf6:	fab3 f383 	clz	r3, r3
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	f003 021f 	and.w	r2, r3, #31
 8001d02:	4613      	mov	r3, r2
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	4413      	add	r3, r2
 8001d08:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d0a:	430b      	orrs	r3, r1
 8001d0c:	e081      	b.n	8001e12 <HAL_ADC_ConfigChannel+0x67e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d107      	bne.n	8001d2a <HAL_ADC_ConfigChannel+0x596>
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	0e9b      	lsrs	r3, r3, #26
 8001d20:	3301      	adds	r3, #1
 8001d22:	069b      	lsls	r3, r3, #26
 8001d24:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d28:	e015      	b.n	8001d56 <HAL_ADC_ConfigChannel+0x5c2>
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d32:	fa93 f3a3 	rbit	r3, r3
 8001d36:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d3a:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 8001d42:	2320      	movs	r3, #32
 8001d44:	e003      	b.n	8001d4e <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 8001d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d48:	fab3 f383 	clz	r3, r3
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	3301      	adds	r3, #1
 8001d50:	069b      	lsls	r3, r3, #26
 8001d52:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d109      	bne.n	8001d76 <HAL_ADC_ConfigChannel+0x5e2>
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	0e9b      	lsrs	r3, r3, #26
 8001d68:	3301      	adds	r3, #1
 8001d6a:	f003 031f 	and.w	r3, r3, #31
 8001d6e:	2101      	movs	r1, #1
 8001d70:	fa01 f303 	lsl.w	r3, r1, r3
 8001d74:	e017      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x612>
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d7c:	6a3b      	ldr	r3, [r7, #32]
 8001d7e:	fa93 f3a3 	rbit	r3, r3
 8001d82:	61fb      	str	r3, [r7, #28]
  return result;
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d101      	bne.n	8001d92 <HAL_ADC_ConfigChannel+0x5fe>
    return 32U;
 8001d8e:	2320      	movs	r3, #32
 8001d90:	e003      	b.n	8001d9a <HAL_ADC_ConfigChannel+0x606>
  return __builtin_clz(value);
 8001d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d94:	fab3 f383 	clz	r3, r3
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	f003 031f 	and.w	r3, r3, #31
 8001da0:	2101      	movs	r1, #1
 8001da2:	fa01 f303 	lsl.w	r3, r1, r3
 8001da6:	ea42 0103 	orr.w	r1, r2, r3
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10d      	bne.n	8001dd2 <HAL_ADC_ConfigChannel+0x63e>
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	0e9b      	lsrs	r3, r3, #26
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	f003 021f 	and.w	r2, r3, #31
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	4413      	add	r3, r2
 8001dc8:	3b1e      	subs	r3, #30
 8001dca:	051b      	lsls	r3, r3, #20
 8001dcc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dd0:	e01e      	b.n	8001e10 <HAL_ADC_ConfigChannel+0x67c>
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	fa93 f3a3 	rbit	r3, r3
 8001dde:	613b      	str	r3, [r7, #16]
  return result;
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d104      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x660>
    return 32U;
 8001dea:	2320      	movs	r3, #32
 8001dec:	e006      	b.n	8001dfc <HAL_ADC_ConfigChannel+0x668>
 8001dee:	bf00      	nop
 8001df0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	fab3 f383 	clz	r3, r3
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	f003 021f 	and.w	r2, r3, #31
 8001e02:	4613      	mov	r3, r2
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	4413      	add	r3, r2
 8001e08:	3b1e      	subs	r3, #30
 8001e0a:	051b      	lsls	r3, r3, #20
 8001e0c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e10:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001e12:	683a      	ldr	r2, [r7, #0]
 8001e14:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e16:	4619      	mov	r1, r3
 8001e18:	f7ff fa98 	bl	800134c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	4b48      	ldr	r3, [pc, #288]	; (8001f44 <HAL_ADC_ConfigChannel+0x7b0>)
 8001e22:	4013      	ands	r3, r2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	f000 8082 	beq.w	8001f2e <HAL_ADC_ConfigChannel+0x79a>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e2a:	4847      	ldr	r0, [pc, #284]	; (8001f48 <HAL_ADC_ConfigChannel+0x7b4>)
 8001e2c:	f7ff f9ec 	bl	8001208 <LL_ADC_GetCommonPathInternalCh>
 8001e30:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001e34:	4845      	ldr	r0, [pc, #276]	; (8001f4c <HAL_ADC_ConfigChannel+0x7b8>)
 8001e36:	f7ff fb27 	bl	8001488 <LL_ADC_IsEnabled>
 8001e3a:	4604      	mov	r4, r0
 8001e3c:	4844      	ldr	r0, [pc, #272]	; (8001f50 <HAL_ADC_ConfigChannel+0x7bc>)
 8001e3e:	f7ff fb23 	bl	8001488 <LL_ADC_IsEnabled>
 8001e42:	4603      	mov	r3, r0
 8001e44:	4323      	orrs	r3, r4
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d15e      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x774>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a41      	ldr	r2, [pc, #260]	; (8001f54 <HAL_ADC_ConfigChannel+0x7c0>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d127      	bne.n	8001ea4 <HAL_ADC_ConfigChannel+0x710>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001e54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d121      	bne.n	8001ea4 <HAL_ADC_ConfigChannel+0x710>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a39      	ldr	r2, [pc, #228]	; (8001f4c <HAL_ADC_ConfigChannel+0x7b8>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d161      	bne.n	8001f2e <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e6e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e72:	4619      	mov	r1, r3
 8001e74:	4834      	ldr	r0, [pc, #208]	; (8001f48 <HAL_ADC_ConfigChannel+0x7b4>)
 8001e76:	f7ff f9b4 	bl	80011e2 <LL_ADC_SetCommonPathInternalCh>
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                                 * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e7a:	4b37      	ldr	r3, [pc, #220]	; (8001f58 <HAL_ADC_ConfigChannel+0x7c4>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	099b      	lsrs	r3, r3, #6
 8001e80:	4a36      	ldr	r2, [pc, #216]	; (8001f5c <HAL_ADC_ConfigChannel+0x7c8>)
 8001e82:	fba2 2303 	umull	r2, r3, r2, r3
 8001e86:	099b      	lsrs	r3, r3, #6
 8001e88:	1c5a      	adds	r2, r3, #1
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	4413      	add	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8001e92:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8001e94:	e002      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x708>
              {
                wait_loop_index--;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	3b01      	subs	r3, #1
 8001e9a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1f9      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x702>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ea2:	e044      	b.n	8001f2e <HAL_ADC_ConfigChannel+0x79a>
              }
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a2d      	ldr	r2, [pc, #180]	; (8001f60 <HAL_ADC_ConfigChannel+0x7cc>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d113      	bne.n	8001ed6 <HAL_ADC_ConfigChannel+0x742>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001eae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001eb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d10d      	bne.n	8001ed6 <HAL_ADC_ConfigChannel+0x742>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a23      	ldr	r2, [pc, #140]	; (8001f4c <HAL_ADC_ConfigChannel+0x7b8>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d134      	bne.n	8001f2e <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ec4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001ec8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ecc:	4619      	mov	r1, r3
 8001ece:	481e      	ldr	r0, [pc, #120]	; (8001f48 <HAL_ADC_ConfigChannel+0x7b4>)
 8001ed0:	f7ff f987 	bl	80011e2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001ed4:	e02b      	b.n	8001f2e <HAL_ADC_ConfigChannel+0x79a>
                                             LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a22      	ldr	r2, [pc, #136]	; (8001f64 <HAL_ADC_ConfigChannel+0x7d0>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d126      	bne.n	8001f2e <HAL_ADC_ConfigChannel+0x79a>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001ee0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001ee4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d120      	bne.n	8001f2e <HAL_ADC_ConfigChannel+0x79a>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a16      	ldr	r2, [pc, #88]	; (8001f4c <HAL_ADC_ConfigChannel+0x7b8>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d11b      	bne.n	8001f2e <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ef6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001efa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001efe:	4619      	mov	r1, r3
 8001f00:	4811      	ldr	r0, [pc, #68]	; (8001f48 <HAL_ADC_ConfigChannel+0x7b4>)
 8001f02:	f7ff f96e 	bl	80011e2 <LL_ADC_SetCommonPathInternalCh>
 8001f06:	e012      	b.n	8001f2e <HAL_ADC_ConfigChannel+0x79a>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f0c:	f043 0220 	orr.w	r2, r3, #32
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	659a      	str	r2, [r3, #88]	; 0x58

          tmp_hal_status = HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8001f1a:	e008      	b.n	8001f2e <HAL_ADC_ConfigChannel+0x79a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f20:	f043 0220 	orr.w	r2, r3, #32
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8001f36:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	37dc      	adds	r7, #220	; 0xdc
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd90      	pop	{r4, r7, pc}
 8001f42:	bf00      	nop
 8001f44:	80080000 	.word	0x80080000
 8001f48:	42028300 	.word	0x42028300
 8001f4c:	42028000 	.word	0x42028000
 8001f50:	42028100 	.word	0x42028100
 8001f54:	c7520000 	.word	0xc7520000
 8001f58:	20000000 	.word	0x20000000
 8001f5c:	053e2d63 	.word	0x053e2d63
 8001f60:	cb840000 	.word	0xcb840000
 8001f64:	80000001 	.word	0x80000001

08001f68 <LL_ADC_IsEnabled>:
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 0301 	and.w	r3, r3, #1
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <LL_ADC_IsEnabled+0x18>
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e000      	b.n	8001f82 <LL_ADC_IsEnabled+0x1a>
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <LL_ADC_REG_IsConversionOngoing>:
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 0304 	and.w	r3, r3, #4
 8001f9e:	2b04      	cmp	r3, #4
 8001fa0:	d101      	bne.n	8001fa6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e000      	b.n	8001fa8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001fa6:	2300      	movs	r3, #0
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8001fb4:	b590      	push	{r4, r7, lr}
 8001fb6:	b0a1      	sub	sp, #132	; 0x84
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d101      	bne.n	8001fd2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001fce:	2302      	movs	r3, #2
 8001fd0:	e089      	b.n	80020e6 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8001fda:	2300      	movs	r3, #0
 8001fdc:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8001fde:	2300      	movs	r3, #0
 8001fe0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a42      	ldr	r2, [pc, #264]	; (80020f0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d102      	bne.n	8001ff2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001fec:	4b41      	ldr	r3, [pc, #260]	; (80020f4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	e001      	b.n	8001ff6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d10b      	bne.n	8002014 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002000:	f043 0220 	orr.w	r2, r3, #32
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e068      	b.n	80020e6 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff ffb9 	bl	8001f8e <LL_ADC_REG_IsConversionOngoing>
 800201c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff ffb3 	bl	8001f8e <LL_ADC_REG_IsConversionOngoing>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d14a      	bne.n	80020c4 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800202e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002030:	2b00      	cmp	r3, #0
 8002032:	d147      	bne.n	80020c4 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002034:	4b30      	ldr	r3, [pc, #192]	; (80020f8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002036:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d027      	beq.n	8002090 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002040:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	6859      	ldr	r1, [r3, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002052:	035b      	lsls	r3, r3, #13
 8002054:	430b      	orrs	r3, r1
 8002056:	431a      	orrs	r2, r3
 8002058:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800205a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800205c:	4824      	ldr	r0, [pc, #144]	; (80020f0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800205e:	f7ff ff83 	bl	8001f68 <LL_ADC_IsEnabled>
 8002062:	4604      	mov	r4, r0
 8002064:	4823      	ldr	r0, [pc, #140]	; (80020f4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002066:	f7ff ff7f 	bl	8001f68 <LL_ADC_IsEnabled>
 800206a:	4603      	mov	r3, r0
 800206c:	4323      	orrs	r3, r4
 800206e:	2b00      	cmp	r3, #0
 8002070:	d132      	bne.n	80020d8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002072:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800207a:	f023 030f 	bic.w	r3, r3, #15
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	6811      	ldr	r1, [r2, #0]
 8002082:	683a      	ldr	r2, [r7, #0]
 8002084:	6892      	ldr	r2, [r2, #8]
 8002086:	430a      	orrs	r2, r1
 8002088:	431a      	orrs	r2, r3
 800208a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800208c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800208e:	e023      	b.n	80020d8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002090:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002098:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800209a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800209c:	4814      	ldr	r0, [pc, #80]	; (80020f0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800209e:	f7ff ff63 	bl	8001f68 <LL_ADC_IsEnabled>
 80020a2:	4604      	mov	r4, r0
 80020a4:	4813      	ldr	r0, [pc, #76]	; (80020f4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80020a6:	f7ff ff5f 	bl	8001f68 <LL_ADC_IsEnabled>
 80020aa:	4603      	mov	r3, r0
 80020ac:	4323      	orrs	r3, r4
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d112      	bne.n	80020d8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80020b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80020ba:	f023 030f 	bic.w	r3, r3, #15
 80020be:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80020c0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80020c2:	e009      	b.n	80020d8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c8:	f043 0220 	orr.w	r2, r3, #32
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80020d6:	e000      	b.n	80020da <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80020d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80020e2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3784      	adds	r7, #132	; 0x84
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd90      	pop	{r4, r7, pc}
 80020ee:	bf00      	nop
 80020f0:	42028000 	.word	0x42028000
 80020f4:	42028100 	.word	0x42028100
 80020f8:	42028300 	.word	0x42028300

080020fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800210c:	4b0c      	ldr	r3, [pc, #48]	; (8002140 <__NVIC_SetPriorityGrouping+0x44>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002118:	4013      	ands	r3, r2
 800211a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002124:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002128:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800212c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800212e:	4a04      	ldr	r2, [pc, #16]	; (8002140 <__NVIC_SetPriorityGrouping+0x44>)
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	60d3      	str	r3, [r2, #12]
}
 8002134:	bf00      	nop
 8002136:	3714      	adds	r7, #20
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	e000ed00 	.word	0xe000ed00

08002144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002148:	4b04      	ldr	r3, [pc, #16]	; (800215c <__NVIC_GetPriorityGrouping+0x18>)
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	0a1b      	lsrs	r3, r3, #8
 800214e:	f003 0307 	and.w	r3, r3, #7
}
 8002152:	4618      	mov	r0, r3
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr
 800215c:	e000ed00 	.word	0xe000ed00

08002160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	6039      	str	r1, [r7, #0]
 800216a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800216c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002170:	2b00      	cmp	r3, #0
 8002172:	db0a      	blt.n	800218a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	b2da      	uxtb	r2, r3
 8002178:	490c      	ldr	r1, [pc, #48]	; (80021ac <__NVIC_SetPriority+0x4c>)
 800217a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217e:	0152      	lsls	r2, r2, #5
 8002180:	b2d2      	uxtb	r2, r2
 8002182:	440b      	add	r3, r1
 8002184:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002188:	e00a      	b.n	80021a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	b2da      	uxtb	r2, r3
 800218e:	4908      	ldr	r1, [pc, #32]	; (80021b0 <__NVIC_SetPriority+0x50>)
 8002190:	79fb      	ldrb	r3, [r7, #7]
 8002192:	f003 030f 	and.w	r3, r3, #15
 8002196:	3b04      	subs	r3, #4
 8002198:	0152      	lsls	r2, r2, #5
 800219a:	b2d2      	uxtb	r2, r2
 800219c:	440b      	add	r3, r1
 800219e:	761a      	strb	r2, [r3, #24]
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	e000e100 	.word	0xe000e100
 80021b0:	e000ed00 	.word	0xe000ed00

080021b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b089      	sub	sp, #36	; 0x24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f003 0307 	and.w	r3, r3, #7
 80021c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	f1c3 0307 	rsb	r3, r3, #7
 80021ce:	2b03      	cmp	r3, #3
 80021d0:	bf28      	it	cs
 80021d2:	2303      	movcs	r3, #3
 80021d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	3303      	adds	r3, #3
 80021da:	2b06      	cmp	r3, #6
 80021dc:	d902      	bls.n	80021e4 <NVIC_EncodePriority+0x30>
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	3b04      	subs	r3, #4
 80021e2:	e000      	b.n	80021e6 <NVIC_EncodePriority+0x32>
 80021e4:	2300      	movs	r3, #0
 80021e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e8:	f04f 32ff 	mov.w	r2, #4294967295
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43da      	mvns	r2, r3
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	401a      	ands	r2, r3
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	fa01 f303 	lsl.w	r3, r1, r3
 8002206:	43d9      	mvns	r1, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800220c:	4313      	orrs	r3, r2
         );
}
 800220e:	4618      	mov	r0, r3
 8002210:	3724      	adds	r7, #36	; 0x24
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
	...

0800221c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3b01      	subs	r3, #1
 8002228:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800222c:	d301      	bcc.n	8002232 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800222e:	2301      	movs	r3, #1
 8002230:	e00f      	b.n	8002252 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002232:	4a0a      	ldr	r2, [pc, #40]	; (800225c <SysTick_Config+0x40>)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	3b01      	subs	r3, #1
 8002238:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800223a:	2107      	movs	r1, #7
 800223c:	f04f 30ff 	mov.w	r0, #4294967295
 8002240:	f7ff ff8e 	bl	8002160 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002244:	4b05      	ldr	r3, [pc, #20]	; (800225c <SysTick_Config+0x40>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800224a:	4b04      	ldr	r3, [pc, #16]	; (800225c <SysTick_Config+0x40>)
 800224c:	2207      	movs	r2, #7
 800224e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	e000e010 	.word	0xe000e010

08002260 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f7ff ff47 	bl	80020fc <__NVIC_SetPriorityGrouping>
}
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b086      	sub	sp, #24
 800227a:	af00      	add	r7, sp, #0
 800227c:	4603      	mov	r3, r0
 800227e:	60b9      	str	r1, [r7, #8]
 8002280:	607a      	str	r2, [r7, #4]
 8002282:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002284:	f7ff ff5e 	bl	8002144 <__NVIC_GetPriorityGrouping>
 8002288:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	68b9      	ldr	r1, [r7, #8]
 800228e:	6978      	ldr	r0, [r7, #20]
 8002290:	f7ff ff90 	bl	80021b4 <NVIC_EncodePriority>
 8002294:	4602      	mov	r2, r0
 8002296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800229a:	4611      	mov	r1, r2
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff ff5f 	bl	8002160 <__NVIC_SetPriority>
}
 80022a2:	bf00      	nop
 80022a4:	3718      	adds	r7, #24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b082      	sub	sp, #8
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7ff ffb2 	bl	800221c <SysTick_Config>
 80022b8:	4603      	mov	r3, r0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b087      	sub	sp, #28
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80022d2:	e158      	b.n	8002586 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	2101      	movs	r1, #1
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	fa01 f303 	lsl.w	r3, r1, r3
 80022e0:	4013      	ands	r3, r2
 80022e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f000 814a 	beq.w	8002580 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 0303 	and.w	r3, r3, #3
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d005      	beq.n	8002304 <HAL_GPIO_Init+0x40>
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f003 0303 	and.w	r3, r3, #3
 8002300:	2b02      	cmp	r3, #2
 8002302:	d130      	bne.n	8002366 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	2203      	movs	r2, #3
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	43db      	mvns	r3, r3
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	4013      	ands	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	68da      	ldr	r2, [r3, #12]
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	4313      	orrs	r3, r2
 800232c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	693a      	ldr	r2, [r7, #16]
 8002332:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800233a:	2201      	movs	r2, #1
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	43db      	mvns	r3, r3
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	4013      	ands	r3, r2
 8002348:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	091b      	lsrs	r3, r3, #4
 8002350:	f003 0201 	and.w	r2, r3, #1
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	4313      	orrs	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f003 0303 	and.w	r3, r3, #3
 800236e:	2b03      	cmp	r3, #3
 8002370:	d017      	beq.n	80023a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	2203      	movs	r2, #3
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	43db      	mvns	r3, r3
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	4013      	ands	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	689a      	ldr	r2, [r3, #8]
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	4313      	orrs	r3, r2
 800239a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d123      	bne.n	80023f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	08da      	lsrs	r2, r3, #3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	3208      	adds	r2, #8
 80023b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	f003 0307 	and.w	r3, r3, #7
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	220f      	movs	r2, #15
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	43db      	mvns	r3, r3
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	4013      	ands	r3, r2
 80023d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	691a      	ldr	r2, [r3, #16]
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	08da      	lsrs	r2, r3, #3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3208      	adds	r2, #8
 80023f0:	6939      	ldr	r1, [r7, #16]
 80023f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	2203      	movs	r2, #3
 8002402:	fa02 f303 	lsl.w	r3, r2, r3
 8002406:	43db      	mvns	r3, r3
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	4013      	ands	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f003 0203 	and.w	r2, r3, #3
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	4313      	orrs	r3, r2
 8002422:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002432:	2b00      	cmp	r3, #0
 8002434:	f000 80a4 	beq.w	8002580 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8002438:	4a5a      	ldr	r2, [pc, #360]	; (80025a4 <HAL_GPIO_Init+0x2e0>)
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	089b      	lsrs	r3, r3, #2
 800243e:	3318      	adds	r3, #24
 8002440:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002444:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	f003 0303 	and.w	r3, r3, #3
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	220f      	movs	r2, #15
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4013      	ands	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4a52      	ldr	r2, [pc, #328]	; (80025a8 <HAL_GPIO_Init+0x2e4>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d025      	beq.n	80024b0 <HAL_GPIO_Init+0x1ec>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a51      	ldr	r2, [pc, #324]	; (80025ac <HAL_GPIO_Init+0x2e8>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d01f      	beq.n	80024ac <HAL_GPIO_Init+0x1e8>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a50      	ldr	r2, [pc, #320]	; (80025b0 <HAL_GPIO_Init+0x2ec>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d019      	beq.n	80024a8 <HAL_GPIO_Init+0x1e4>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a4f      	ldr	r2, [pc, #316]	; (80025b4 <HAL_GPIO_Init+0x2f0>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d013      	beq.n	80024a4 <HAL_GPIO_Init+0x1e0>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a4e      	ldr	r2, [pc, #312]	; (80025b8 <HAL_GPIO_Init+0x2f4>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d00d      	beq.n	80024a0 <HAL_GPIO_Init+0x1dc>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a4d      	ldr	r2, [pc, #308]	; (80025bc <HAL_GPIO_Init+0x2f8>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d007      	beq.n	800249c <HAL_GPIO_Init+0x1d8>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4a4c      	ldr	r2, [pc, #304]	; (80025c0 <HAL_GPIO_Init+0x2fc>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d101      	bne.n	8002498 <HAL_GPIO_Init+0x1d4>
 8002494:	2306      	movs	r3, #6
 8002496:	e00c      	b.n	80024b2 <HAL_GPIO_Init+0x1ee>
 8002498:	2307      	movs	r3, #7
 800249a:	e00a      	b.n	80024b2 <HAL_GPIO_Init+0x1ee>
 800249c:	2305      	movs	r3, #5
 800249e:	e008      	b.n	80024b2 <HAL_GPIO_Init+0x1ee>
 80024a0:	2304      	movs	r3, #4
 80024a2:	e006      	b.n	80024b2 <HAL_GPIO_Init+0x1ee>
 80024a4:	2303      	movs	r3, #3
 80024a6:	e004      	b.n	80024b2 <HAL_GPIO_Init+0x1ee>
 80024a8:	2302      	movs	r3, #2
 80024aa:	e002      	b.n	80024b2 <HAL_GPIO_Init+0x1ee>
 80024ac:	2301      	movs	r3, #1
 80024ae:	e000      	b.n	80024b2 <HAL_GPIO_Init+0x1ee>
 80024b0:	2300      	movs	r3, #0
 80024b2:	697a      	ldr	r2, [r7, #20]
 80024b4:	f002 0203 	and.w	r2, r2, #3
 80024b8:	00d2      	lsls	r2, r2, #3
 80024ba:	4093      	lsls	r3, r2
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	4313      	orrs	r3, r2
 80024c0:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 80024c2:	4938      	ldr	r1, [pc, #224]	; (80025a4 <HAL_GPIO_Init+0x2e0>)
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	089b      	lsrs	r3, r3, #2
 80024c8:	3318      	adds	r3, #24
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024d0:	4b34      	ldr	r3, [pc, #208]	; (80025a4 <HAL_GPIO_Init+0x2e0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	43db      	mvns	r3, r3
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4013      	ands	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d003      	beq.n	80024f4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80024ec:	693a      	ldr	r2, [r7, #16]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024f4:	4a2b      	ldr	r2, [pc, #172]	; (80025a4 <HAL_GPIO_Init+0x2e0>)
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80024fa:	4b2a      	ldr	r3, [pc, #168]	; (80025a4 <HAL_GPIO_Init+0x2e0>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	43db      	mvns	r3, r3
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	4013      	ands	r3, r2
 8002508:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	4313      	orrs	r3, r2
 800251c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800251e:	4a21      	ldr	r2, [pc, #132]	; (80025a4 <HAL_GPIO_Init+0x2e0>)
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002524:	4b1f      	ldr	r3, [pc, #124]	; (80025a4 <HAL_GPIO_Init+0x2e0>)
 8002526:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800252a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4313      	orrs	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800254a:	4a16      	ldr	r2, [pc, #88]	; (80025a4 <HAL_GPIO_Init+0x2e0>)
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        temp = EXTI->IMR1;
 8002552:	4b14      	ldr	r3, [pc, #80]	; (80025a4 <HAL_GPIO_Init+0x2e0>)
 8002554:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002558:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	43db      	mvns	r3, r3
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	4013      	ands	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d003      	beq.n	8002578 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	4313      	orrs	r3, r2
 8002576:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002578:	4a0a      	ldr	r2, [pc, #40]	; (80025a4 <HAL_GPIO_Init+0x2e0>)
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	3301      	adds	r3, #1
 8002584:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	fa22 f303 	lsr.w	r3, r2, r3
 8002590:	2b00      	cmp	r3, #0
 8002592:	f47f ae9f 	bne.w	80022d4 <HAL_GPIO_Init+0x10>
  }
}
 8002596:	bf00      	nop
 8002598:	bf00      	nop
 800259a:	371c      	adds	r7, #28
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	4002f400 	.word	0x4002f400
 80025a8:	42020000 	.word	0x42020000
 80025ac:	42020400 	.word	0x42020400
 80025b0:	42020800 	.word	0x42020800
 80025b4:	42020c00 	.word	0x42020c00
 80025b8:	42021000 	.word	0x42021000
 80025bc:	42021400 	.word	0x42021400
 80025c0:	42021800 	.word	0x42021800

080025c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691a      	ldr	r2, [r3, #16]
 80025d4:	887b      	ldrh	r3, [r7, #2]
 80025d6:	4013      	ands	r3, r2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d002      	beq.n	80025e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025dc:	2301      	movs	r3, #1
 80025de:	73fb      	strb	r3, [r7, #15]
 80025e0:	e001      	b.n	80025e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025e2:	2300      	movs	r3, #0
 80025e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3714      	adds	r7, #20
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	807b      	strh	r3, [r7, #2]
 8002600:	4613      	mov	r3, r2
 8002602:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002604:	787b      	ldrb	r3, [r7, #1]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800260a:	887a      	ldrh	r2, [r7, #2]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002610:	e002      	b.n	8002618 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002612:	887a      	ldrh	r2, [r7, #2]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	460b      	mov	r3, r1
 800262e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	695b      	ldr	r3, [r3, #20]
 8002634:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002636:	887a      	ldrh	r2, [r7, #2]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	4013      	ands	r3, r2
 800263c:	041a      	lsls	r2, r3, #16
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	43d9      	mvns	r1, r3
 8002642:	887b      	ldrh	r3, [r7, #2]
 8002644:	400b      	ands	r3, r1
 8002646:	431a      	orrs	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	619a      	str	r2, [r3, #24]
}
 800264c:	bf00      	nop
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002660:	2300      	movs	r3, #0
 8002662:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8002664:	4b0b      	ldr	r3, [pc, #44]	; (8002694 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0301 	and.w	r3, r3, #1
 800266c:	2b00      	cmp	r3, #0
 800266e:	d002      	beq.n	8002676 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	73fb      	strb	r3, [r7, #15]
 8002674:	e007      	b.n	8002686 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8002676:	4b07      	ldr	r3, [pc, #28]	; (8002694 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f023 0204 	bic.w	r2, r3, #4
 800267e:	4905      	ldr	r1, [pc, #20]	; (8002694 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4313      	orrs	r3, r2
 8002684:	600b      	str	r3, [r1, #0]
  }

  return status;
 8002686:	7bfb      	ldrb	r3, [r7, #15]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	40030400 	.word	0x40030400

08002698 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 800269c:	4b05      	ldr	r3, [pc, #20]	; (80026b4 <HAL_ICACHE_Enable+0x1c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a04      	ldr	r2, [pc, #16]	; (80026b4 <HAL_ICACHE_Enable+0x1c>)
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	40030400 	.word	0x40030400

080026b8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80026b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ba:	b08b      	sub	sp, #44	; 0x2c
 80026bc:	af06      	add	r7, sp, #24
 80026be:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d101      	bne.n	80026ca <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e0cb      	b.n	8002862 <HAL_PCD_Init+0x1aa>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d106      	bne.n	80026e4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7fe fb5e 	bl	8000da0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2203      	movs	r2, #3
 80026e8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f002 ffc1 	bl	8005678 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026f6:	2300      	movs	r3, #0
 80026f8:	73fb      	strb	r3, [r7, #15]
 80026fa:	e040      	b.n	800277e <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80026fc:	7bfb      	ldrb	r3, [r7, #15]
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	1c5a      	adds	r2, r3, #1
 8002702:	4613      	mov	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	4413      	add	r3, r2
 8002708:	00db      	lsls	r3, r3, #3
 800270a:	440b      	add	r3, r1
 800270c:	3301      	adds	r3, #1
 800270e:	2201      	movs	r2, #1
 8002710:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	6879      	ldr	r1, [r7, #4]
 8002716:	1c5a      	adds	r2, r3, #1
 8002718:	4613      	mov	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	440b      	add	r3, r1
 8002722:	7bfa      	ldrb	r2, [r7, #15]
 8002724:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002726:	7bfb      	ldrb	r3, [r7, #15]
 8002728:	6879      	ldr	r1, [r7, #4]
 800272a:	1c5a      	adds	r2, r3, #1
 800272c:	4613      	mov	r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4413      	add	r3, r2
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	440b      	add	r3, r1
 8002736:	3303      	adds	r3, #3
 8002738:	2200      	movs	r2, #0
 800273a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800273c:	7bfa      	ldrb	r2, [r7, #15]
 800273e:	6879      	ldr	r1, [r7, #4]
 8002740:	4613      	mov	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	440b      	add	r3, r1
 800274a:	3338      	adds	r3, #56	; 0x38
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002750:	7bfa      	ldrb	r2, [r7, #15]
 8002752:	6879      	ldr	r1, [r7, #4]
 8002754:	4613      	mov	r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	4413      	add	r3, r2
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	440b      	add	r3, r1
 800275e:	333c      	adds	r3, #60	; 0x3c
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002764:	7bfa      	ldrb	r2, [r7, #15]
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	4613      	mov	r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	4413      	add	r3, r2
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	440b      	add	r3, r1
 8002772:	3340      	adds	r3, #64	; 0x40
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002778:	7bfb      	ldrb	r3, [r7, #15]
 800277a:	3301      	adds	r3, #1
 800277c:	73fb      	strb	r3, [r7, #15]
 800277e:	7bfa      	ldrb	r2, [r7, #15]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	429a      	cmp	r2, r3
 8002786:	d3b9      	bcc.n	80026fc <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002788:	2300      	movs	r3, #0
 800278a:	73fb      	strb	r3, [r7, #15]
 800278c:	e044      	b.n	8002818 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800278e:	7bfa      	ldrb	r2, [r7, #15]
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	4613      	mov	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	00db      	lsls	r3, r3, #3
 800279a:	440b      	add	r3, r1
 800279c:	f203 1369 	addw	r3, r3, #361	; 0x169
 80027a0:	2200      	movs	r2, #0
 80027a2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80027a4:	7bfa      	ldrb	r2, [r7, #15]
 80027a6:	6879      	ldr	r1, [r7, #4]
 80027a8:	4613      	mov	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	440b      	add	r3, r1
 80027b2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80027b6:	7bfa      	ldrb	r2, [r7, #15]
 80027b8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80027ba:	7bfa      	ldrb	r2, [r7, #15]
 80027bc:	6879      	ldr	r1, [r7, #4]
 80027be:	4613      	mov	r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	4413      	add	r3, r2
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	440b      	add	r3, r1
 80027c8:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80027cc:	2200      	movs	r2, #0
 80027ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027d0:	7bfa      	ldrb	r2, [r7, #15]
 80027d2:	6879      	ldr	r1, [r7, #4]
 80027d4:	4613      	mov	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	4413      	add	r3, r2
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	440b      	add	r3, r1
 80027de:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80027e2:	2200      	movs	r2, #0
 80027e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80027e6:	7bfa      	ldrb	r2, [r7, #15]
 80027e8:	6879      	ldr	r1, [r7, #4]
 80027ea:	4613      	mov	r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	4413      	add	r3, r2
 80027f0:	00db      	lsls	r3, r3, #3
 80027f2:	440b      	add	r3, r1
 80027f4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80027fc:	7bfa      	ldrb	r2, [r7, #15]
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	4613      	mov	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	4413      	add	r3, r2
 8002806:	00db      	lsls	r3, r3, #3
 8002808:	440b      	add	r3, r1
 800280a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800280e:	2200      	movs	r2, #0
 8002810:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002812:	7bfb      	ldrb	r3, [r7, #15]
 8002814:	3301      	adds	r3, #1
 8002816:	73fb      	strb	r3, [r7, #15]
 8002818:	7bfa      	ldrb	r2, [r7, #15]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	429a      	cmp	r2, r3
 8002820:	d3b5      	bcc.n	800278e <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	603b      	str	r3, [r7, #0]
 8002828:	687e      	ldr	r6, [r7, #4]
 800282a:	466d      	mov	r5, sp
 800282c:	f106 0410 	add.w	r4, r6, #16
 8002830:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002832:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002834:	6823      	ldr	r3, [r4, #0]
 8002836:	602b      	str	r3, [r5, #0]
 8002838:	1d33      	adds	r3, r6, #4
 800283a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800283c:	6838      	ldr	r0, [r7, #0]
 800283e:	f002 ff36 	bl	80056ae <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2201      	movs	r2, #1
 800284e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d102      	bne.n	8002860 <HAL_PCD_Init+0x1a8>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f000 f805 	bl	800286a <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3714      	adds	r7, #20
 8002866:	46bd      	mov	sp, r7
 8002868:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800286a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800286a:	b480      	push	{r7}
 800286c:	b085      	sub	sp, #20
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800288e:	b29b      	uxth	r3, r3
 8002890:	f043 0301 	orr.w	r3, r3, #1
 8002894:	b29a      	uxth	r2, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	f043 0302 	orr.w	r3, r3, #2
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3714      	adds	r7, #20
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
	...

080028c0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028c4:	4b05      	ldr	r3, [pc, #20]	; (80028dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a04      	ldr	r2, [pc, #16]	; (80028dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80028ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028ce:	6013      	str	r3, [r2, #0]
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	40007000 	.word	0x40007000

080028e0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80028e4:	4b04      	ldr	r3, [pc, #16]	; (80028f8 <HAL_PWREx_GetVoltageRange+0x18>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	40007000 	.word	0x40007000

080028fc <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8002904:	4b27      	ldr	r3, [pc, #156]	; (80029a4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800290c:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 800290e:	f000 f861 	bl	80029d4 <HAL_PWREx_SMPS_GetEffectiveMode>
 8002912:	4603      	mov	r3, r0
 8002914:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002918:	d101      	bne.n	800291e <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e03e      	b.n	800299c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 800291e:	4b21      	ldr	r3, [pc, #132]	; (80029a4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002926:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800292a:	d101      	bne.n	8002930 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e035      	b.n	800299c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	429a      	cmp	r2, r3
 8002936:	d101      	bne.n	800293c <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8002938:	2300      	movs	r3, #0
 800293a:	e02f      	b.n	800299c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800293c:	4b19      	ldr	r3, [pc, #100]	; (80029a4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8002944:	4917      	ldr	r1, [pc, #92]	; (80029a4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4313      	orrs	r3, r2
 800294a:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 800294c:	4b16      	ldr	r3, [pc, #88]	; (80029a8 <HAL_PWREx_ControlVoltageScaling+0xac>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	095b      	lsrs	r3, r3, #5
 8002952:	4a16      	ldr	r2, [pc, #88]	; (80029ac <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8002954:	fba2 2303 	umull	r2, r3, r2, r3
 8002958:	09db      	lsrs	r3, r3, #7
 800295a:	2232      	movs	r2, #50	; 0x32
 800295c:	fb02 f303 	mul.w	r3, r2, r3
 8002960:	4a13      	ldr	r2, [pc, #76]	; (80029b0 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8002962:	fba2 2303 	umull	r2, r3, r2, r3
 8002966:	08db      	lsrs	r3, r3, #3
 8002968:	3301      	adds	r3, #1
 800296a:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800296c:	e002      	b.n	8002974 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	3b01      	subs	r3, #1
 8002972:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002974:	4b0b      	ldr	r3, [pc, #44]	; (80029a4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002976:	695b      	ldr	r3, [r3, #20]
 8002978:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800297c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002980:	d102      	bne.n	8002988 <HAL_PWREx_ControlVoltageScaling+0x8c>
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1f2      	bne.n	800296e <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002988:	4b06      	ldr	r3, [pc, #24]	; (80029a4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002990:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002994:	d101      	bne.n	800299a <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e000      	b.n	800299c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	40007000 	.word	0x40007000
 80029a8:	20000000 	.word	0x20000000
 80029ac:	0a7c5ac5 	.word	0x0a7c5ac5
 80029b0:	cccccccd 	.word	0xcccccccd

080029b4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80029b8:	4b05      	ldr	r3, [pc, #20]	; (80029d0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	4a04      	ldr	r2, [pc, #16]	; (80029d0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80029be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029c2:	6053      	str	r3, [r2, #4]
}
 80029c4:	bf00      	nop
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	40007000 	.word	0x40007000

080029d4 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 80029da:	4b0f      	ldr	r3, [pc, #60]	; (8002a18 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 80029ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029ee:	607b      	str	r3, [r7, #4]
 80029f0:	e00a      	b.n	8002a08 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d103      	bne.n	8002a04 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 80029fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a00:	607b      	str	r3, [r7, #4]
 8002a02:	e001      	b.n	8002a08 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8002a04:	2300      	movs	r3, #0
 8002a06:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8002a08:	687b      	ldr	r3, [r7, #4]
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	370c      	adds	r7, #12
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	40007000 	.word	0x40007000

08002a1c <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b088      	sub	sp, #32
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d102      	bne.n	8002a30 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	f000 bcc2 	b.w	80033b4 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a30:	4b99      	ldr	r3, [pc, #612]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f003 030c 	and.w	r3, r3, #12
 8002a38:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a3a:	4b97      	ldr	r3, [pc, #604]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	f003 0303 	and.w	r3, r3, #3
 8002a42:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0310 	and.w	r3, r3, #16
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f000 80e9 	beq.w	8002c24 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d006      	beq.n	8002a66 <HAL_RCC_OscConfig+0x4a>
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	2b0c      	cmp	r3, #12
 8002a5c:	f040 8083 	bne.w	8002b66 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d17f      	bne.n	8002b66 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a66:	4b8c      	ldr	r3, [pc, #560]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d006      	beq.n	8002a80 <HAL_RCC_OscConfig+0x64>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d102      	bne.n	8002a80 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	f000 bc9a 	b.w	80033b4 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a84:	4b84      	ldr	r3, [pc, #528]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0308 	and.w	r3, r3, #8
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d004      	beq.n	8002a9a <HAL_RCC_OscConfig+0x7e>
 8002a90:	4b81      	ldr	r3, [pc, #516]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a98:	e005      	b.n	8002aa6 <HAL_RCC_OscConfig+0x8a>
 8002a9a:	4b7f      	ldr	r3, [pc, #508]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002a9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aa0:	091b      	lsrs	r3, r3, #4
 8002aa2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d224      	bcs.n	8002af4 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f000 fe9c 	bl	80037ec <RCC_SetFlashLatencyFromMSIRange>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	f000 bc7a 	b.w	80033b4 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ac0:	4b75      	ldr	r3, [pc, #468]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a74      	ldr	r2, [pc, #464]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002ac6:	f043 0308 	orr.w	r3, r3, #8
 8002aca:	6013      	str	r3, [r2, #0]
 8002acc:	4b72      	ldr	r3, [pc, #456]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad8:	496f      	ldr	r1, [pc, #444]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ade:	4b6e      	ldr	r3, [pc, #440]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	021b      	lsls	r3, r3, #8
 8002aec:	496a      	ldr	r1, [pc, #424]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	604b      	str	r3, [r1, #4]
 8002af2:	e026      	b.n	8002b42 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002af4:	4b68      	ldr	r3, [pc, #416]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a67      	ldr	r2, [pc, #412]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002afa:	f043 0308 	orr.w	r3, r3, #8
 8002afe:	6013      	str	r3, [r2, #0]
 8002b00:	4b65      	ldr	r3, [pc, #404]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0c:	4962      	ldr	r1, [pc, #392]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b12:	4b61      	ldr	r3, [pc, #388]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	021b      	lsls	r3, r3, #8
 8002b20:	495d      	ldr	r1, [pc, #372]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10a      	bne.n	8002b42 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b30:	4618      	mov	r0, r3
 8002b32:	f000 fe5b 	bl	80037ec <RCC_SetFlashLatencyFromMSIRange>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d002      	beq.n	8002b42 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	f000 bc39 	b.w	80033b4 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002b42:	f000 fe17 	bl	8003774 <HAL_RCC_GetHCLKFreq>
 8002b46:	4603      	mov	r3, r0
 8002b48:	4a54      	ldr	r2, [pc, #336]	; (8002c9c <HAL_RCC_OscConfig+0x280>)
 8002b4a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002b4c:	4b54      	ldr	r3, [pc, #336]	; (8002ca0 <HAL_RCC_OscConfig+0x284>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fe fab3 	bl	80010bc <HAL_InitTick>
 8002b56:	4603      	mov	r3, r0
 8002b58:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8002b5a:	7bfb      	ldrb	r3, [r7, #15]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d060      	beq.n	8002c22 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8002b60:	7bfb      	ldrb	r3, [r7, #15]
 8002b62:	f000 bc27 	b.w	80033b4 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d039      	beq.n	8002be2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b6e:	4b4a      	ldr	r3, [pc, #296]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a49      	ldr	r2, [pc, #292]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002b74:	f043 0301 	orr.w	r3, r3, #1
 8002b78:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b7a:	f7fe faef 	bl	800115c <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b80:	e00f      	b.n	8002ba2 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b82:	f7fe faeb 	bl	800115c <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d908      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b90:	4b41      	ldr	r3, [pc, #260]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d102      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	f000 bc09 	b.w	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ba2:	4b3d      	ldr	r3, [pc, #244]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0e9      	beq.n	8002b82 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bae:	4b3a      	ldr	r3, [pc, #232]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a39      	ldr	r2, [pc, #228]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002bb4:	f043 0308 	orr.w	r3, r3, #8
 8002bb8:	6013      	str	r3, [r2, #0]
 8002bba:	4b37      	ldr	r3, [pc, #220]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc6:	4934      	ldr	r1, [pc, #208]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bcc:	4b32      	ldr	r3, [pc, #200]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a1b      	ldr	r3, [r3, #32]
 8002bd8:	021b      	lsls	r3, r3, #8
 8002bda:	492f      	ldr	r1, [pc, #188]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	604b      	str	r3, [r1, #4]
 8002be0:	e020      	b.n	8002c24 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002be2:	4b2d      	ldr	r3, [pc, #180]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a2c      	ldr	r2, [pc, #176]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002be8:	f023 0301 	bic.w	r3, r3, #1
 8002bec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bee:	f7fe fab5 	bl	800115c <HAL_GetTick>
 8002bf2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bf4:	e00e      	b.n	8002c14 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bf6:	f7fe fab1 	bl	800115c <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d907      	bls.n	8002c14 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c04:	4b24      	ldr	r3, [pc, #144]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0302 	and.w	r3, r3, #2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e3cf      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c14:	4b20      	ldr	r3, [pc, #128]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0302 	and.w	r3, r3, #2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1ea      	bne.n	8002bf6 <HAL_RCC_OscConfig+0x1da>
 8002c20:	e000      	b.n	8002c24 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c22:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d07e      	beq.n	8002d2e <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	2b08      	cmp	r3, #8
 8002c34:	d005      	beq.n	8002c42 <HAL_RCC_OscConfig+0x226>
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	2b0c      	cmp	r3, #12
 8002c3a:	d10e      	bne.n	8002c5a <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	2b03      	cmp	r3, #3
 8002c40:	d10b      	bne.n	8002c5a <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c42:	4b15      	ldr	r3, [pc, #84]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d06e      	beq.n	8002d2c <HAL_RCC_OscConfig+0x310>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d16a      	bne.n	8002d2c <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e3ac      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c62:	d106      	bne.n	8002c72 <HAL_RCC_OscConfig+0x256>
 8002c64:	4b0c      	ldr	r3, [pc, #48]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a0b      	ldr	r2, [pc, #44]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002c6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c6e:	6013      	str	r3, [r2, #0]
 8002c70:	e024      	b.n	8002cbc <HAL_RCC_OscConfig+0x2a0>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c7a:	d113      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x288>
 8002c7c:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a05      	ldr	r2, [pc, #20]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002c82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c86:	6013      	str	r3, [r2, #0]
 8002c88:	4b03      	ldr	r3, [pc, #12]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a02      	ldr	r2, [pc, #8]	; (8002c98 <HAL_RCC_OscConfig+0x27c>)
 8002c8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c92:	6013      	str	r3, [r2, #0]
 8002c94:	e012      	b.n	8002cbc <HAL_RCC_OscConfig+0x2a0>
 8002c96:	bf00      	nop
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	20000000 	.word	0x20000000
 8002ca0:	20000004 	.word	0x20000004
 8002ca4:	4b8b      	ldr	r3, [pc, #556]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a8a      	ldr	r2, [pc, #552]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002caa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cae:	6013      	str	r3, [r2, #0]
 8002cb0:	4b88      	ldr	r3, [pc, #544]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a87      	ldr	r2, [pc, #540]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002cb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d019      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc4:	f7fe fa4a 	bl	800115c <HAL_GetTick>
 8002cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cca:	e00e      	b.n	8002cea <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ccc:	f7fe fa46 	bl	800115c <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b64      	cmp	r3, #100	; 0x64
 8002cd8:	d907      	bls.n	8002cea <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cda:	4b7e      	ldr	r3, [pc, #504]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e364      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cea:	4b7a      	ldr	r3, [pc, #488]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d0ea      	beq.n	8002ccc <HAL_RCC_OscConfig+0x2b0>
 8002cf6:	e01a      	b.n	8002d2e <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf8:	f7fe fa30 	bl	800115c <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cfe:	e00e      	b.n	8002d1e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d00:	f7fe fa2c 	bl	800115c <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b64      	cmp	r3, #100	; 0x64
 8002d0c:	d907      	bls.n	8002d1e <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d0e:	4b71      	ldr	r3, [pc, #452]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e34a      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d1e:	4b6d      	ldr	r3, [pc, #436]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1ea      	bne.n	8002d00 <HAL_RCC_OscConfig+0x2e4>
 8002d2a:	e000      	b.n	8002d2e <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d06c      	beq.n	8002e14 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	2b04      	cmp	r3, #4
 8002d3e:	d005      	beq.n	8002d4c <HAL_RCC_OscConfig+0x330>
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	2b0c      	cmp	r3, #12
 8002d44:	d119      	bne.n	8002d7a <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d116      	bne.n	8002d7a <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d4c:	4b61      	ldr	r3, [pc, #388]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d005      	beq.n	8002d64 <HAL_RCC_OscConfig+0x348>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d101      	bne.n	8002d64 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e327      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d64:	4b5b      	ldr	r3, [pc, #364]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	061b      	lsls	r3, r3, #24
 8002d72:	4958      	ldr	r1, [pc, #352]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d78:	e04c      	b.n	8002e14 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d029      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d82:	4b54      	ldr	r3, [pc, #336]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a53      	ldr	r2, [pc, #332]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8e:	f7fe f9e5 	bl	800115c <HAL_GetTick>
 8002d92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d94:	e00e      	b.n	8002db4 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d96:	f7fe f9e1 	bl	800115c <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d907      	bls.n	8002db4 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002da4:	4b4b      	ldr	r3, [pc, #300]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d101      	bne.n	8002db4 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e2ff      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002db4:	4b47      	ldr	r3, [pc, #284]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d0ea      	beq.n	8002d96 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dc0:	4b44      	ldr	r3, [pc, #272]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	061b      	lsls	r3, r3, #24
 8002dce:	4941      	ldr	r1, [pc, #260]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	604b      	str	r3, [r1, #4]
 8002dd4:	e01e      	b.n	8002e14 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dd6:	4b3f      	ldr	r3, [pc, #252]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a3e      	ldr	r2, [pc, #248]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002ddc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002de0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de2:	f7fe f9bb 	bl	800115c <HAL_GetTick>
 8002de6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002de8:	e00e      	b.n	8002e08 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dea:	f7fe f9b7 	bl	800115c <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d907      	bls.n	8002e08 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002df8:	4b36      	ldr	r3, [pc, #216]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d001      	beq.n	8002e08 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e2d5      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e08:	4b32      	ldr	r3, [pc, #200]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1ea      	bne.n	8002dea <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0308 	and.w	r3, r3, #8
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d062      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d038      	beq.n	8002e9a <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d108      	bne.n	8002e42 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8002e30:	4b28      	ldr	r3, [pc, #160]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e36:	4a27      	ldr	r2, [pc, #156]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002e38:	f023 0310 	bic.w	r3, r3, #16
 8002e3c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8002e40:	e007      	b.n	8002e52 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8002e42:	4b24      	ldr	r3, [pc, #144]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002e44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e48:	4a22      	ldr	r2, [pc, #136]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002e4a:	f043 0310 	orr.w	r3, r3, #16
 8002e4e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e52:	4b20      	ldr	r3, [pc, #128]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002e54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e58:	4a1e      	ldr	r2, [pc, #120]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002e5a:	f043 0301 	orr.w	r3, r3, #1
 8002e5e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e62:	f7fe f97b 	bl	800115c <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e68:	e00f      	b.n	8002e8a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e6a:	f7fe f977 	bl	800115c <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	2b07      	cmp	r3, #7
 8002e76:	d908      	bls.n	8002e8a <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e78:	4b16      	ldr	r3, [pc, #88]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e294      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e8a:	4b12      	ldr	r3, [pc, #72]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002e8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0e8      	beq.n	8002e6a <HAL_RCC_OscConfig+0x44e>
 8002e98:	e025      	b.n	8002ee6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e9a:	4b0e      	ldr	r3, [pc, #56]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002e9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ea0:	4a0c      	ldr	r2, [pc, #48]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002ea2:	f023 0301 	bic.w	r3, r3, #1
 8002ea6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eaa:	f7fe f957 	bl	800115c <HAL_GetTick>
 8002eae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002eb0:	e012      	b.n	8002ed8 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eb2:	f7fe f953 	bl	800115c <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b07      	cmp	r3, #7
 8002ebe:	d90b      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ec0:	4b04      	ldr	r3, [pc, #16]	; (8002ed4 <HAL_RCC_OscConfig+0x4b8>)
 8002ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d004      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e270      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
 8002ed2:	bf00      	nop
 8002ed4:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ed8:	4ba8      	ldr	r3, [pc, #672]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002eda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1e5      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0304 	and.w	r3, r3, #4
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	f000 812d 	beq.w	800314e <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002ef8:	4ba0      	ldr	r3, [pc, #640]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002efa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d10d      	bne.n	8002f20 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f04:	4b9d      	ldr	r3, [pc, #628]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002f06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f08:	4a9c      	ldr	r2, [pc, #624]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002f0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f0e:	6593      	str	r3, [r2, #88]	; 0x58
 8002f10:	4b9a      	ldr	r3, [pc, #616]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002f12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f18:	60bb      	str	r3, [r7, #8]
 8002f1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f20:	4b97      	ldr	r3, [pc, #604]	; (8003180 <HAL_RCC_OscConfig+0x764>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d11e      	bne.n	8002f6a <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f2c:	4b94      	ldr	r3, [pc, #592]	; (8003180 <HAL_RCC_OscConfig+0x764>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a93      	ldr	r2, [pc, #588]	; (8003180 <HAL_RCC_OscConfig+0x764>)
 8002f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f38:	f7fe f910 	bl	800115c <HAL_GetTick>
 8002f3c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f3e:	e00e      	b.n	8002f5e <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f40:	f7fe f90c 	bl	800115c <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d907      	bls.n	8002f5e <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f4e:	4b8c      	ldr	r3, [pc, #560]	; (8003180 <HAL_RCC_OscConfig+0x764>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d101      	bne.n	8002f5e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e22a      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f5e:	4b88      	ldr	r3, [pc, #544]	; (8003180 <HAL_RCC_OscConfig+0x764>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0ea      	beq.n	8002f40 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d01f      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f003 0304 	and.w	r3, r3, #4
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d010      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002f82:	4b7e      	ldr	r3, [pc, #504]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f88:	4a7c      	ldr	r2, [pc, #496]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002f8a:	f043 0304 	orr.w	r3, r3, #4
 8002f8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002f92:	4b7a      	ldr	r3, [pc, #488]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f98:	4a78      	ldr	r2, [pc, #480]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002f9a:	f043 0301 	orr.w	r3, r3, #1
 8002f9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fa2:	e018      	b.n	8002fd6 <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002fa4:	4b75      	ldr	r3, [pc, #468]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002faa:	4a74      	ldr	r2, [pc, #464]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002fac:	f043 0301 	orr.w	r3, r3, #1
 8002fb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fb4:	e00f      	b.n	8002fd6 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002fb6:	4b71      	ldr	r3, [pc, #452]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fbc:	4a6f      	ldr	r2, [pc, #444]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002fbe:	f023 0301 	bic.w	r3, r3, #1
 8002fc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002fc6:	4b6d      	ldr	r3, [pc, #436]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fcc:	4a6b      	ldr	r2, [pc, #428]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002fce:	f023 0304 	bic.w	r3, r3, #4
 8002fd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d068      	beq.n	80030b0 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fde:	f7fe f8bd 	bl	800115c <HAL_GetTick>
 8002fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fe4:	e011      	b.n	800300a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe6:	f7fe f8b9 	bl	800115c <HAL_GetTick>
 8002fea:	4602      	mov	r2, r0
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d908      	bls.n	800300a <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ff8:	4b60      	ldr	r3, [pc, #384]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8002ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e1d4      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800300a:	4b5c      	ldr	r3, [pc, #368]	; (800317c <HAL_RCC_OscConfig+0x760>)
 800300c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d0e6      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003020:	2b00      	cmp	r3, #0
 8003022:	d022      	beq.n	800306a <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003024:	4b55      	ldr	r3, [pc, #340]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8003026:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800302a:	4a54      	ldr	r2, [pc, #336]	; (800317c <HAL_RCC_OscConfig+0x760>)
 800302c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003030:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003034:	e011      	b.n	800305a <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003036:	f7fe f891 	bl	800115c <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	f241 3288 	movw	r2, #5000	; 0x1388
 8003044:	4293      	cmp	r3, r2
 8003046:	d908      	bls.n	800305a <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003048:	4b4c      	ldr	r3, [pc, #304]	; (800317c <HAL_RCC_OscConfig+0x760>)
 800304a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800304e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e1ac      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800305a:	4b48      	ldr	r3, [pc, #288]	; (800317c <HAL_RCC_OscConfig+0x760>)
 800305c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003060:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003064:	2b00      	cmp	r3, #0
 8003066:	d0e6      	beq.n	8003036 <HAL_RCC_OscConfig+0x61a>
 8003068:	e068      	b.n	800313c <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800306a:	4b44      	ldr	r3, [pc, #272]	; (800317c <HAL_RCC_OscConfig+0x760>)
 800306c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003070:	4a42      	ldr	r2, [pc, #264]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8003072:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003076:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800307a:	e011      	b.n	80030a0 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800307c:	f7fe f86e 	bl	800115c <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	f241 3288 	movw	r2, #5000	; 0x1388
 800308a:	4293      	cmp	r3, r2
 800308c:	d908      	bls.n	80030a0 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800308e:	4b3b      	ldr	r3, [pc, #236]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8003090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003094:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003098:	2b00      	cmp	r3, #0
 800309a:	d001      	beq.n	80030a0 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e189      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80030a0:	4b36      	ldr	r3, [pc, #216]	; (800317c <HAL_RCC_OscConfig+0x760>)
 80030a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1e6      	bne.n	800307c <HAL_RCC_OscConfig+0x660>
 80030ae:	e045      	b.n	800313c <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b0:	f7fe f854 	bl	800115c <HAL_GetTick>
 80030b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030b6:	e011      	b.n	80030dc <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030b8:	f7fe f850 	bl	800115c <HAL_GetTick>
 80030bc:	4602      	mov	r2, r0
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d908      	bls.n	80030dc <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030ca:	4b2c      	ldr	r3, [pc, #176]	; (800317c <HAL_RCC_OscConfig+0x760>)
 80030cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d0:	f003 0302 	and.w	r3, r3, #2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e16b      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030dc:	4b27      	ldr	r3, [pc, #156]	; (800317c <HAL_RCC_OscConfig+0x760>)
 80030de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1e6      	bne.n	80030b8 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80030ea:	4b24      	ldr	r3, [pc, #144]	; (800317c <HAL_RCC_OscConfig+0x760>)
 80030ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d021      	beq.n	800313c <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80030f8:	4b20      	ldr	r3, [pc, #128]	; (800317c <HAL_RCC_OscConfig+0x760>)
 80030fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030fe:	4a1f      	ldr	r2, [pc, #124]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8003100:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003104:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003108:	e011      	b.n	800312e <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800310a:	f7fe f827 	bl	800115c <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	f241 3288 	movw	r2, #5000	; 0x1388
 8003118:	4293      	cmp	r3, r2
 800311a:	d908      	bls.n	800312e <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800311c:	4b17      	ldr	r3, [pc, #92]	; (800317c <HAL_RCC_OscConfig+0x760>)
 800311e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003122:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e142      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800312e:	4b13      	ldr	r3, [pc, #76]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8003130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003134:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1e6      	bne.n	800310a <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800313c:	7ffb      	ldrb	r3, [r7, #31]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d105      	bne.n	800314e <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003142:	4b0e      	ldr	r3, [pc, #56]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8003144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003146:	4a0d      	ldr	r2, [pc, #52]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8003148:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800314c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0320 	and.w	r3, r3, #32
 8003156:	2b00      	cmp	r3, #0
 8003158:	d04f      	beq.n	80031fa <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800315e:	2b00      	cmp	r3, #0
 8003160:	d028      	beq.n	80031b4 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003162:	4b06      	ldr	r3, [pc, #24]	; (800317c <HAL_RCC_OscConfig+0x760>)
 8003164:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003168:	4a04      	ldr	r2, [pc, #16]	; (800317c <HAL_RCC_OscConfig+0x760>)
 800316a:	f043 0301 	orr.w	r3, r3, #1
 800316e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003172:	f7fd fff3 	bl	800115c <HAL_GetTick>
 8003176:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003178:	e014      	b.n	80031a4 <HAL_RCC_OscConfig+0x788>
 800317a:	bf00      	nop
 800317c:	40021000 	.word	0x40021000
 8003180:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003184:	f7fd ffea 	bl	800115c <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b02      	cmp	r3, #2
 8003190:	d908      	bls.n	80031a4 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003192:	4b8a      	ldr	r3, [pc, #552]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 8003194:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e107      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031a4:	4b85      	ldr	r3, [pc, #532]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80031a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031aa:	f003 0302 	and.w	r3, r3, #2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d0e8      	beq.n	8003184 <HAL_RCC_OscConfig+0x768>
 80031b2:	e022      	b.n	80031fa <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80031b4:	4b81      	ldr	r3, [pc, #516]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80031b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031ba:	4a80      	ldr	r2, [pc, #512]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80031bc:	f023 0301 	bic.w	r3, r3, #1
 80031c0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031c4:	f7fd ffca 	bl	800115c <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031ca:	e00f      	b.n	80031ec <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031cc:	f7fd ffc6 	bl	800115c <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d908      	bls.n	80031ec <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031da:	4b78      	ldr	r3, [pc, #480]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80031dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e0e3      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031ec:	4b73      	ldr	r3, [pc, #460]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80031ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1e8      	bne.n	80031cc <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031fe:	2b00      	cmp	r3, #0
 8003200:	f000 80d7 	beq.w	80033b2 <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003204:	4b6d      	ldr	r3, [pc, #436]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f003 030c 	and.w	r3, r3, #12
 800320c:	2b0c      	cmp	r3, #12
 800320e:	f000 8091 	beq.w	8003334 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003216:	2b02      	cmp	r3, #2
 8003218:	d166      	bne.n	80032e8 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800321a:	4b68      	ldr	r3, [pc, #416]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a67      	ldr	r2, [pc, #412]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 8003220:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003224:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003226:	f7fd ff99 	bl	800115c <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800322c:	e00e      	b.n	800324c <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800322e:	f7fd ff95 	bl	800115c <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d907      	bls.n	800324c <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800323c:	4b5f      	ldr	r3, [pc, #380]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d001      	beq.n	800324c <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e0b3      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800324c:	4b5b      	ldr	r3, [pc, #364]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d1ea      	bne.n	800322e <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003258:	4b58      	ldr	r3, [pc, #352]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 800325a:	68da      	ldr	r2, [r3, #12]
 800325c:	4b58      	ldr	r3, [pc, #352]	; (80033c0 <HAL_RCC_OscConfig+0x9a4>)
 800325e:	4013      	ands	r3, r2
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003268:	3a01      	subs	r2, #1
 800326a:	0112      	lsls	r2, r2, #4
 800326c:	4311      	orrs	r1, r2
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003272:	0212      	lsls	r2, r2, #8
 8003274:	4311      	orrs	r1, r2
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800327a:	0852      	lsrs	r2, r2, #1
 800327c:	3a01      	subs	r2, #1
 800327e:	0552      	lsls	r2, r2, #21
 8003280:	4311      	orrs	r1, r2
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003286:	0852      	lsrs	r2, r2, #1
 8003288:	3a01      	subs	r2, #1
 800328a:	0652      	lsls	r2, r2, #25
 800328c:	4311      	orrs	r1, r2
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003292:	06d2      	lsls	r2, r2, #27
 8003294:	430a      	orrs	r2, r1
 8003296:	4949      	ldr	r1, [pc, #292]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 8003298:	4313      	orrs	r3, r2
 800329a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800329c:	4b47      	ldr	r3, [pc, #284]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a46      	ldr	r2, [pc, #280]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80032a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032a6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032a8:	4b44      	ldr	r3, [pc, #272]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	4a43      	ldr	r2, [pc, #268]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80032ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032b2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b4:	f7fd ff52 	bl	800115c <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032ba:	e00e      	b.n	80032da <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032bc:	f7fd ff4e 	bl	800115c <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d907      	bls.n	80032da <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032ca:	4b3c      	ldr	r3, [pc, #240]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e06c      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032da:	4b38      	ldr	r3, [pc, #224]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d0ea      	beq.n	80032bc <HAL_RCC_OscConfig+0x8a0>
 80032e6:	e064      	b.n	80033b2 <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032e8:	4b34      	ldr	r3, [pc, #208]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a33      	ldr	r2, [pc, #204]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 80032ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f4:	f7fd ff32 	bl	800115c <HAL_GetTick>
 80032f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032fa:	e00e      	b.n	800331a <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032fc:	f7fd ff2e 	bl	800115c <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	2b02      	cmp	r3, #2
 8003308:	d907      	bls.n	800331a <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800330a:	4b2c      	ldr	r3, [pc, #176]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e04c      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800331a:	4b28      	ldr	r3, [pc, #160]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1ea      	bne.n	80032fc <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003326:	4b25      	ldr	r3, [pc, #148]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 8003328:	68da      	ldr	r2, [r3, #12]
 800332a:	4924      	ldr	r1, [pc, #144]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 800332c:	4b25      	ldr	r3, [pc, #148]	; (80033c4 <HAL_RCC_OscConfig+0x9a8>)
 800332e:	4013      	ands	r3, r2
 8003330:	60cb      	str	r3, [r1, #12]
 8003332:	e03e      	b.n	80033b2 <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003338:	2b01      	cmp	r3, #1
 800333a:	d101      	bne.n	8003340 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e039      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8003340:	4b1e      	ldr	r3, [pc, #120]	; (80033bc <HAL_RCC_OscConfig+0x9a0>)
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	f003 0203 	and.w	r2, r3, #3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003350:	429a      	cmp	r2, r3
 8003352:	d12c      	bne.n	80033ae <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800335e:	3b01      	subs	r3, #1
 8003360:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003362:	429a      	cmp	r2, r3
 8003364:	d123      	bne.n	80033ae <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003370:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003372:	429a      	cmp	r2, r3
 8003374:	d11b      	bne.n	80033ae <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003380:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003382:	429a      	cmp	r2, r3
 8003384:	d113      	bne.n	80033ae <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003390:	085b      	lsrs	r3, r3, #1
 8003392:	3b01      	subs	r3, #1
 8003394:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003396:	429a      	cmp	r2, r3
 8003398:	d109      	bne.n	80033ae <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a4:	085b      	lsrs	r3, r3, #1
 80033a6:	3b01      	subs	r3, #1
 80033a8:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d001      	beq.n	80033b2 <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e000      	b.n	80033b4 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3720      	adds	r7, #32
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	40021000 	.word	0x40021000
 80033c0:	019f800c 	.word	0x019f800c
 80033c4:	feeefffc 	.word	0xfeeefffc

080033c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80033d2:	2300      	movs	r3, #0
 80033d4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d101      	bne.n	80033e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e11c      	b.n	800361a <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033e0:	4b90      	ldr	r3, [pc, #576]	; (8003624 <HAL_RCC_ClockConfig+0x25c>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 030f 	and.w	r3, r3, #15
 80033e8:	683a      	ldr	r2, [r7, #0]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d910      	bls.n	8003410 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ee:	4b8d      	ldr	r3, [pc, #564]	; (8003624 <HAL_RCC_ClockConfig+0x25c>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f023 020f 	bic.w	r2, r3, #15
 80033f6:	498b      	ldr	r1, [pc, #556]	; (8003624 <HAL_RCC_ClockConfig+0x25c>)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033fe:	4b89      	ldr	r3, [pc, #548]	; (8003624 <HAL_RCC_ClockConfig+0x25c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 030f 	and.w	r3, r3, #15
 8003406:	683a      	ldr	r2, [r7, #0]
 8003408:	429a      	cmp	r2, r3
 800340a:	d001      	beq.n	8003410 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e104      	b.n	800361a <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d010      	beq.n	800343e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	4b81      	ldr	r3, [pc, #516]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003428:	429a      	cmp	r2, r3
 800342a:	d908      	bls.n	800343e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800342c:	4b7e      	ldr	r3, [pc, #504]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	497b      	ldr	r1, [pc, #492]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 800343a:	4313      	orrs	r3, r2
 800343c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	2b00      	cmp	r3, #0
 8003448:	f000 8085 	beq.w	8003556 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	2b03      	cmp	r3, #3
 8003452:	d11f      	bne.n	8003494 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003454:	4b74      	ldr	r3, [pc, #464]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d101      	bne.n	8003464 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e0da      	b.n	800361a <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003464:	f000 fa26 	bl	80038b4 <RCC_GetSysClockFreqFromPLLSource>
 8003468:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	4a6f      	ldr	r2, [pc, #444]	; (800362c <HAL_RCC_ClockConfig+0x264>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d947      	bls.n	8003502 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003472:	4b6d      	ldr	r3, [pc, #436]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d141      	bne.n	8003502 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800347e:	4b6a      	ldr	r3, [pc, #424]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003486:	4a68      	ldr	r2, [pc, #416]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800348c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800348e:	2380      	movs	r3, #128	; 0x80
 8003490:	617b      	str	r3, [r7, #20]
 8003492:	e036      	b.n	8003502 <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2b02      	cmp	r3, #2
 800349a:	d107      	bne.n	80034ac <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800349c:	4b62      	ldr	r3, [pc, #392]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d115      	bne.n	80034d4 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e0b6      	b.n	800361a <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d107      	bne.n	80034c4 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034b4:	4b5c      	ldr	r3, [pc, #368]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d109      	bne.n	80034d4 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e0aa      	b.n	800361a <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034c4:	4b58      	ldr	r3, [pc, #352]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d101      	bne.n	80034d4 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e0a2      	b.n	800361a <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80034d4:	f000 f8b0 	bl	8003638 <HAL_RCC_GetSysClockFreq>
 80034d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	4a53      	ldr	r2, [pc, #332]	; (800362c <HAL_RCC_ClockConfig+0x264>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d90f      	bls.n	8003502 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80034e2:	4b51      	ldr	r3, [pc, #324]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d109      	bne.n	8003502 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80034ee:	4b4e      	ldr	r3, [pc, #312]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034f6:	4a4c      	ldr	r2, [pc, #304]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 80034f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034fc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80034fe:	2380      	movs	r3, #128	; 0x80
 8003500:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003502:	4b49      	ldr	r3, [pc, #292]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f023 0203 	bic.w	r2, r3, #3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	4946      	ldr	r1, [pc, #280]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003510:	4313      	orrs	r3, r2
 8003512:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003514:	f7fd fe22 	bl	800115c <HAL_GetTick>
 8003518:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800351a:	e013      	b.n	8003544 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800351c:	f7fd fe1e 	bl	800115c <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	f241 3288 	movw	r2, #5000	; 0x1388
 800352a:	4293      	cmp	r3, r2
 800352c:	d90a      	bls.n	8003544 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800352e:	4b3e      	ldr	r3, [pc, #248]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f003 020c 	and.w	r2, r3, #12
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	429a      	cmp	r2, r3
 800353e:	d001      	beq.n	8003544 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e06a      	b.n	800361a <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003544:	4b38      	ldr	r3, [pc, #224]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f003 020c 	and.w	r2, r3, #12
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	429a      	cmp	r2, r3
 8003554:	d1e2      	bne.n	800351c <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	2b80      	cmp	r3, #128	; 0x80
 800355a:	d105      	bne.n	8003568 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800355c:	4b32      	ldr	r3, [pc, #200]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	4a31      	ldr	r2, [pc, #196]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003562:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003566:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0302 	and.w	r3, r3, #2
 8003570:	2b00      	cmp	r3, #0
 8003572:	d010      	beq.n	8003596 <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	4b2b      	ldr	r3, [pc, #172]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003580:	429a      	cmp	r2, r3
 8003582:	d208      	bcs.n	8003596 <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003584:	4b28      	ldr	r3, [pc, #160]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	4925      	ldr	r1, [pc, #148]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003592:	4313      	orrs	r3, r2
 8003594:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003596:	4b23      	ldr	r3, [pc, #140]	; (8003624 <HAL_RCC_ClockConfig+0x25c>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 030f 	and.w	r3, r3, #15
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d210      	bcs.n	80035c6 <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a4:	4b1f      	ldr	r3, [pc, #124]	; (8003624 <HAL_RCC_ClockConfig+0x25c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f023 020f 	bic.w	r2, r3, #15
 80035ac:	491d      	ldr	r1, [pc, #116]	; (8003624 <HAL_RCC_ClockConfig+0x25c>)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b4:	4b1b      	ldr	r3, [pc, #108]	; (8003624 <HAL_RCC_ClockConfig+0x25c>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 030f 	and.w	r3, r3, #15
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d001      	beq.n	80035c6 <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e029      	b.n	800361a <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0304 	and.w	r3, r3, #4
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d008      	beq.n	80035e4 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035d2:	4b15      	ldr	r3, [pc, #84]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	4912      	ldr	r1, [pc, #72]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0308 	and.w	r3, r3, #8
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d009      	beq.n	8003604 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035f0:	4b0d      	ldr	r3, [pc, #52]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	691b      	ldr	r3, [r3, #16]
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	490a      	ldr	r1, [pc, #40]	; (8003628 <HAL_RCC_ClockConfig+0x260>)
 8003600:	4313      	orrs	r3, r2
 8003602:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003604:	f000 f8b6 	bl	8003774 <HAL_RCC_GetHCLKFreq>
 8003608:	4603      	mov	r3, r0
 800360a:	4a09      	ldr	r2, [pc, #36]	; (8003630 <HAL_RCC_ClockConfig+0x268>)
 800360c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800360e:	4b09      	ldr	r3, [pc, #36]	; (8003634 <HAL_RCC_ClockConfig+0x26c>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f7fd fd52 	bl	80010bc <HAL_InitTick>
 8003618:	4603      	mov	r3, r0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3718      	adds	r7, #24
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	40022000 	.word	0x40022000
 8003628:	40021000 	.word	0x40021000
 800362c:	04c4b400 	.word	0x04c4b400
 8003630:	20000000 	.word	0x20000000
 8003634:	20000004 	.word	0x20000004

08003638 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003638:	b480      	push	{r7}
 800363a:	b089      	sub	sp, #36	; 0x24
 800363c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800363e:	2300      	movs	r3, #0
 8003640:	61fb      	str	r3, [r7, #28]
 8003642:	2300      	movs	r3, #0
 8003644:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003646:	4b47      	ldr	r3, [pc, #284]	; (8003764 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 030c 	and.w	r3, r3, #12
 800364e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003650:	4b44      	ldr	r3, [pc, #272]	; (8003764 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	f003 0303 	and.w	r3, r3, #3
 8003658:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d005      	beq.n	800366c <HAL_RCC_GetSysClockFreq+0x34>
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	2b0c      	cmp	r3, #12
 8003664:	d121      	bne.n	80036aa <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2b01      	cmp	r3, #1
 800366a:	d11e      	bne.n	80036aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800366c:	4b3d      	ldr	r3, [pc, #244]	; (8003764 <HAL_RCC_GetSysClockFreq+0x12c>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0308 	and.w	r3, r3, #8
 8003674:	2b00      	cmp	r3, #0
 8003676:	d107      	bne.n	8003688 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003678:	4b3a      	ldr	r3, [pc, #232]	; (8003764 <HAL_RCC_GetSysClockFreq+0x12c>)
 800367a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800367e:	0a1b      	lsrs	r3, r3, #8
 8003680:	f003 030f 	and.w	r3, r3, #15
 8003684:	61fb      	str	r3, [r7, #28]
 8003686:	e005      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003688:	4b36      	ldr	r3, [pc, #216]	; (8003764 <HAL_RCC_GetSysClockFreq+0x12c>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	091b      	lsrs	r3, r3, #4
 800368e:	f003 030f 	and.w	r3, r3, #15
 8003692:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8003694:	4a34      	ldr	r2, [pc, #208]	; (8003768 <HAL_RCC_GetSysClockFreq+0x130>)
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800369c:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d10d      	bne.n	80036c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80036a8:	e00a      	b.n	80036c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	2b04      	cmp	r3, #4
 80036ae:	d102      	bne.n	80036b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036b0:	4b2e      	ldr	r3, [pc, #184]	; (800376c <HAL_RCC_GetSysClockFreq+0x134>)
 80036b2:	61bb      	str	r3, [r7, #24]
 80036b4:	e004      	b.n	80036c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d101      	bne.n	80036c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80036bc:	4b2c      	ldr	r3, [pc, #176]	; (8003770 <HAL_RCC_GetSysClockFreq+0x138>)
 80036be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	2b0c      	cmp	r3, #12
 80036c4:	d146      	bne.n	8003754 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80036c6:	4b27      	ldr	r3, [pc, #156]	; (8003764 <HAL_RCC_GetSysClockFreq+0x12c>)
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	f003 0303 	and.w	r3, r3, #3
 80036ce:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036d0:	4b24      	ldr	r3, [pc, #144]	; (8003764 <HAL_RCC_GetSysClockFreq+0x12c>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	091b      	lsrs	r3, r3, #4
 80036d6:	f003 030f 	and.w	r3, r3, #15
 80036da:	3301      	adds	r3, #1
 80036dc:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d003      	beq.n	80036ec <HAL_RCC_GetSysClockFreq+0xb4>
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	2b03      	cmp	r3, #3
 80036e8:	d00d      	beq.n	8003706 <HAL_RCC_GetSysClockFreq+0xce>
 80036ea:	e019      	b.n	8003720 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036ec:	4a1f      	ldr	r2, [pc, #124]	; (800376c <HAL_RCC_GetSysClockFreq+0x134>)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f4:	4a1b      	ldr	r2, [pc, #108]	; (8003764 <HAL_RCC_GetSysClockFreq+0x12c>)
 80036f6:	68d2      	ldr	r2, [r2, #12]
 80036f8:	0a12      	lsrs	r2, r2, #8
 80036fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80036fe:	fb02 f303 	mul.w	r3, r2, r3
 8003702:	617b      	str	r3, [r7, #20]
        break;
 8003704:	e019      	b.n	800373a <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003706:	4a1a      	ldr	r2, [pc, #104]	; (8003770 <HAL_RCC_GetSysClockFreq+0x138>)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	fbb2 f3f3 	udiv	r3, r2, r3
 800370e:	4a15      	ldr	r2, [pc, #84]	; (8003764 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003710:	68d2      	ldr	r2, [r2, #12]
 8003712:	0a12      	lsrs	r2, r2, #8
 8003714:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003718:	fb02 f303 	mul.w	r3, r2, r3
 800371c:	617b      	str	r3, [r7, #20]
        break;
 800371e:	e00c      	b.n	800373a <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003720:	69fa      	ldr	r2, [r7, #28]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	fbb2 f3f3 	udiv	r3, r2, r3
 8003728:	4a0e      	ldr	r2, [pc, #56]	; (8003764 <HAL_RCC_GetSysClockFreq+0x12c>)
 800372a:	68d2      	ldr	r2, [r2, #12]
 800372c:	0a12      	lsrs	r2, r2, #8
 800372e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003732:	fb02 f303 	mul.w	r3, r2, r3
 8003736:	617b      	str	r3, [r7, #20]
        break;
 8003738:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 800373a:	4b0a      	ldr	r3, [pc, #40]	; (8003764 <HAL_RCC_GetSysClockFreq+0x12c>)
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	0e5b      	lsrs	r3, r3, #25
 8003740:	f003 0303 	and.w	r3, r3, #3
 8003744:	3301      	adds	r3, #1
 8003746:	005b      	lsls	r3, r3, #1
 8003748:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800374a:	697a      	ldr	r2, [r7, #20]
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003752:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003754:	69bb      	ldr	r3, [r7, #24]
}
 8003756:	4618      	mov	r0, r3
 8003758:	3724      	adds	r7, #36	; 0x24
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	40021000 	.word	0x40021000
 8003768:	08005778 	.word	0x08005778
 800376c:	00f42400 	.word	0x00f42400
 8003770:	007a1200 	.word	0x007a1200

08003774 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8003778:	f7ff ff5e 	bl	8003638 <HAL_RCC_GetSysClockFreq>
 800377c:	4602      	mov	r2, r0
 800377e:	4b05      	ldr	r3, [pc, #20]	; (8003794 <HAL_RCC_GetHCLKFreq+0x20>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	091b      	lsrs	r3, r3, #4
 8003784:	f003 030f 	and.w	r3, r3, #15
 8003788:	4903      	ldr	r1, [pc, #12]	; (8003798 <HAL_RCC_GetHCLKFreq+0x24>)
 800378a:	5ccb      	ldrb	r3, [r1, r3]
 800378c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003790:	4618      	mov	r0, r3
 8003792:	bd80      	pop	{r7, pc}
 8003794:	40021000 	.word	0x40021000
 8003798:	08005760 	.word	0x08005760

0800379c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037a0:	f7ff ffe8 	bl	8003774 <HAL_RCC_GetHCLKFreq>
 80037a4:	4602      	mov	r2, r0
 80037a6:	4b05      	ldr	r3, [pc, #20]	; (80037bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	0a1b      	lsrs	r3, r3, #8
 80037ac:	f003 0307 	and.w	r3, r3, #7
 80037b0:	4903      	ldr	r1, [pc, #12]	; (80037c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037b2:	5ccb      	ldrb	r3, [r1, r3]
 80037b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40021000 	.word	0x40021000
 80037c0:	08005770 	.word	0x08005770

080037c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037c8:	f7ff ffd4 	bl	8003774 <HAL_RCC_GetHCLKFreq>
 80037cc:	4602      	mov	r2, r0
 80037ce:	4b05      	ldr	r3, [pc, #20]	; (80037e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	0adb      	lsrs	r3, r3, #11
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	4903      	ldr	r1, [pc, #12]	; (80037e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037da:	5ccb      	ldrb	r3, [r1, r3]
 80037dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40021000 	.word	0x40021000
 80037e8:	08005770 	.word	0x08005770

080037ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80037f4:	2300      	movs	r3, #0
 80037f6:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80037f8:	4b2c      	ldr	r3, [pc, #176]	; (80038ac <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80037fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d003      	beq.n	800380c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003804:	f7ff f86c 	bl	80028e0 <HAL_PWREx_GetVoltageRange>
 8003808:	6138      	str	r0, [r7, #16]
 800380a:	e014      	b.n	8003836 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800380c:	4b27      	ldr	r3, [pc, #156]	; (80038ac <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800380e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003810:	4a26      	ldr	r2, [pc, #152]	; (80038ac <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003812:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003816:	6593      	str	r3, [r2, #88]	; 0x58
 8003818:	4b24      	ldr	r3, [pc, #144]	; (80038ac <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800381a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800381c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003820:	60fb      	str	r3, [r7, #12]
 8003822:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003824:	f7ff f85c 	bl	80028e0 <HAL_PWREx_GetVoltageRange>
 8003828:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 800382a:	4b20      	ldr	r3, [pc, #128]	; (80038ac <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800382c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800382e:	4a1f      	ldr	r2, [pc, #124]	; (80038ac <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003830:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003834:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d003      	beq.n	8003844 <RCC_SetFlashLatencyFromMSIRange+0x58>
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003842:	d10b      	bne.n	800385c <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2b80      	cmp	r3, #128	; 0x80
 8003848:	d919      	bls.n	800387e <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2ba0      	cmp	r3, #160	; 0xa0
 800384e:	d902      	bls.n	8003856 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003850:	2302      	movs	r3, #2
 8003852:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8003854:	e013      	b.n	800387e <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003856:	2301      	movs	r3, #1
 8003858:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 800385a:	e010      	b.n	800387e <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b80      	cmp	r3, #128	; 0x80
 8003860:	d902      	bls.n	8003868 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003862:	2303      	movs	r3, #3
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	e00a      	b.n	800387e <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b80      	cmp	r3, #128	; 0x80
 800386c:	d102      	bne.n	8003874 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800386e:	2302      	movs	r3, #2
 8003870:	617b      	str	r3, [r7, #20]
 8003872:	e004      	b.n	800387e <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b70      	cmp	r3, #112	; 0x70
 8003878:	d101      	bne.n	800387e <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800387a:	2301      	movs	r3, #1
 800387c:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800387e:	4b0c      	ldr	r3, [pc, #48]	; (80038b0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f023 020f 	bic.w	r2, r3, #15
 8003886:	490a      	ldr	r1, [pc, #40]	; (80038b0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	4313      	orrs	r3, r2
 800388c:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800388e:	4b08      	ldr	r3, [pc, #32]	; (80038b0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 030f 	and.w	r3, r3, #15
 8003896:	697a      	ldr	r2, [r7, #20]
 8003898:	429a      	cmp	r2, r3
 800389a:	d001      	beq.n	80038a0 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e000      	b.n	80038a2 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3718      	adds	r7, #24
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	40021000 	.word	0x40021000
 80038b0:	40022000 	.word	0x40022000

080038b4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b087      	sub	sp, #28
 80038b8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038ba:	4b31      	ldr	r3, [pc, #196]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	f003 0303 	and.w	r3, r3, #3
 80038c2:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038c4:	4b2e      	ldr	r3, [pc, #184]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	091b      	lsrs	r3, r3, #4
 80038ca:	f003 030f 	and.w	r3, r3, #15
 80038ce:	3301      	adds	r3, #1
 80038d0:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2b03      	cmp	r3, #3
 80038d6:	d015      	beq.n	8003904 <RCC_GetSysClockFreqFromPLLSource+0x50>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2b03      	cmp	r3, #3
 80038dc:	d839      	bhi.n	8003952 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d01c      	beq.n	800391e <RCC_GetSysClockFreqFromPLLSource+0x6a>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d133      	bne.n	8003952 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038ea:	4a26      	ldr	r2, [pc, #152]	; (8003984 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f2:	4a23      	ldr	r2, [pc, #140]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80038f4:	68d2      	ldr	r2, [r2, #12]
 80038f6:	0a12      	lsrs	r2, r2, #8
 80038f8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80038fc:	fb02 f303 	mul.w	r3, r2, r3
 8003900:	613b      	str	r3, [r7, #16]
      break;
 8003902:	e029      	b.n	8003958 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003904:	4a20      	ldr	r2, [pc, #128]	; (8003988 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	fbb2 f3f3 	udiv	r3, r2, r3
 800390c:	4a1c      	ldr	r2, [pc, #112]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800390e:	68d2      	ldr	r2, [r2, #12]
 8003910:	0a12      	lsrs	r2, r2, #8
 8003912:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003916:	fb02 f303 	mul.w	r3, r2, r3
 800391a:	613b      	str	r3, [r7, #16]
      break;
 800391c:	e01c      	b.n	8003958 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800391e:	4b18      	ldr	r3, [pc, #96]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0308 	and.w	r3, r3, #8
 8003926:	2b00      	cmp	r3, #0
 8003928:	d107      	bne.n	800393a <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800392a:	4b15      	ldr	r3, [pc, #84]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800392c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003930:	0a1b      	lsrs	r3, r3, #8
 8003932:	f003 030f 	and.w	r3, r3, #15
 8003936:	617b      	str	r3, [r7, #20]
 8003938:	e005      	b.n	8003946 <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800393a:	4b11      	ldr	r3, [pc, #68]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	091b      	lsrs	r3, r3, #4
 8003940:	f003 030f 	and.w	r3, r3, #15
 8003944:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8003946:	4a11      	ldr	r2, [pc, #68]	; (800398c <RCC_GetSysClockFreqFromPLLSource+0xd8>)
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800394e:	613b      	str	r3, [r7, #16]
        break;
 8003950:	e002      	b.n	8003958 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 8003952:	2300      	movs	r3, #0
 8003954:	613b      	str	r3, [r7, #16]
      break;
 8003956:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8003958:	4b09      	ldr	r3, [pc, #36]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	0e5b      	lsrs	r3, r3, #25
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	3301      	adds	r3, #1
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003970:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003972:	683b      	ldr	r3, [r7, #0]
}
 8003974:	4618      	mov	r0, r3
 8003976:	371c      	adds	r7, #28
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr
 8003980:	40021000 	.word	0x40021000
 8003984:	00f42400 	.word	0x00f42400
 8003988:	007a1200 	.word	0x007a1200
 800398c:	08005778 	.word	0x08005778

08003990 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b088      	sub	sp, #32
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003998:	2300      	movs	r3, #0
 800399a:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800399c:	2300      	movs	r3, #0
 800399e:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d040      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039b0:	2b80      	cmp	r3, #128	; 0x80
 80039b2:	d02a      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80039b4:	2b80      	cmp	r3, #128	; 0x80
 80039b6:	d825      	bhi.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039b8:	2b60      	cmp	r3, #96	; 0x60
 80039ba:	d026      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80039bc:	2b60      	cmp	r3, #96	; 0x60
 80039be:	d821      	bhi.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039c0:	2b40      	cmp	r3, #64	; 0x40
 80039c2:	d006      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80039c4:	2b40      	cmp	r3, #64	; 0x40
 80039c6:	d81d      	bhi.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d009      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80039cc:	2b20      	cmp	r3, #32
 80039ce:	d010      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80039d0:	e018      	b.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039d2:	4b8f      	ldr	r3, [pc, #572]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	4a8e      	ldr	r2, [pc, #568]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039dc:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80039de:	e015      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	3304      	adds	r3, #4
 80039e4:	2100      	movs	r1, #0
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 fb56 	bl	8004098 <RCCEx_PLLSAI1_Config>
 80039ec:	4603      	mov	r3, r0
 80039ee:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80039f0:	e00c      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	3320      	adds	r3, #32
 80039f6:	2100      	movs	r1, #0
 80039f8:	4618      	mov	r0, r3
 80039fa:	f000 fc33 	bl	8004264 <RCCEx_PLLSAI2_Config>
 80039fe:	4603      	mov	r3, r0
 8003a00:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003a02:	e003      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	77fb      	strb	r3, [r7, #31]
        break;
 8003a08:	e000      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 8003a0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a0c:	7ffb      	ldrb	r3, [r7, #31]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d10b      	bne.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a12:	4b7f      	ldr	r3, [pc, #508]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a14:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a18:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a20:	497b      	ldr	r1, [pc, #492]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003a28:	e001      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a2a:	7ffb      	ldrb	r3, [r7, #31]
 8003a2c:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d047      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a42:	d030      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003a44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a48:	d82a      	bhi.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a4e:	d02a      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003a50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a54:	d824      	bhi.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a5a:	d008      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003a5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a60:	d81e      	bhi.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00a      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003a66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a6a:	d010      	beq.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003a6c:	e018      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a6e:	4b68      	ldr	r3, [pc, #416]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	4a67      	ldr	r2, [pc, #412]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a78:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003a7a:	e015      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	3304      	adds	r3, #4
 8003a80:	2100      	movs	r1, #0
 8003a82:	4618      	mov	r0, r3
 8003a84:	f000 fb08 	bl	8004098 <RCCEx_PLLSAI1_Config>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003a8c:	e00c      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	3320      	adds	r3, #32
 8003a92:	2100      	movs	r1, #0
 8003a94:	4618      	mov	r0, r3
 8003a96:	f000 fbe5 	bl	8004264 <RCCEx_PLLSAI2_Config>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003a9e:	e003      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	77fb      	strb	r3, [r7, #31]
        break;
 8003aa4:	e000      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 8003aa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aa8:	7ffb      	ldrb	r3, [r7, #31]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d10b      	bne.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003aae:	4b58      	ldr	r3, [pc, #352]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ab0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ab4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003abc:	4954      	ldr	r1, [pc, #336]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003ac4:	e001      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac6:	7ffb      	ldrb	r3, [r7, #31]
 8003ac8:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	f000 80ab 	beq.w	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003adc:	4b4c      	ldr	r3, [pc, #304]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d10d      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ae8:	4b49      	ldr	r3, [pc, #292]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aec:	4a48      	ldr	r2, [pc, #288]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003aee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003af2:	6593      	str	r3, [r2, #88]	; 0x58
 8003af4:	4b46      	ldr	r3, [pc, #280]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003afc:	60fb      	str	r3, [r7, #12]
 8003afe:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b00:	2301      	movs	r3, #1
 8003b02:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b04:	4b43      	ldr	r3, [pc, #268]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a42      	ldr	r2, [pc, #264]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b0e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b10:	f7fd fb24 	bl	800115c <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b16:	e00f      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b18:	f7fd fb20 	bl	800115c <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d908      	bls.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b26:	4b3b      	ldr	r3, [pc, #236]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d109      	bne.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	77fb      	strb	r3, [r7, #31]
        }
        break;
 8003b36:	e006      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b38:	4b36      	ldr	r3, [pc, #216]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d0e9      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8003b44:	e000      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 8003b46:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 8003b48:	7ffb      	ldrb	r3, [r7, #31]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d164      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b4e:	4b30      	ldr	r3, [pc, #192]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b58:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d01f      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d019      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b6c:	4b28      	ldr	r3, [pc, #160]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b76:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b78:	4b25      	ldr	r3, [pc, #148]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b7e:	4a24      	ldr	r2, [pc, #144]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b88:	4b21      	ldr	r3, [pc, #132]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b8e:	4a20      	ldr	r2, [pc, #128]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b98:	4a1d      	ldr	r2, [pc, #116]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d01f      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003baa:	f7fd fad7 	bl	800115c <HAL_GetTick>
 8003bae:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bb0:	e012      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bb2:	f7fd fad3 	bl	800115c <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d909      	bls.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bc4:	4b12      	ldr	r3, [pc, #72]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10a      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8003bd6:	e007      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bd8:	4b0d      	ldr	r3, [pc, #52]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d0e5      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8003be6:	e000      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8003be8:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 8003bea:	7ffb      	ldrb	r3, [r7, #31]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d10c      	bne.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bf0:	4b07      	ldr	r3, [pc, #28]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c00:	4903      	ldr	r1, [pc, #12]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003c08:	e008      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c0a:	7ffb      	ldrb	r3, [r7, #31]
 8003c0c:	77bb      	strb	r3, [r7, #30]
 8003c0e:	e005      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8003c10:	40021000 	.word	0x40021000
 8003c14:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c18:	7ffb      	ldrb	r3, [r7, #31]
 8003c1a:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c1c:	7dfb      	ldrb	r3, [r7, #23]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d105      	bne.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c22:	4b9c      	ldr	r3, [pc, #624]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c26:	4a9b      	ldr	r2, [pc, #620]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c2c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00a      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c3a:	4b96      	ldr	r3, [pc, #600]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c40:	f023 0203 	bic.w	r2, r3, #3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c48:	4992      	ldr	r1, [pc, #584]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00a      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c5c:	4b8d      	ldr	r3, [pc, #564]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c62:	f023 020c 	bic.w	r2, r3, #12
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c6a:	498a      	ldr	r1, [pc, #552]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0304 	and.w	r3, r3, #4
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00a      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c7e:	4b85      	ldr	r3, [pc, #532]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c84:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c8c:	4981      	ldr	r1, [pc, #516]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0308 	and.w	r3, r3, #8
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00a      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ca0:	4b7c      	ldr	r3, [pc, #496]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ca6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	4979      	ldr	r1, [pc, #484]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0310 	and.w	r3, r3, #16
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00a      	beq.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cc2:	4b74      	ldr	r3, [pc, #464]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd0:	4970      	ldr	r1, [pc, #448]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0320 	and.w	r3, r3, #32
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00a      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ce4:	4b6b      	ldr	r3, [pc, #428]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cea:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cf2:	4968      	ldr	r1, [pc, #416]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00a      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d06:	4b63      	ldr	r3, [pc, #396]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d0c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d14:	495f      	ldr	r1, [pc, #380]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d00a      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d28:	4b5a      	ldr	r3, [pc, #360]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d2e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d36:	4957      	ldr	r1, [pc, #348]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00a      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003d4a:	4b52      	ldr	r3, [pc, #328]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d50:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d58:	494e      	ldr	r1, [pc, #312]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d031      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d70:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d74:	d00e      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8003d76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d7a:	d814      	bhi.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d015      	beq.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003d80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d84:	d10f      	bne.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d86:	4b43      	ldr	r3, [pc, #268]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	4a42      	ldr	r2, [pc, #264]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d90:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003d92:	e00c      	b.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	3304      	adds	r3, #4
 8003d98:	2100      	movs	r1, #0
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f000 f97c 	bl	8004098 <RCCEx_PLLSAI1_Config>
 8003da0:	4603      	mov	r3, r0
 8003da2:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003da4:	e003      	b.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	77fb      	strb	r3, [r7, #31]
        break;
 8003daa:	e000      	b.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8003dac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dae:	7ffb      	ldrb	r3, [r7, #31]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10b      	bne.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003db4:	4b37      	ldr	r3, [pc, #220]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dba:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003dc2:	4934      	ldr	r1, [pc, #208]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003dca:	e001      	b.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dcc:	7ffb      	ldrb	r3, [r7, #31]
 8003dce:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00a      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ddc:	4b2d      	ldr	r3, [pc, #180]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003de2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dea:	492a      	ldr	r1, [pc, #168]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003dfe:	4b25      	ldr	r3, [pc, #148]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e04:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e0c:	4921      	ldr	r1, [pc, #132]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00a      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e20:	4b1c      	ldr	r3, [pc, #112]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e26:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e2e:	4919      	ldr	r1, [pc, #100]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00a      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003e42:	4b14      	ldr	r3, [pc, #80]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e44:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e48:	f023 0203 	bic.w	r2, r3, #3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e50:	4910      	ldr	r1, [pc, #64]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d02b      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e64:	4b0b      	ldr	r3, [pc, #44]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e6a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e72:	4908      	ldr	r1, [pc, #32]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e82:	d109      	bne.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e84:	4b03      	ldr	r3, [pc, #12]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	4a02      	ldr	r2, [pc, #8]	; (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e8e:	60d3      	str	r3, [r2, #12]
 8003e90:	e014      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8003e92:	bf00      	nop
 8003e94:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ea0:	d10c      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	3304      	adds	r3, #4
 8003ea6:	2101      	movs	r1, #1
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f000 f8f5 	bl	8004098 <RCCEx_PLLSAI1_Config>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 8003eb2:	7ffb      	ldrb	r3, [r7, #31]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d001      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8003eb8:	7ffb      	ldrb	r3, [r7, #31]
 8003eba:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d04a      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ecc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ed0:	d108      	bne.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8003ed2:	4b70      	ldr	r3, [pc, #448]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003ed4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ed8:	4a6e      	ldr	r2, [pc, #440]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003eda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ede:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003ee2:	e012      	b.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003ee4:	4b6b      	ldr	r3, [pc, #428]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ef2:	4968      	ldr	r1, [pc, #416]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003efa:	4b66      	ldr	r3, [pc, #408]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003efc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003f00:	4a64      	ldr	r2, [pc, #400]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f06:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f0e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f12:	d10d      	bne.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3304      	adds	r3, #4
 8003f18:	2101      	movs	r1, #1
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 f8bc 	bl	8004098 <RCCEx_PLLSAI1_Config>
 8003f20:	4603      	mov	r3, r0
 8003f22:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003f24:	7ffb      	ldrb	r3, [r7, #31]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d019      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8003f2a:	7ffb      	ldrb	r3, [r7, #31]
 8003f2c:	77bb      	strb	r3, [r7, #30]
 8003f2e:	e016      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f38:	d106      	bne.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f3a:	4b56      	ldr	r3, [pc, #344]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	4a55      	ldr	r2, [pc, #340]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f44:	60d3      	str	r3, [r2, #12]
 8003f46:	e00a      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f50:	d105      	bne.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f52:	4b50      	ldr	r3, [pc, #320]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	4a4f      	ldr	r2, [pc, #316]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f5c:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d028      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f6a:	4b4a      	ldr	r3, [pc, #296]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f70:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f78:	4946      	ldr	r1, [pc, #280]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f84:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f88:	d106      	bne.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f8a:	4b42      	ldr	r3, [pc, #264]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	4a41      	ldr	r2, [pc, #260]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f94:	60d3      	str	r3, [r2, #12]
 8003f96:	e011      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003fa0:	d10c      	bne.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	3304      	adds	r3, #4
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f000 f875 	bl	8004098 <RCCEx_PLLSAI1_Config>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003fb2:	7ffb      	ldrb	r3, [r7, #31]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8003fb8:	7ffb      	ldrb	r3, [r7, #31]
 8003fba:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d01e      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003fc8:	4b32      	ldr	r3, [pc, #200]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fce:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fd8:	492e      	ldr	r1, [pc, #184]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fe6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003fea:	d10c      	bne.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	3304      	adds	r3, #4
 8003ff0:	2102      	movs	r1, #2
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f000 f850 	bl	8004098 <RCCEx_PLLSAI1_Config>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003ffc:	7ffb      	ldrb	r3, [r7, #31]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 8004002:	7ffb      	ldrb	r3, [r7, #31]
 8004004:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00b      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004012:	4b20      	ldr	r3, [pc, #128]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004014:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004018:	f023 0204 	bic.w	r2, r3, #4
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004022:	491c      	ldr	r1, [pc, #112]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004024:	4313      	orrs	r3, r2
 8004026:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00b      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004036:	4b17      	ldr	r3, [pc, #92]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004038:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800403c:	f023 0218 	bic.w	r2, r3, #24
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004046:	4913      	ldr	r1, [pc, #76]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004048:	4313      	orrs	r3, r2
 800404a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d017      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800405a:	4b0e      	ldr	r3, [pc, #56]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800405c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004060:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800406a:	490a      	ldr	r1, [pc, #40]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800406c:	4313      	orrs	r3, r2
 800406e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004078:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800407c:	d105      	bne.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800407e:	4b05      	ldr	r3, [pc, #20]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	4a04      	ldr	r2, [pc, #16]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004084:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004088:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800408a:	7fbb      	ldrb	r3, [r7, #30]
}
 800408c:	4618      	mov	r0, r3
 800408e:	3720      	adds	r7, #32
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	40021000 	.word	0x40021000

08004098 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040a2:	2300      	movs	r3, #0
 80040a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2b03      	cmp	r3, #3
 80040ac:	d018      	beq.n	80040e0 <RCCEx_PLLSAI1_Config+0x48>
 80040ae:	2b03      	cmp	r3, #3
 80040b0:	d81f      	bhi.n	80040f2 <RCCEx_PLLSAI1_Config+0x5a>
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d002      	beq.n	80040bc <RCCEx_PLLSAI1_Config+0x24>
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d009      	beq.n	80040ce <RCCEx_PLLSAI1_Config+0x36>
 80040ba:	e01a      	b.n	80040f2 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80040bc:	4b65      	ldr	r3, [pc, #404]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0302 	and.w	r3, r3, #2
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d117      	bne.n	80040f8 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040cc:	e014      	b.n	80040f8 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80040ce:	4b61      	ldr	r3, [pc, #388]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d110      	bne.n	80040fc <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040de:	e00d      	b.n	80040fc <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80040e0:	4b5c      	ldr	r3, [pc, #368]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d109      	bne.n	8004100 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040f0:	e006      	b.n	8004100 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	73fb      	strb	r3, [r7, #15]
      break;
 80040f6:	e004      	b.n	8004102 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 80040f8:	bf00      	nop
 80040fa:	e002      	b.n	8004102 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 80040fc:	bf00      	nop
 80040fe:	e000      	b.n	8004102 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004100:	bf00      	nop
  }

  if (status == HAL_OK)
 8004102:	7bfb      	ldrb	r3, [r7, #15]
 8004104:	2b00      	cmp	r3, #0
 8004106:	f040 809f 	bne.w	8004248 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800410a:	4b52      	ldr	r3, [pc, #328]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a51      	ldr	r2, [pc, #324]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004110:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004114:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004116:	f7fd f821 	bl	800115c <HAL_GetTick>
 800411a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800411c:	e00f      	b.n	800413e <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800411e:	f7fd f81d 	bl	800115c <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	2b02      	cmp	r3, #2
 800412a:	d908      	bls.n	800413e <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800412c:	4b49      	ldr	r3, [pc, #292]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d009      	beq.n	800414c <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8004138:	2303      	movs	r3, #3
 800413a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800413c:	e006      	b.n	800414c <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800413e:	4b45      	ldr	r3, [pc, #276]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1e9      	bne.n	800411e <RCCEx_PLLSAI1_Config+0x86>
 800414a:	e000      	b.n	800414e <RCCEx_PLLSAI1_Config+0xb6>
        break;
 800414c:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 800414e:	7bfb      	ldrb	r3, [r7, #15]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d179      	bne.n	8004248 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d116      	bne.n	8004188 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800415a:	4b3e      	ldr	r3, [pc, #248]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 800415c:	691a      	ldr	r2, [r3, #16]
 800415e:	4b3e      	ldr	r3, [pc, #248]	; (8004258 <RCCEx_PLLSAI1_Config+0x1c0>)
 8004160:	4013      	ands	r3, r2
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	6892      	ldr	r2, [r2, #8]
 8004166:	0211      	lsls	r1, r2, #8
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	68d2      	ldr	r2, [r2, #12]
 800416c:	06d2      	lsls	r2, r2, #27
 800416e:	4311      	orrs	r1, r2
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	6852      	ldr	r2, [r2, #4]
 8004174:	3a01      	subs	r2, #1
 8004176:	0112      	lsls	r2, r2, #4
 8004178:	4311      	orrs	r1, r2
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	6812      	ldr	r2, [r2, #0]
 800417e:	430a      	orrs	r2, r1
 8004180:	4934      	ldr	r1, [pc, #208]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004182:	4313      	orrs	r3, r2
 8004184:	610b      	str	r3, [r1, #16]
 8004186:	e033      	b.n	80041f0 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	2b01      	cmp	r3, #1
 800418c:	d118      	bne.n	80041c0 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800418e:	4b31      	ldr	r3, [pc, #196]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004190:	691a      	ldr	r2, [r3, #16]
 8004192:	4b32      	ldr	r3, [pc, #200]	; (800425c <RCCEx_PLLSAI1_Config+0x1c4>)
 8004194:	4013      	ands	r3, r2
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	6892      	ldr	r2, [r2, #8]
 800419a:	0211      	lsls	r1, r2, #8
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	6912      	ldr	r2, [r2, #16]
 80041a0:	0852      	lsrs	r2, r2, #1
 80041a2:	3a01      	subs	r2, #1
 80041a4:	0552      	lsls	r2, r2, #21
 80041a6:	4311      	orrs	r1, r2
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	6852      	ldr	r2, [r2, #4]
 80041ac:	3a01      	subs	r2, #1
 80041ae:	0112      	lsls	r2, r2, #4
 80041b0:	4311      	orrs	r1, r2
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	6812      	ldr	r2, [r2, #0]
 80041b6:	430a      	orrs	r2, r1
 80041b8:	4926      	ldr	r1, [pc, #152]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 80041ba:	4313      	orrs	r3, r2
 80041bc:	610b      	str	r3, [r1, #16]
 80041be:	e017      	b.n	80041f0 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80041c0:	4b24      	ldr	r3, [pc, #144]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 80041c2:	691a      	ldr	r2, [r3, #16]
 80041c4:	4b26      	ldr	r3, [pc, #152]	; (8004260 <RCCEx_PLLSAI1_Config+0x1c8>)
 80041c6:	4013      	ands	r3, r2
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	6892      	ldr	r2, [r2, #8]
 80041cc:	0211      	lsls	r1, r2, #8
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6952      	ldr	r2, [r2, #20]
 80041d2:	0852      	lsrs	r2, r2, #1
 80041d4:	3a01      	subs	r2, #1
 80041d6:	0652      	lsls	r2, r2, #25
 80041d8:	4311      	orrs	r1, r2
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	6852      	ldr	r2, [r2, #4]
 80041de:	3a01      	subs	r2, #1
 80041e0:	0112      	lsls	r2, r2, #4
 80041e2:	4311      	orrs	r1, r2
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	491a      	ldr	r1, [pc, #104]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 80041ec:	4313      	orrs	r3, r2
 80041ee:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80041f0:	4b18      	ldr	r3, [pc, #96]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a17      	ldr	r2, [pc, #92]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 80041f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80041fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041fc:	f7fc ffae 	bl	800115c <HAL_GetTick>
 8004200:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004202:	e00f      	b.n	8004224 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004204:	f7fc ffaa 	bl	800115c <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b02      	cmp	r3, #2
 8004210:	d908      	bls.n	8004224 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004212:	4b10      	ldr	r3, [pc, #64]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d109      	bne.n	8004232 <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8004222:	e006      	b.n	8004232 <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004224:	4b0b      	ldr	r3, [pc, #44]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d0e9      	beq.n	8004204 <RCCEx_PLLSAI1_Config+0x16c>
 8004230:	e000      	b.n	8004234 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8004232:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8004234:	7bfb      	ldrb	r3, [r7, #15]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d106      	bne.n	8004248 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 800423a:	4b06      	ldr	r3, [pc, #24]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 800423c:	691a      	ldr	r2, [r3, #16]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	4904      	ldr	r1, [pc, #16]	; (8004254 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004244:	4313      	orrs	r3, r2
 8004246:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004248:	7bfb      	ldrb	r3, [r7, #15]
}
 800424a:	4618      	mov	r0, r3
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	40021000 	.word	0x40021000
 8004258:	07ff800c 	.word	0x07ff800c
 800425c:	ff9f800c 	.word	0xff9f800c
 8004260:	f9ff800c 	.word	0xf9ff800c

08004264 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800426e:	2300      	movs	r3, #0
 8004270:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2b03      	cmp	r3, #3
 8004278:	d018      	beq.n	80042ac <RCCEx_PLLSAI2_Config+0x48>
 800427a:	2b03      	cmp	r3, #3
 800427c:	d81f      	bhi.n	80042be <RCCEx_PLLSAI2_Config+0x5a>
 800427e:	2b01      	cmp	r3, #1
 8004280:	d002      	beq.n	8004288 <RCCEx_PLLSAI2_Config+0x24>
 8004282:	2b02      	cmp	r3, #2
 8004284:	d009      	beq.n	800429a <RCCEx_PLLSAI2_Config+0x36>
 8004286:	e01a      	b.n	80042be <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004288:	4b4a      	ldr	r3, [pc, #296]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d117      	bne.n	80042c4 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004298:	e014      	b.n	80042c4 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800429a:	4b46      	ldr	r3, [pc, #280]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d110      	bne.n	80042c8 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042aa:	e00d      	b.n	80042c8 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80042ac:	4b41      	ldr	r3, [pc, #260]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d109      	bne.n	80042cc <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042bc:	e006      	b.n	80042cc <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	73fb      	strb	r3, [r7, #15]
      break;
 80042c2:	e004      	b.n	80042ce <RCCEx_PLLSAI2_Config+0x6a>
      break;
 80042c4:	bf00      	nop
 80042c6:	e002      	b.n	80042ce <RCCEx_PLLSAI2_Config+0x6a>
      break;
 80042c8:	bf00      	nop
 80042ca:	e000      	b.n	80042ce <RCCEx_PLLSAI2_Config+0x6a>
      break;
 80042cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80042ce:	7bfb      	ldrb	r3, [r7, #15]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d169      	bne.n	80043a8 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80042d4:	4b37      	ldr	r3, [pc, #220]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a36      	ldr	r2, [pc, #216]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 80042da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042e0:	f7fc ff3c 	bl	800115c <HAL_GetTick>
 80042e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042e6:	e00f      	b.n	8004308 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042e8:	f7fc ff38 	bl	800115c <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d908      	bls.n	8004308 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042f6:	4b2f      	ldr	r3, [pc, #188]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d009      	beq.n	8004316 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004306:	e006      	b.n	8004316 <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004308:	4b2a      	ldr	r3, [pc, #168]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1e9      	bne.n	80042e8 <RCCEx_PLLSAI2_Config+0x84>
 8004314:	e000      	b.n	8004318 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8004316:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8004318:	7bfb      	ldrb	r3, [r7, #15]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d144      	bne.n	80043a8 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d115      	bne.n	8004350 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004324:	4b23      	ldr	r3, [pc, #140]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 8004326:	695a      	ldr	r2, [r3, #20]
 8004328:	4b23      	ldr	r3, [pc, #140]	; (80043b8 <RCCEx_PLLSAI2_Config+0x154>)
 800432a:	4013      	ands	r3, r2
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	6892      	ldr	r2, [r2, #8]
 8004330:	0211      	lsls	r1, r2, #8
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	68d2      	ldr	r2, [r2, #12]
 8004336:	06d2      	lsls	r2, r2, #27
 8004338:	4311      	orrs	r1, r2
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	6852      	ldr	r2, [r2, #4]
 800433e:	3a01      	subs	r2, #1
 8004340:	0112      	lsls	r2, r2, #4
 8004342:	4311      	orrs	r1, r2
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	6812      	ldr	r2, [r2, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	491a      	ldr	r1, [pc, #104]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 800434c:	4313      	orrs	r3, r2
 800434e:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004350:	4b18      	ldr	r3, [pc, #96]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a17      	ldr	r2, [pc, #92]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 8004356:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800435a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800435c:	f7fc fefe 	bl	800115c <HAL_GetTick>
 8004360:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004362:	e00f      	b.n	8004384 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004364:	f7fc fefa 	bl	800115c <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b02      	cmp	r3, #2
 8004370:	d908      	bls.n	8004384 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004372:	4b10      	ldr	r3, [pc, #64]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d109      	bne.n	8004392 <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8004382:	e006      	b.n	8004392 <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004384:	4b0b      	ldr	r3, [pc, #44]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d0e9      	beq.n	8004364 <RCCEx_PLLSAI2_Config+0x100>
 8004390:	e000      	b.n	8004394 <RCCEx_PLLSAI2_Config+0x130>
          break;
 8004392:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d106      	bne.n	80043a8 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 800439a:	4b06      	ldr	r3, [pc, #24]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 800439c:	695a      	ldr	r2, [r3, #20]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	4904      	ldr	r1, [pc, #16]	; (80043b4 <RCCEx_PLLSAI2_Config+0x150>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80043a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40021000 	.word	0x40021000
 80043b8:	07ff800c 	.word	0x07ff800c

080043bc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d066      	beq.n	800449c <HAL_RTC_Init+0xe0>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d106      	bne.n	80043e8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f7fc fc9e 	bl	8000d24 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2202      	movs	r2, #2
 80043ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	f003 0310 	and.w	r3, r3, #16
 80043fa:	2b10      	cmp	r3, #16
 80043fc:	d045      	beq.n	800448a <HAL_RTC_Init+0xce>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80043fe:	4b2a      	ldr	r3, [pc, #168]	; (80044a8 <HAL_RTC_Init+0xec>)
 8004400:	22ca      	movs	r2, #202	; 0xca
 8004402:	625a      	str	r2, [r3, #36]	; 0x24
 8004404:	4b28      	ldr	r3, [pc, #160]	; (80044a8 <HAL_RTC_Init+0xec>)
 8004406:	2253      	movs	r2, #83	; 0x53
 8004408:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 f872 	bl	80044f4 <RTC_EnterInitMode>
 8004410:	4603      	mov	r3, r0
 8004412:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004414:	7bfb      	ldrb	r3, [r7, #15]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d121      	bne.n	800445e <HAL_RTC_Init+0xa2>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800441a:	4b23      	ldr	r3, [pc, #140]	; (80044a8 <HAL_RTC_Init+0xec>)
 800441c:	699b      	ldr	r3, [r3, #24]
 800441e:	4a22      	ldr	r2, [pc, #136]	; (80044a8 <HAL_RTC_Init+0xec>)
 8004420:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8004424:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004428:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800442a:	4b1f      	ldr	r3, [pc, #124]	; (80044a8 <HAL_RTC_Init+0xec>)
 800442c:	699a      	ldr	r2, [r3, #24]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6859      	ldr	r1, [r3, #4]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	4319      	orrs	r1, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	430b      	orrs	r3, r1
 800443e:	491a      	ldr	r1, [pc, #104]	; (80044a8 <HAL_RTC_Init+0xec>)
 8004440:	4313      	orrs	r3, r2
 8004442:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	68da      	ldr	r2, [r3, #12]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	041b      	lsls	r3, r3, #16
 800444e:	4916      	ldr	r1, [pc, #88]	; (80044a8 <HAL_RTC_Init+0xec>)
 8004450:	4313      	orrs	r3, r2
 8004452:	610b      	str	r3, [r1, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f000 f881 	bl	800455c <RTC_ExitInitMode>
 800445a:	4603      	mov	r3, r0
 800445c:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 800445e:	7bfb      	ldrb	r3, [r7, #15]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d10e      	bne.n	8004482 <HAL_RTC_Init+0xc6>
      {
        MODIFY_REG(RTC->CR, \
 8004464:	4b10      	ldr	r3, [pc, #64]	; (80044a8 <HAL_RTC_Init+0xec>)
 8004466:	699b      	ldr	r3, [r3, #24]
 8004468:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a19      	ldr	r1, [r3, #32]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	69db      	ldr	r3, [r3, #28]
 8004474:	4319      	orrs	r1, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	430b      	orrs	r3, r1
 800447c:	490a      	ldr	r1, [pc, #40]	; (80044a8 <HAL_RTC_Init+0xec>)
 800447e:	4313      	orrs	r3, r2
 8004480:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }


    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004482:	4b09      	ldr	r3, [pc, #36]	; (80044a8 <HAL_RTC_Init+0xec>)
 8004484:	22ff      	movs	r2, #255	; 0xff
 8004486:	625a      	str	r2, [r3, #36]	; 0x24
 8004488:	e001      	b.n	800448e <HAL_RTC_Init+0xd2>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800448a:	2300      	movs	r3, #0
 800448c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800448e:	7bfb      	ldrb	r3, [r7, #15]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d103      	bne.n	800449c <HAL_RTC_Init+0xe0>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }

  return status;
 800449c:	7bfb      	ldrb	r3, [r7, #15]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	40002800 	.word	0x40002800

080044ac <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  WRITE_REG(RTC->ICSR, ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK)));
 80044b4:	4b0d      	ldr	r3, [pc, #52]	; (80044ec <HAL_RTC_WaitForSynchro+0x40>)
 80044b6:	4a0e      	ldr	r2, [pc, #56]	; (80044f0 <HAL_RTC_WaitForSynchro+0x44>)
 80044b8:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80044ba:	f7fc fe4f 	bl	800115c <HAL_GetTick>
 80044be:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80044c0:	e009      	b.n	80044d6 <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80044c2:	f7fc fe4b 	bl	800115c <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044d0:	d901      	bls.n	80044d6 <HAL_RTC_WaitForSynchro+0x2a>
    {
      return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e006      	b.n	80044e4 <HAL_RTC_WaitForSynchro+0x38>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80044d6:	4b05      	ldr	r3, [pc, #20]	; (80044ec <HAL_RTC_WaitForSynchro+0x40>)
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	f003 0320 	and.w	r3, r3, #32
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d0ef      	beq.n	80044c2 <HAL_RTC_WaitForSynchro+0x16>
    }
  }

  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	40002800 	.word	0x40002800
 80044f0:	0001005c 	.word	0x0001005c

080044f4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044fc:	2300      	movs	r3, #0
 80044fe:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8004500:	4b15      	ldr	r3, [pc, #84]	; (8004558 <RTC_EnterInitMode+0x64>)
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004508:	2b00      	cmp	r3, #0
 800450a:	d120      	bne.n	800454e <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800450c:	4b12      	ldr	r3, [pc, #72]	; (8004558 <RTC_EnterInitMode+0x64>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	4a11      	ldr	r2, [pc, #68]	; (8004558 <RTC_EnterInitMode+0x64>)
 8004512:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004516:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8004518:	f7fc fe20 	bl	800115c <HAL_GetTick>
 800451c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800451e:	e00d      	b.n	800453c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004520:	f7fc fe1c 	bl	800115c <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800452e:	d905      	bls.n	800453c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2203      	movs	r2, #3
 8004538:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800453c:	4b06      	ldr	r3, [pc, #24]	; (8004558 <RTC_EnterInitMode+0x64>)
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004544:	2b00      	cmp	r3, #0
 8004546:	d102      	bne.n	800454e <RTC_EnterInitMode+0x5a>
 8004548:	7bfb      	ldrb	r3, [r7, #15]
 800454a:	2b03      	cmp	r3, #3
 800454c:	d1e8      	bne.n	8004520 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800454e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004550:	4618      	mov	r0, r3
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	40002800 	.word	0x40002800

0800455c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b084      	sub	sp, #16
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004564:	2300      	movs	r3, #0
 8004566:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004568:	4b1a      	ldr	r3, [pc, #104]	; (80045d4 <RTC_ExitInitMode+0x78>)
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	4a19      	ldr	r2, [pc, #100]	; (80045d4 <RTC_ExitInitMode+0x78>)
 800456e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004572:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004574:	4b17      	ldr	r3, [pc, #92]	; (80045d4 <RTC_ExitInitMode+0x78>)
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	f003 0320 	and.w	r3, r3, #32
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10c      	bne.n	800459a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f7ff ff93 	bl	80044ac <HAL_RTC_WaitForSynchro>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d01e      	beq.n	80045ca <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2203      	movs	r2, #3
 8004590:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	73fb      	strb	r3, [r7, #15]
 8004598:	e017      	b.n	80045ca <RTC_ExitInitMode+0x6e>
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32L552xx STM32L562xx Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800459a:	4b0e      	ldr	r3, [pc, #56]	; (80045d4 <RTC_ExitInitMode+0x78>)
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	4a0d      	ldr	r2, [pc, #52]	; (80045d4 <RTC_ExitInitMode+0x78>)
 80045a0:	f023 0320 	bic.w	r3, r3, #32
 80045a4:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f7ff ff80 	bl	80044ac <HAL_RTC_WaitForSynchro>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d005      	beq.n	80045be <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2203      	movs	r2, #3
 80045b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80045be:	4b05      	ldr	r3, [pc, #20]	; (80045d4 <RTC_ExitInitMode+0x78>)
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	4a04      	ldr	r2, [pc, #16]	; (80045d4 <RTC_ExitInitMode+0x78>)
 80045c4:	f043 0320 	orr.w	r3, r3, #32
 80045c8:	6193      	str	r3, [r2, #24]
  }

  return status;
 80045ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3710      	adds	r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	40002800 	.word	0x40002800

080045d8 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	490f      	ldr	r1, [pc, #60]	; (8004628 <HAL_RTCEx_PrivilegeModeSet+0x50>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	61cb      	str	r3, [r1, #28]

  /* TAMP and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone);
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	490c      	ldr	r1, [pc, #48]	; (800462c <HAL_RTCEx_PrivilegeModeSet+0x54>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	624b      	str	r3, [r1, #36]	; 0x24

  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SMCR,
 80045fe:	4b0b      	ldr	r3, [pc, #44]	; (800462c <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	f003 22ff 	and.w	r2, r3, #4278255360	; 0xff00ff00
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	6919      	ldr	r1, [r3, #16]
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	041b      	lsls	r3, r3, #16
 8004610:	430b      	orrs	r3, r1
 8004612:	4906      	ldr	r1, [pc, #24]	; (800462c <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8004614:	4313      	orrs	r3, r2
 8004616:	620b      	str	r3, [r1, #32]
             (TAMP_SMCR_BKPRWDPROT | TAMP_SMCR_BKPWDPROT),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SMCR_BKPRWDPROT_Pos) | (privilegeState->backupRegisterStartZone3 << TAMP_SMCR_BKPWDPROT_Pos)));

  return HAL_OK;
 8004618:	2300      	movs	r3, #0
}
 800461a:	4618      	mov	r0, r3
 800461c:	370c      	adds	r7, #12
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop
 8004628:	40002800 	.word	0x40002800
 800462c:	40003400 	.word	0x40003400

08004630 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e042      	b.n	80046c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004648:	2b00      	cmp	r3, #0
 800464a:	d106      	bne.n	800465a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f7fc fb05 	bl	8000c64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2224      	movs	r2, #36	; 0x24
 800465e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0201 	bic.w	r2, r2, #1
 8004670:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f82c 	bl	80046d0 <UART_SetConfig>
 8004678:	4603      	mov	r3, r0
 800467a:	2b01      	cmp	r3, #1
 800467c:	d101      	bne.n	8004682 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e022      	b.n	80046c8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004686:	2b00      	cmp	r3, #0
 8004688:	d002      	beq.n	8004690 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 fb20 	bl	8004cd0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	685a      	ldr	r2, [r3, #4]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800469e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689a      	ldr	r2, [r3, #8]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f042 0201 	orr.w	r2, r2, #1
 80046be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 fba7 	bl	8004e14 <UART_CheckIdleState>
 80046c6:	4603      	mov	r3, r0
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3708      	adds	r7, #8
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046d4:	b08c      	sub	sp, #48	; 0x30
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80046da:	2300      	movs	r3, #0
 80046dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	689a      	ldr	r2, [r3, #8]
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	431a      	orrs	r2, r3
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	431a      	orrs	r2, r3
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	69db      	ldr	r3, [r3, #28]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	4baa      	ldr	r3, [pc, #680]	; (80049a8 <UART_SetConfig+0x2d8>)
 8004700:	4013      	ands	r3, r2
 8004702:	697a      	ldr	r2, [r7, #20]
 8004704:	6812      	ldr	r2, [r2, #0]
 8004706:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004708:	430b      	orrs	r3, r1
 800470a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	68da      	ldr	r2, [r3, #12]
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	430a      	orrs	r2, r1
 8004720:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a9f      	ldr	r2, [pc, #636]	; (80049ac <UART_SetConfig+0x2dc>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d004      	beq.n	800473c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	6a1b      	ldr	r3, [r3, #32]
 8004736:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004738:	4313      	orrs	r3, r2
 800473a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004746:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800474a:	697a      	ldr	r2, [r7, #20]
 800474c:	6812      	ldr	r2, [r2, #0]
 800474e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004750:	430b      	orrs	r3, r1
 8004752:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475a:	f023 010f 	bic.w	r1, r3, #15
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	430a      	orrs	r2, r1
 8004768:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a90      	ldr	r2, [pc, #576]	; (80049b0 <UART_SetConfig+0x2e0>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d125      	bne.n	80047c0 <UART_SetConfig+0xf0>
 8004774:	4b8f      	ldr	r3, [pc, #572]	; (80049b4 <UART_SetConfig+0x2e4>)
 8004776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800477a:	f003 0303 	and.w	r3, r3, #3
 800477e:	2b03      	cmp	r3, #3
 8004780:	d81a      	bhi.n	80047b8 <UART_SetConfig+0xe8>
 8004782:	a201      	add	r2, pc, #4	; (adr r2, 8004788 <UART_SetConfig+0xb8>)
 8004784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004788:	08004799 	.word	0x08004799
 800478c:	080047a9 	.word	0x080047a9
 8004790:	080047a1 	.word	0x080047a1
 8004794:	080047b1 	.word	0x080047b1
 8004798:	2301      	movs	r3, #1
 800479a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800479e:	e116      	b.n	80049ce <UART_SetConfig+0x2fe>
 80047a0:	2302      	movs	r3, #2
 80047a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047a6:	e112      	b.n	80049ce <UART_SetConfig+0x2fe>
 80047a8:	2304      	movs	r3, #4
 80047aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047ae:	e10e      	b.n	80049ce <UART_SetConfig+0x2fe>
 80047b0:	2308      	movs	r3, #8
 80047b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047b6:	e10a      	b.n	80049ce <UART_SetConfig+0x2fe>
 80047b8:	2310      	movs	r3, #16
 80047ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047be:	e106      	b.n	80049ce <UART_SetConfig+0x2fe>
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a7c      	ldr	r2, [pc, #496]	; (80049b8 <UART_SetConfig+0x2e8>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d138      	bne.n	800483c <UART_SetConfig+0x16c>
 80047ca:	4b7a      	ldr	r3, [pc, #488]	; (80049b4 <UART_SetConfig+0x2e4>)
 80047cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d0:	f003 030c 	and.w	r3, r3, #12
 80047d4:	2b0c      	cmp	r3, #12
 80047d6:	d82d      	bhi.n	8004834 <UART_SetConfig+0x164>
 80047d8:	a201      	add	r2, pc, #4	; (adr r2, 80047e0 <UART_SetConfig+0x110>)
 80047da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047de:	bf00      	nop
 80047e0:	08004815 	.word	0x08004815
 80047e4:	08004835 	.word	0x08004835
 80047e8:	08004835 	.word	0x08004835
 80047ec:	08004835 	.word	0x08004835
 80047f0:	08004825 	.word	0x08004825
 80047f4:	08004835 	.word	0x08004835
 80047f8:	08004835 	.word	0x08004835
 80047fc:	08004835 	.word	0x08004835
 8004800:	0800481d 	.word	0x0800481d
 8004804:	08004835 	.word	0x08004835
 8004808:	08004835 	.word	0x08004835
 800480c:	08004835 	.word	0x08004835
 8004810:	0800482d 	.word	0x0800482d
 8004814:	2300      	movs	r3, #0
 8004816:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800481a:	e0d8      	b.n	80049ce <UART_SetConfig+0x2fe>
 800481c:	2302      	movs	r3, #2
 800481e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004822:	e0d4      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004824:	2304      	movs	r3, #4
 8004826:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800482a:	e0d0      	b.n	80049ce <UART_SetConfig+0x2fe>
 800482c:	2308      	movs	r3, #8
 800482e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004832:	e0cc      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004834:	2310      	movs	r3, #16
 8004836:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800483a:	e0c8      	b.n	80049ce <UART_SetConfig+0x2fe>
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a5e      	ldr	r2, [pc, #376]	; (80049bc <UART_SetConfig+0x2ec>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d125      	bne.n	8004892 <UART_SetConfig+0x1c2>
 8004846:	4b5b      	ldr	r3, [pc, #364]	; (80049b4 <UART_SetConfig+0x2e4>)
 8004848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800484c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004850:	2b30      	cmp	r3, #48	; 0x30
 8004852:	d016      	beq.n	8004882 <UART_SetConfig+0x1b2>
 8004854:	2b30      	cmp	r3, #48	; 0x30
 8004856:	d818      	bhi.n	800488a <UART_SetConfig+0x1ba>
 8004858:	2b20      	cmp	r3, #32
 800485a:	d00a      	beq.n	8004872 <UART_SetConfig+0x1a2>
 800485c:	2b20      	cmp	r3, #32
 800485e:	d814      	bhi.n	800488a <UART_SetConfig+0x1ba>
 8004860:	2b00      	cmp	r3, #0
 8004862:	d002      	beq.n	800486a <UART_SetConfig+0x19a>
 8004864:	2b10      	cmp	r3, #16
 8004866:	d008      	beq.n	800487a <UART_SetConfig+0x1aa>
 8004868:	e00f      	b.n	800488a <UART_SetConfig+0x1ba>
 800486a:	2300      	movs	r3, #0
 800486c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004870:	e0ad      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004872:	2302      	movs	r3, #2
 8004874:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004878:	e0a9      	b.n	80049ce <UART_SetConfig+0x2fe>
 800487a:	2304      	movs	r3, #4
 800487c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004880:	e0a5      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004882:	2308      	movs	r3, #8
 8004884:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004888:	e0a1      	b.n	80049ce <UART_SetConfig+0x2fe>
 800488a:	2310      	movs	r3, #16
 800488c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004890:	e09d      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a4a      	ldr	r2, [pc, #296]	; (80049c0 <UART_SetConfig+0x2f0>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d125      	bne.n	80048e8 <UART_SetConfig+0x218>
 800489c:	4b45      	ldr	r3, [pc, #276]	; (80049b4 <UART_SetConfig+0x2e4>)
 800489e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80048a6:	2bc0      	cmp	r3, #192	; 0xc0
 80048a8:	d016      	beq.n	80048d8 <UART_SetConfig+0x208>
 80048aa:	2bc0      	cmp	r3, #192	; 0xc0
 80048ac:	d818      	bhi.n	80048e0 <UART_SetConfig+0x210>
 80048ae:	2b80      	cmp	r3, #128	; 0x80
 80048b0:	d00a      	beq.n	80048c8 <UART_SetConfig+0x1f8>
 80048b2:	2b80      	cmp	r3, #128	; 0x80
 80048b4:	d814      	bhi.n	80048e0 <UART_SetConfig+0x210>
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d002      	beq.n	80048c0 <UART_SetConfig+0x1f0>
 80048ba:	2b40      	cmp	r3, #64	; 0x40
 80048bc:	d008      	beq.n	80048d0 <UART_SetConfig+0x200>
 80048be:	e00f      	b.n	80048e0 <UART_SetConfig+0x210>
 80048c0:	2300      	movs	r3, #0
 80048c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048c6:	e082      	b.n	80049ce <UART_SetConfig+0x2fe>
 80048c8:	2302      	movs	r3, #2
 80048ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048ce:	e07e      	b.n	80049ce <UART_SetConfig+0x2fe>
 80048d0:	2304      	movs	r3, #4
 80048d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048d6:	e07a      	b.n	80049ce <UART_SetConfig+0x2fe>
 80048d8:	2308      	movs	r3, #8
 80048da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048de:	e076      	b.n	80049ce <UART_SetConfig+0x2fe>
 80048e0:	2310      	movs	r3, #16
 80048e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048e6:	e072      	b.n	80049ce <UART_SetConfig+0x2fe>
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a35      	ldr	r2, [pc, #212]	; (80049c4 <UART_SetConfig+0x2f4>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d12a      	bne.n	8004948 <UART_SetConfig+0x278>
 80048f2:	4b30      	ldr	r3, [pc, #192]	; (80049b4 <UART_SetConfig+0x2e4>)
 80048f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004900:	d01a      	beq.n	8004938 <UART_SetConfig+0x268>
 8004902:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004906:	d81b      	bhi.n	8004940 <UART_SetConfig+0x270>
 8004908:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800490c:	d00c      	beq.n	8004928 <UART_SetConfig+0x258>
 800490e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004912:	d815      	bhi.n	8004940 <UART_SetConfig+0x270>
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <UART_SetConfig+0x250>
 8004918:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800491c:	d008      	beq.n	8004930 <UART_SetConfig+0x260>
 800491e:	e00f      	b.n	8004940 <UART_SetConfig+0x270>
 8004920:	2300      	movs	r3, #0
 8004922:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004926:	e052      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004928:	2302      	movs	r3, #2
 800492a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800492e:	e04e      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004930:	2304      	movs	r3, #4
 8004932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004936:	e04a      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004938:	2308      	movs	r3, #8
 800493a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800493e:	e046      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004940:	2310      	movs	r3, #16
 8004942:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004946:	e042      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a17      	ldr	r2, [pc, #92]	; (80049ac <UART_SetConfig+0x2dc>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d13a      	bne.n	80049c8 <UART_SetConfig+0x2f8>
 8004952:	4b18      	ldr	r3, [pc, #96]	; (80049b4 <UART_SetConfig+0x2e4>)
 8004954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004958:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800495c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004960:	d01a      	beq.n	8004998 <UART_SetConfig+0x2c8>
 8004962:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004966:	d81b      	bhi.n	80049a0 <UART_SetConfig+0x2d0>
 8004968:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800496c:	d00c      	beq.n	8004988 <UART_SetConfig+0x2b8>
 800496e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004972:	d815      	bhi.n	80049a0 <UART_SetConfig+0x2d0>
 8004974:	2b00      	cmp	r3, #0
 8004976:	d003      	beq.n	8004980 <UART_SetConfig+0x2b0>
 8004978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800497c:	d008      	beq.n	8004990 <UART_SetConfig+0x2c0>
 800497e:	e00f      	b.n	80049a0 <UART_SetConfig+0x2d0>
 8004980:	2300      	movs	r3, #0
 8004982:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004986:	e022      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004988:	2302      	movs	r3, #2
 800498a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800498e:	e01e      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004990:	2304      	movs	r3, #4
 8004992:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004996:	e01a      	b.n	80049ce <UART_SetConfig+0x2fe>
 8004998:	2308      	movs	r3, #8
 800499a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800499e:	e016      	b.n	80049ce <UART_SetConfig+0x2fe>
 80049a0:	2310      	movs	r3, #16
 80049a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049a6:	e012      	b.n	80049ce <UART_SetConfig+0x2fe>
 80049a8:	cfff69f3 	.word	0xcfff69f3
 80049ac:	40008000 	.word	0x40008000
 80049b0:	40013800 	.word	0x40013800
 80049b4:	40021000 	.word	0x40021000
 80049b8:	40004400 	.word	0x40004400
 80049bc:	40004800 	.word	0x40004800
 80049c0:	40004c00 	.word	0x40004c00
 80049c4:	40005000 	.word	0x40005000
 80049c8:	2310      	movs	r3, #16
 80049ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4ab0      	ldr	r2, [pc, #704]	; (8004c94 <UART_SetConfig+0x5c4>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	f040 809b 	bne.w	8004b10 <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80049da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80049de:	2b08      	cmp	r3, #8
 80049e0:	d827      	bhi.n	8004a32 <UART_SetConfig+0x362>
 80049e2:	a201      	add	r2, pc, #4	; (adr r2, 80049e8 <UART_SetConfig+0x318>)
 80049e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e8:	08004a0d 	.word	0x08004a0d
 80049ec:	08004a15 	.word	0x08004a15
 80049f0:	08004a1d 	.word	0x08004a1d
 80049f4:	08004a33 	.word	0x08004a33
 80049f8:	08004a23 	.word	0x08004a23
 80049fc:	08004a33 	.word	0x08004a33
 8004a00:	08004a33 	.word	0x08004a33
 8004a04:	08004a33 	.word	0x08004a33
 8004a08:	08004a2b 	.word	0x08004a2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a0c:	f7fe fec6 	bl	800379c <HAL_RCC_GetPCLK1Freq>
 8004a10:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a12:	e014      	b.n	8004a3e <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a14:	f7fe fed6 	bl	80037c4 <HAL_RCC_GetPCLK2Freq>
 8004a18:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a1a:	e010      	b.n	8004a3e <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a1c:	4b9e      	ldr	r3, [pc, #632]	; (8004c98 <UART_SetConfig+0x5c8>)
 8004a1e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a20:	e00d      	b.n	8004a3e <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a22:	f7fe fe09 	bl	8003638 <HAL_RCC_GetSysClockFreq>
 8004a26:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a28:	e009      	b.n	8004a3e <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a2e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a30:	e005      	b.n	8004a3e <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 8004a32:	2300      	movs	r3, #0
 8004a34:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004a3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f000 8130 	beq.w	8004ca6 <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	4a94      	ldr	r2, [pc, #592]	; (8004c9c <UART_SetConfig+0x5cc>)
 8004a4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a50:	461a      	mov	r2, r3
 8004a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a54:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a58:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	685a      	ldr	r2, [r3, #4]
 8004a5e:	4613      	mov	r3, r2
 8004a60:	005b      	lsls	r3, r3, #1
 8004a62:	4413      	add	r3, r2
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d305      	bcc.n	8004a76 <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a70:	69ba      	ldr	r2, [r7, #24]
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d903      	bls.n	8004a7e <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004a7c:	e113      	b.n	8004ca6 <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a80:	2200      	movs	r2, #0
 8004a82:	60bb      	str	r3, [r7, #8]
 8004a84:	60fa      	str	r2, [r7, #12]
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8a:	4a84      	ldr	r2, [pc, #528]	; (8004c9c <UART_SetConfig+0x5cc>)
 8004a8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	2200      	movs	r2, #0
 8004a94:	603b      	str	r3, [r7, #0]
 8004a96:	607a      	str	r2, [r7, #4]
 8004a98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a9c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004aa0:	f7fb fbc8 	bl	8000234 <__aeabi_uldivmod>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	4610      	mov	r0, r2
 8004aaa:	4619      	mov	r1, r3
 8004aac:	f04f 0200 	mov.w	r2, #0
 8004ab0:	f04f 0300 	mov.w	r3, #0
 8004ab4:	020b      	lsls	r3, r1, #8
 8004ab6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004aba:	0202      	lsls	r2, r0, #8
 8004abc:	6979      	ldr	r1, [r7, #20]
 8004abe:	6849      	ldr	r1, [r1, #4]
 8004ac0:	0849      	lsrs	r1, r1, #1
 8004ac2:	2000      	movs	r0, #0
 8004ac4:	460c      	mov	r4, r1
 8004ac6:	4605      	mov	r5, r0
 8004ac8:	eb12 0804 	adds.w	r8, r2, r4
 8004acc:	eb43 0905 	adc.w	r9, r3, r5
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	469a      	mov	sl, r3
 8004ad8:	4693      	mov	fp, r2
 8004ada:	4652      	mov	r2, sl
 8004adc:	465b      	mov	r3, fp
 8004ade:	4640      	mov	r0, r8
 8004ae0:	4649      	mov	r1, r9
 8004ae2:	f7fb fba7 	bl	8000234 <__aeabi_uldivmod>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	460b      	mov	r3, r1
 8004aea:	4613      	mov	r3, r2
 8004aec:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004aee:	6a3b      	ldr	r3, [r7, #32]
 8004af0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004af4:	d308      	bcc.n	8004b08 <UART_SetConfig+0x438>
 8004af6:	6a3b      	ldr	r3, [r7, #32]
 8004af8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004afc:	d204      	bcs.n	8004b08 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	6a3a      	ldr	r2, [r7, #32]
 8004b04:	60da      	str	r2, [r3, #12]
 8004b06:	e0ce      	b.n	8004ca6 <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004b0e:	e0ca      	b.n	8004ca6 <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	69db      	ldr	r3, [r3, #28]
 8004b14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b18:	d166      	bne.n	8004be8 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 8004b1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b1e:	2b08      	cmp	r3, #8
 8004b20:	d827      	bhi.n	8004b72 <UART_SetConfig+0x4a2>
 8004b22:	a201      	add	r2, pc, #4	; (adr r2, 8004b28 <UART_SetConfig+0x458>)
 8004b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b28:	08004b4d 	.word	0x08004b4d
 8004b2c:	08004b55 	.word	0x08004b55
 8004b30:	08004b5d 	.word	0x08004b5d
 8004b34:	08004b73 	.word	0x08004b73
 8004b38:	08004b63 	.word	0x08004b63
 8004b3c:	08004b73 	.word	0x08004b73
 8004b40:	08004b73 	.word	0x08004b73
 8004b44:	08004b73 	.word	0x08004b73
 8004b48:	08004b6b 	.word	0x08004b6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b4c:	f7fe fe26 	bl	800379c <HAL_RCC_GetPCLK1Freq>
 8004b50:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b52:	e014      	b.n	8004b7e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b54:	f7fe fe36 	bl	80037c4 <HAL_RCC_GetPCLK2Freq>
 8004b58:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b5a:	e010      	b.n	8004b7e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b5c:	4b4e      	ldr	r3, [pc, #312]	; (8004c98 <UART_SetConfig+0x5c8>)
 8004b5e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b60:	e00d      	b.n	8004b7e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b62:	f7fe fd69 	bl	8003638 <HAL_RCC_GetSysClockFreq>
 8004b66:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b68:	e009      	b.n	8004b7e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b6e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b70:	e005      	b.n	8004b7e <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 8004b72:	2300      	movs	r3, #0
 8004b74:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004b7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f000 8090 	beq.w	8004ca6 <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8a:	4a44      	ldr	r2, [pc, #272]	; (8004c9c <UART_SetConfig+0x5cc>)
 8004b8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b90:	461a      	mov	r2, r3
 8004b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b94:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b98:	005a      	lsls	r2, r3, #1
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	085b      	lsrs	r3, r3, #1
 8004ba0:	441a      	add	r2, r3
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004baa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bac:	6a3b      	ldr	r3, [r7, #32]
 8004bae:	2b0f      	cmp	r3, #15
 8004bb0:	d916      	bls.n	8004be0 <UART_SetConfig+0x510>
 8004bb2:	6a3b      	ldr	r3, [r7, #32]
 8004bb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bb8:	d212      	bcs.n	8004be0 <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004bba:	6a3b      	ldr	r3, [r7, #32]
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	f023 030f 	bic.w	r3, r3, #15
 8004bc2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bc4:	6a3b      	ldr	r3, [r7, #32]
 8004bc6:	085b      	lsrs	r3, r3, #1
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	f003 0307 	and.w	r3, r3, #7
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	8bfb      	ldrh	r3, [r7, #30]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	8bfa      	ldrh	r2, [r7, #30]
 8004bdc:	60da      	str	r2, [r3, #12]
 8004bde:	e062      	b.n	8004ca6 <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004be6:	e05e      	b.n	8004ca6 <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004be8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004bec:	2b08      	cmp	r3, #8
 8004bee:	d828      	bhi.n	8004c42 <UART_SetConfig+0x572>
 8004bf0:	a201      	add	r2, pc, #4	; (adr r2, 8004bf8 <UART_SetConfig+0x528>)
 8004bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf6:	bf00      	nop
 8004bf8:	08004c1d 	.word	0x08004c1d
 8004bfc:	08004c25 	.word	0x08004c25
 8004c00:	08004c2d 	.word	0x08004c2d
 8004c04:	08004c43 	.word	0x08004c43
 8004c08:	08004c33 	.word	0x08004c33
 8004c0c:	08004c43 	.word	0x08004c43
 8004c10:	08004c43 	.word	0x08004c43
 8004c14:	08004c43 	.word	0x08004c43
 8004c18:	08004c3b 	.word	0x08004c3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c1c:	f7fe fdbe 	bl	800379c <HAL_RCC_GetPCLK1Freq>
 8004c20:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c22:	e014      	b.n	8004c4e <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c24:	f7fe fdce 	bl	80037c4 <HAL_RCC_GetPCLK2Freq>
 8004c28:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c2a:	e010      	b.n	8004c4e <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c2c:	4b1a      	ldr	r3, [pc, #104]	; (8004c98 <UART_SetConfig+0x5c8>)
 8004c2e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004c30:	e00d      	b.n	8004c4e <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c32:	f7fe fd01 	bl	8003638 <HAL_RCC_GetSysClockFreq>
 8004c36:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c38:	e009      	b.n	8004c4e <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c3e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004c40:	e005      	b.n	8004c4e <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 8004c42:	2300      	movs	r3, #0
 8004c44:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004c4c:	bf00      	nop
    }

    if (pclk != 0U)
 8004c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d028      	beq.n	8004ca6 <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c58:	4a10      	ldr	r2, [pc, #64]	; (8004c9c <UART_SetConfig+0x5cc>)
 8004c5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c62:	fbb3 f2f2 	udiv	r2, r3, r2
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	085b      	lsrs	r3, r3, #1
 8004c6c:	441a      	add	r2, r3
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c76:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c78:	6a3b      	ldr	r3, [r7, #32]
 8004c7a:	2b0f      	cmp	r3, #15
 8004c7c:	d910      	bls.n	8004ca0 <UART_SetConfig+0x5d0>
 8004c7e:	6a3b      	ldr	r3, [r7, #32]
 8004c80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c84:	d20c      	bcs.n	8004ca0 <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c86:	6a3b      	ldr	r3, [r7, #32]
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	60da      	str	r2, [r3, #12]
 8004c90:	e009      	b.n	8004ca6 <UART_SetConfig+0x5d6>
 8004c92:	bf00      	nop
 8004c94:	40008000 	.word	0x40008000
 8004c98:	00f42400 	.word	0x00f42400
 8004c9c:	080057b8 	.word	0x080057b8
      }
      else
      {
        ret = HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004cc2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3730      	adds	r7, #48	; 0x30
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004cd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cdc:	f003 0301 	and.w	r3, r3, #1
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d00a      	beq.n	8004cfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00a      	beq.n	8004d1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d20:	f003 0304 	and.w	r3, r3, #4
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d00a      	beq.n	8004d3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	430a      	orrs	r2, r1
 8004d3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d42:	f003 0308 	and.w	r3, r3, #8
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00a      	beq.n	8004d60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d64:	f003 0310 	and.w	r3, r3, #16
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00a      	beq.n	8004d82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d86:	f003 0320 	and.w	r3, r3, #32
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00a      	beq.n	8004da4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	430a      	orrs	r2, r1
 8004da2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d01a      	beq.n	8004de6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dce:	d10a      	bne.n	8004de6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	430a      	orrs	r2, r1
 8004de4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00a      	beq.n	8004e08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	430a      	orrs	r2, r1
 8004e06:	605a      	str	r2, [r3, #4]
  }
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b098      	sub	sp, #96	; 0x60
 8004e18:	af02      	add	r7, sp, #8
 8004e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e24:	f7fc f99a 	bl	800115c <HAL_GetTick>
 8004e28:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0308 	and.w	r3, r3, #8
 8004e34:	2b08      	cmp	r3, #8
 8004e36:	d12f      	bne.n	8004e98 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e38:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e3c:	9300      	str	r3, [sp, #0]
 8004e3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e40:	2200      	movs	r2, #0
 8004e42:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f000 f88e 	bl	8004f68 <UART_WaitOnFlagUntilTimeout>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d022      	beq.n	8004e98 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e5a:	e853 3f00 	ldrex	r3, [r3]
 8004e5e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e66:	653b      	str	r3, [r7, #80]	; 0x50
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e70:	647b      	str	r3, [r7, #68]	; 0x44
 8004e72:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e74:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004e76:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e78:	e841 2300 	strex	r3, r2, [r1]
 8004e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d1e6      	bne.n	8004e52 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2220      	movs	r2, #32
 8004e88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e063      	b.n	8004f60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0304 	and.w	r3, r3, #4
 8004ea2:	2b04      	cmp	r3, #4
 8004ea4:	d149      	bne.n	8004f3a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ea6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004eaa:	9300      	str	r3, [sp, #0]
 8004eac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 f857 	bl	8004f68 <UART_WaitOnFlagUntilTimeout>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d03c      	beq.n	8004f3a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	e853 3f00 	ldrex	r3, [r3]
 8004ecc:	623b      	str	r3, [r7, #32]
   return(result);
 8004ece:	6a3b      	ldr	r3, [r7, #32]
 8004ed0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ed4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	461a      	mov	r2, r3
 8004edc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ede:	633b      	str	r3, [r7, #48]	; 0x30
 8004ee0:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ee4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ee6:	e841 2300 	strex	r3, r2, [r1]
 8004eea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d1e6      	bne.n	8004ec0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	3308      	adds	r3, #8
 8004ef8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	e853 3f00 	ldrex	r3, [r3]
 8004f00:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f023 0301 	bic.w	r3, r3, #1
 8004f08:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	3308      	adds	r3, #8
 8004f10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f12:	61fa      	str	r2, [r7, #28]
 8004f14:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f16:	69b9      	ldr	r1, [r7, #24]
 8004f18:	69fa      	ldr	r2, [r7, #28]
 8004f1a:	e841 2300 	strex	r3, r2, [r1]
 8004f1e:	617b      	str	r3, [r7, #20]
   return(result);
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1e5      	bne.n	8004ef2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2220      	movs	r2, #32
 8004f2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e012      	b.n	8004f60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2220      	movs	r2, #32
 8004f3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2220      	movs	r2, #32
 8004f46:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3758      	adds	r7, #88	; 0x58
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	603b      	str	r3, [r7, #0]
 8004f74:	4613      	mov	r3, r2
 8004f76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f78:	e049      	b.n	800500e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f80:	d045      	beq.n	800500e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f82:	f7fc f8eb 	bl	800115c <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d302      	bcc.n	8004f98 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e048      	b.n	800502e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0304 	and.w	r3, r3, #4
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d031      	beq.n	800500e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	69db      	ldr	r3, [r3, #28]
 8004fb0:	f003 0308 	and.w	r3, r3, #8
 8004fb4:	2b08      	cmp	r3, #8
 8004fb6:	d110      	bne.n	8004fda <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2208      	movs	r2, #8
 8004fbe:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f000 f838 	bl	8005036 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2208      	movs	r2, #8
 8004fca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e029      	b.n	800502e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	69db      	ldr	r3, [r3, #28]
 8004fe0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fe4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fe8:	d111      	bne.n	800500e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ff2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 f81e 	bl	8005036 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e00f      	b.n	800502e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	69da      	ldr	r2, [r3, #28]
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	4013      	ands	r3, r2
 8005018:	68ba      	ldr	r2, [r7, #8]
 800501a:	429a      	cmp	r2, r3
 800501c:	bf0c      	ite	eq
 800501e:	2301      	moveq	r3, #1
 8005020:	2300      	movne	r3, #0
 8005022:	b2db      	uxtb	r3, r3
 8005024:	461a      	mov	r2, r3
 8005026:	79fb      	ldrb	r3, [r7, #7]
 8005028:	429a      	cmp	r2, r3
 800502a:	d0a6      	beq.n	8004f7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800502c:	2300      	movs	r3, #0
}
 800502e:	4618      	mov	r0, r3
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}

08005036 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005036:	b480      	push	{r7}
 8005038:	b095      	sub	sp, #84	; 0x54
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005046:	e853 3f00 	ldrex	r3, [r3]
 800504a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800504c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800504e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005052:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	461a      	mov	r2, r3
 800505a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800505c:	643b      	str	r3, [r7, #64]	; 0x40
 800505e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005060:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005062:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005064:	e841 2300 	strex	r3, r2, [r1]
 8005068:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800506a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1e6      	bne.n	800503e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	3308      	adds	r3, #8
 8005076:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005078:	6a3b      	ldr	r3, [r7, #32]
 800507a:	e853 3f00 	ldrex	r3, [r3]
 800507e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005086:	f023 0301 	bic.w	r3, r3, #1
 800508a:	64bb      	str	r3, [r7, #72]	; 0x48
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	3308      	adds	r3, #8
 8005092:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005094:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005096:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005098:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800509a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800509c:	e841 2300 	strex	r3, r2, [r1]
 80050a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80050a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1e3      	bne.n	8005070 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d118      	bne.n	80050e2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	e853 3f00 	ldrex	r3, [r3]
 80050bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	f023 0310 	bic.w	r3, r3, #16
 80050c4:	647b      	str	r3, [r7, #68]	; 0x44
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	461a      	mov	r2, r3
 80050cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050ce:	61bb      	str	r3, [r7, #24]
 80050d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d2:	6979      	ldr	r1, [r7, #20]
 80050d4:	69ba      	ldr	r2, [r7, #24]
 80050d6:	e841 2300 	strex	r3, r2, [r1]
 80050da:	613b      	str	r3, [r7, #16]
   return(result);
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1e6      	bne.n	80050b0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2220      	movs	r2, #32
 80050e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	675a      	str	r2, [r3, #116]	; 0x74
}
 80050f6:	bf00      	nop
 80050f8:	3754      	adds	r7, #84	; 0x54
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr

08005102 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005102:	b480      	push	{r7}
 8005104:	b085      	sub	sp, #20
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005110:	2b01      	cmp	r3, #1
 8005112:	d101      	bne.n	8005118 <HAL_UARTEx_DisableFifoMode+0x16>
 8005114:	2302      	movs	r3, #2
 8005116:	e027      	b.n	8005168 <HAL_UARTEx_DisableFifoMode+0x66>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2224      	movs	r2, #36	; 0x24
 8005124:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f022 0201 	bic.w	r2, r2, #1
 800513e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005146:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68fa      	ldr	r2, [r7, #12]
 8005154:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2220      	movs	r2, #32
 800515a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	4618      	mov	r0, r3
 800516a:	3714      	adds	r7, #20
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005184:	2b01      	cmp	r3, #1
 8005186:	d101      	bne.n	800518c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005188:	2302      	movs	r3, #2
 800518a:	e02d      	b.n	80051e8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2224      	movs	r2, #36	; 0x24
 8005198:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f022 0201 	bic.w	r2, r2, #1
 80051b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	430a      	orrs	r2, r1
 80051c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 f84f 	bl	800526c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2220      	movs	r2, #32
 80051da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005200:	2b01      	cmp	r3, #1
 8005202:	d101      	bne.n	8005208 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005204:	2302      	movs	r3, #2
 8005206:	e02d      	b.n	8005264 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2224      	movs	r2, #36	; 0x24
 8005214:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f022 0201 	bic.w	r2, r2, #1
 800522e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	683a      	ldr	r2, [r7, #0]
 8005240:	430a      	orrs	r2, r1
 8005242:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f811 	bl	800526c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2220      	movs	r2, #32
 8005256:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3710      	adds	r7, #16
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800526c:	b480      	push	{r7}
 800526e:	b085      	sub	sp, #20
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005278:	2b00      	cmp	r3, #0
 800527a:	d108      	bne.n	800528e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800528c:	e031      	b.n	80052f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800528e:	2308      	movs	r3, #8
 8005290:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005292:	2308      	movs	r3, #8
 8005294:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	0e5b      	lsrs	r3, r3, #25
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	f003 0307 	and.w	r3, r3, #7
 80052a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	0f5b      	lsrs	r3, r3, #29
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	f003 0307 	and.w	r3, r3, #7
 80052b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80052b6:	7bbb      	ldrb	r3, [r7, #14]
 80052b8:	7b3a      	ldrb	r2, [r7, #12]
 80052ba:	4911      	ldr	r1, [pc, #68]	; (8005300 <UARTEx_SetNbDataToProcess+0x94>)
 80052bc:	5c8a      	ldrb	r2, [r1, r2]
 80052be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80052c2:	7b3a      	ldrb	r2, [r7, #12]
 80052c4:	490f      	ldr	r1, [pc, #60]	; (8005304 <UARTEx_SetNbDataToProcess+0x98>)
 80052c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80052c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80052d4:	7bfb      	ldrb	r3, [r7, #15]
 80052d6:	7b7a      	ldrb	r2, [r7, #13]
 80052d8:	4909      	ldr	r1, [pc, #36]	; (8005300 <UARTEx_SetNbDataToProcess+0x94>)
 80052da:	5c8a      	ldrb	r2, [r1, r2]
 80052dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80052e0:	7b7a      	ldrb	r2, [r7, #13]
 80052e2:	4908      	ldr	r1, [pc, #32]	; (8005304 <UARTEx_SetNbDataToProcess+0x98>)
 80052e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80052e6:	fb93 f3f2 	sdiv	r3, r3, r2
 80052ea:	b29a      	uxth	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80052f2:	bf00      	nop
 80052f4:	3714      	adds	r7, #20
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	080057d0 	.word	0x080057d0
 8005304:	080057d8 	.word	0x080057d8

08005308 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8005308:	b480      	push	{r7}
 800530a:	b08b      	sub	sp, #44	; 0x2c
 800530c:	af00      	add	r7, sp, #0
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	fa93 f3a3 	rbit	r3, r3
 8005322:	613b      	str	r3, [r7, #16]
  return result;
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005328:	69bb      	ldr	r3, [r7, #24]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d101      	bne.n	8005332 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800532e:	2320      	movs	r3, #32
 8005330:	e003      	b.n	800533a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	fab3 f383 	clz	r3, r3
 8005338:	b2db      	uxtb	r3, r3
 800533a:	005b      	lsls	r3, r3, #1
 800533c:	2103      	movs	r1, #3
 800533e:	fa01 f303 	lsl.w	r3, r1, r3
 8005342:	43db      	mvns	r3, r3
 8005344:	401a      	ands	r2, r3
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800534a:	6a3b      	ldr	r3, [r7, #32]
 800534c:	fa93 f3a3 	rbit	r3, r3
 8005350:	61fb      	str	r3, [r7, #28]
  return result;
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800535c:	2320      	movs	r3, #32
 800535e:	e003      	b.n	8005368 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8005360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005362:	fab3 f383 	clz	r3, r3
 8005366:	b2db      	uxtb	r3, r3
 8005368:	005b      	lsls	r3, r3, #1
 800536a:	6879      	ldr	r1, [r7, #4]
 800536c:	fa01 f303 	lsl.w	r3, r1, r3
 8005370:	431a      	orrs	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	601a      	str	r2, [r3, #0]
}
 8005376:	bf00      	nop
 8005378:	372c      	adds	r7, #44	; 0x2c
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8005382:	b480      	push	{r7}
 8005384:	b085      	sub	sp, #20
 8005386:	af00      	add	r7, sp, #0
 8005388:	60f8      	str	r0, [r7, #12]
 800538a:	60b9      	str	r1, [r7, #8]
 800538c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	685a      	ldr	r2, [r3, #4]
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	43db      	mvns	r3, r3
 8005396:	401a      	ands	r2, r3
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	6879      	ldr	r1, [r7, #4]
 800539c:	fb01 f303 	mul.w	r3, r1, r3
 80053a0:	431a      	orrs	r2, r3
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	605a      	str	r2, [r3, #4]
}
 80053a6:	bf00      	nop
 80053a8:	3714      	adds	r7, #20
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr

080053b2 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80053b2:	b480      	push	{r7}
 80053b4:	b08b      	sub	sp, #44	; 0x2c
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	60f8      	str	r0, [r7, #12]
 80053ba:	60b9      	str	r1, [r7, #8]
 80053bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	689a      	ldr	r2, [r3, #8]
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	fa93 f3a3 	rbit	r3, r3
 80053cc:	613b      	str	r3, [r7, #16]
  return result;
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d101      	bne.n	80053dc <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80053d8:	2320      	movs	r3, #32
 80053da:	e003      	b.n	80053e4 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80053dc:	69bb      	ldr	r3, [r7, #24]
 80053de:	fab3 f383 	clz	r3, r3
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	005b      	lsls	r3, r3, #1
 80053e6:	2103      	movs	r1, #3
 80053e8:	fa01 f303 	lsl.w	r3, r1, r3
 80053ec:	43db      	mvns	r3, r3
 80053ee:	401a      	ands	r2, r3
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	fa93 f3a3 	rbit	r3, r3
 80053fa:	61fb      	str	r3, [r7, #28]
  return result;
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005402:	2b00      	cmp	r3, #0
 8005404:	d101      	bne.n	800540a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8005406:	2320      	movs	r3, #32
 8005408:	e003      	b.n	8005412 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800540a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540c:	fab3 f383 	clz	r3, r3
 8005410:	b2db      	uxtb	r3, r3
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	6879      	ldr	r1, [r7, #4]
 8005416:	fa01 f303 	lsl.w	r3, r1, r3
 800541a:	431a      	orrs	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8005420:	bf00      	nop
 8005422:	372c      	adds	r7, #44	; 0x2c
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800542c:	b480      	push	{r7}
 800542e:	b08b      	sub	sp, #44	; 0x2c
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	68da      	ldr	r2, [r3, #12]
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	fa93 f3a3 	rbit	r3, r3
 8005446:	613b      	str	r3, [r7, #16]
  return result;
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d101      	bne.n	8005456 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8005452:	2320      	movs	r3, #32
 8005454:	e003      	b.n	800545e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	fab3 f383 	clz	r3, r3
 800545c:	b2db      	uxtb	r3, r3
 800545e:	005b      	lsls	r3, r3, #1
 8005460:	2103      	movs	r1, #3
 8005462:	fa01 f303 	lsl.w	r3, r1, r3
 8005466:	43db      	mvns	r3, r3
 8005468:	401a      	ands	r2, r3
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800546e:	6a3b      	ldr	r3, [r7, #32]
 8005470:	fa93 f3a3 	rbit	r3, r3
 8005474:	61fb      	str	r3, [r7, #28]
  return result;
 8005476:	69fb      	ldr	r3, [r7, #28]
 8005478:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800547a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800547c:	2b00      	cmp	r3, #0
 800547e:	d101      	bne.n	8005484 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8005480:	2320      	movs	r3, #32
 8005482:	e003      	b.n	800548c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8005484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005486:	fab3 f383 	clz	r3, r3
 800548a:	b2db      	uxtb	r3, r3
 800548c:	005b      	lsls	r3, r3, #1
 800548e:	6879      	ldr	r1, [r7, #4]
 8005490:	fa01 f303 	lsl.w	r3, r1, r3
 8005494:	431a      	orrs	r2, r3
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	60da      	str	r2, [r3, #12]
}
 800549a:	bf00      	nop
 800549c:	372c      	adds	r7, #44	; 0x2c
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr

080054a6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80054a6:	b480      	push	{r7}
 80054a8:	b08b      	sub	sp, #44	; 0x2c
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	60f8      	str	r0, [r7, #12]
 80054ae:	60b9      	str	r1, [r7, #8]
 80054b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	6a1a      	ldr	r2, [r3, #32]
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	fa93 f3a3 	rbit	r3, r3
 80054c0:	613b      	str	r3, [r7, #16]
  return result;
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80054cc:	2320      	movs	r3, #32
 80054ce:	e003      	b.n	80054d8 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	fab3 f383 	clz	r3, r3
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	210f      	movs	r1, #15
 80054dc:	fa01 f303 	lsl.w	r3, r1, r3
 80054e0:	43db      	mvns	r3, r3
 80054e2:	401a      	ands	r2, r3
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	fa93 f3a3 	rbit	r3, r3
 80054ee:	61fb      	str	r3, [r7, #28]
  return result;
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80054f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d101      	bne.n	80054fe <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80054fa:	2320      	movs	r3, #32
 80054fc:	e003      	b.n	8005506 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80054fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005500:	fab3 f383 	clz	r3, r3
 8005504:	b2db      	uxtb	r3, r3
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	6879      	ldr	r1, [r7, #4]
 800550a:	fa01 f303 	lsl.w	r3, r1, r3
 800550e:	431a      	orrs	r2, r3
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8005514:	bf00      	nop
 8005516:	372c      	adds	r7, #44	; 0x2c
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8005520:	b480      	push	{r7}
 8005522:	b08b      	sub	sp, #44	; 0x2c
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	0a1b      	lsrs	r3, r3, #8
 8005534:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	fa93 f3a3 	rbit	r3, r3
 800553c:	613b      	str	r3, [r7, #16]
  return result;
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d101      	bne.n	800554c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8005548:	2320      	movs	r3, #32
 800554a:	e003      	b.n	8005554 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	fab3 f383 	clz	r3, r3
 8005552:	b2db      	uxtb	r3, r3
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	210f      	movs	r1, #15
 8005558:	fa01 f303 	lsl.w	r3, r1, r3
 800555c:	43db      	mvns	r3, r3
 800555e:	401a      	ands	r2, r3
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	0a1b      	lsrs	r3, r3, #8
 8005564:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005566:	6a3b      	ldr	r3, [r7, #32]
 8005568:	fa93 f3a3 	rbit	r3, r3
 800556c:	61fb      	str	r3, [r7, #28]
  return result;
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005574:	2b00      	cmp	r3, #0
 8005576:	d101      	bne.n	800557c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8005578:	2320      	movs	r3, #32
 800557a:	e003      	b.n	8005584 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800557c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557e:	fab3 f383 	clz	r3, r3
 8005582:	b2db      	uxtb	r3, r3
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	6879      	ldr	r1, [r7, #4]
 8005588:	fa01 f303 	lsl.w	r3, r1, r3
 800558c:	431a      	orrs	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8005592:	bf00      	nop
 8005594:	372c      	adds	r7, #44	; 0x2c
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr

0800559e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b088      	sub	sp, #32
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
 80055a6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	fa93 f3a3 	rbit	r3, r3
 80055b4:	60fb      	str	r3, [r7, #12]
  return result;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d101      	bne.n	80055c4 <LL_GPIO_Init+0x26>
    return 32U;
 80055c0:	2320      	movs	r3, #32
 80055c2:	e003      	b.n	80055cc <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	fab3 f383 	clz	r3, r3
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80055ce:	e047      	b.n	8005660 <LL_GPIO_Init+0xc2>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	2101      	movs	r1, #1
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	fa01 f303 	lsl.w	r3, r1, r3
 80055dc:	4013      	ands	r3, r2
 80055de:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0U)
 80055e0:	69bb      	ldr	r3, [r7, #24]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d039      	beq.n	800565a <LL_GPIO_Init+0xbc>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d003      	beq.n	80055f6 <LL_GPIO_Init+0x58>
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d10d      	bne.n	8005612 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	461a      	mov	r2, r3
 80055fc:	69b9      	ldr	r1, [r7, #24]
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f7ff fed7 	bl	80053b2 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	461a      	mov	r2, r3
 800560a:	69b9      	ldr	r1, [r7, #24]
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f7ff feb8 	bl	8005382 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	461a      	mov	r2, r3
 8005618:	69b9      	ldr	r1, [r7, #24]
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f7ff ff06 	bl	800542c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	2b02      	cmp	r3, #2
 8005626:	d111      	bne.n	800564c <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	2bff      	cmp	r3, #255	; 0xff
 800562c:	d807      	bhi.n	800563e <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	461a      	mov	r2, r3
 8005634:	69b9      	ldr	r1, [r7, #24]
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7ff ff35 	bl	80054a6 <LL_GPIO_SetAFPin_0_7>
 800563c:	e006      	b.n	800564c <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	461a      	mov	r2, r3
 8005644:	69b9      	ldr	r1, [r7, #24]
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f7ff ff6a 	bl	8005520 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	461a      	mov	r2, r3
 8005652:	69b9      	ldr	r1, [r7, #24]
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f7ff fe57 	bl	8005308 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	3301      	adds	r3, #1
 800565e:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	fa22 f303 	lsr.w	r3, r2, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d1b0      	bne.n	80055d0 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3720      	adds	r7, #32
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005680:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8005684:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800568c:	b29a      	uxth	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	b29b      	uxth	r3, r3
 8005692:	43db      	mvns	r3, r3
 8005694:	b29b      	uxth	r3, r3
 8005696:	4013      	ands	r3, r2
 8005698:	b29a      	uxth	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80056ae:	b084      	sub	sp, #16
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	f107 0014 	add.w	r0, r7, #20
 80056bc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	370c      	adds	r7, #12
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	b004      	add	sp, #16
 80056ee:	4770      	bx	lr

080056f0 <memset>:
 80056f0:	4402      	add	r2, r0
 80056f2:	4603      	mov	r3, r0
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d100      	bne.n	80056fa <memset+0xa>
 80056f8:	4770      	bx	lr
 80056fa:	f803 1b01 	strb.w	r1, [r3], #1
 80056fe:	e7f9      	b.n	80056f4 <memset+0x4>

08005700 <__libc_init_array>:
 8005700:	b570      	push	{r4, r5, r6, lr}
 8005702:	4d0d      	ldr	r5, [pc, #52]	; (8005738 <__libc_init_array+0x38>)
 8005704:	2600      	movs	r6, #0
 8005706:	4c0d      	ldr	r4, [pc, #52]	; (800573c <__libc_init_array+0x3c>)
 8005708:	1b64      	subs	r4, r4, r5
 800570a:	10a4      	asrs	r4, r4, #2
 800570c:	42a6      	cmp	r6, r4
 800570e:	d109      	bne.n	8005724 <__libc_init_array+0x24>
 8005710:	4d0b      	ldr	r5, [pc, #44]	; (8005740 <__libc_init_array+0x40>)
 8005712:	2600      	movs	r6, #0
 8005714:	4c0b      	ldr	r4, [pc, #44]	; (8005744 <__libc_init_array+0x44>)
 8005716:	f000 f817 	bl	8005748 <_init>
 800571a:	1b64      	subs	r4, r4, r5
 800571c:	10a4      	asrs	r4, r4, #2
 800571e:	42a6      	cmp	r6, r4
 8005720:	d105      	bne.n	800572e <__libc_init_array+0x2e>
 8005722:	bd70      	pop	{r4, r5, r6, pc}
 8005724:	f855 3b04 	ldr.w	r3, [r5], #4
 8005728:	3601      	adds	r6, #1
 800572a:	4798      	blx	r3
 800572c:	e7ee      	b.n	800570c <__libc_init_array+0xc>
 800572e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005732:	3601      	adds	r6, #1
 8005734:	4798      	blx	r3
 8005736:	e7f2      	b.n	800571e <__libc_init_array+0x1e>
 8005738:	080057e8 	.word	0x080057e8
 800573c:	080057e8 	.word	0x080057e8
 8005740:	080057e8 	.word	0x080057e8
 8005744:	080057ec 	.word	0x080057ec

08005748 <_init>:
 8005748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800574a:	bf00      	nop
 800574c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800574e:	bc08      	pop	{r3}
 8005750:	469e      	mov	lr, r3
 8005752:	4770      	bx	lr

08005754 <_fini>:
 8005754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005756:	bf00      	nop
 8005758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800575a:	bc08      	pop	{r3}
 800575c:	469e      	mov	lr, r3
 800575e:	4770      	bx	lr
