/**********************************************************************************************
*																						      *
* Copyright (c) 2008 - 2012 Analog Devices, Inc.  All Rights Reserved.                        *
* This software is proprietary and confidential to Analog Devices, Inc. and its licensors.    *
*                                                                                             *
***********************************************************************************************/
/*******************************************************************************
*                                                                              *

* This software is intended for use with the ADV7842 part only.                *
*                                                                              *
*******************************************************************************/

/*******************************************************************************
*                                                                              *
* FILE AUTOMATICALLY GENERATED.                                                *
* DATE: 18 Nov 2009 15:43:4                                                    *
*                                                                              *
*******************************************************************************/


#ifndef ADV7842_VDP_MAP_DEF_H
#define ADV7842_VDP_MAP_DEF_H

#define VRX_REG_VDP_3CH_DEF                                 0x00
#define VRX_REG_VDP_3DH_DEF                                 0x00
#define VRX_FIELD_VDP_CGMS_TYPEB_DATA_DEF                   0x0
#define VRX_FIELD_VDP_CGMS_TYPEB_DATA_BIT_SIZE              16

#define VRX_REG_VDP_3EH_DEF                                 0x00
#define VRX_FIELD_VDP_CGMS_TYPEB_DATA_3_DEF                 0x0
#define VRX_FIELD_VDP_CGMS_TYPEB_DATA_3_BIT_SIZE            8

#define VRX_REG_VDP_3FH_DEF                                 0x00
#define VRX_FIELD_VDP_CGMS_TYPEB_DATA_4_DEF                 0x0
#define VRX_FIELD_VDP_CGMS_TYPEB_DATA_4_BIT_SIZE            8

#define VRX_REG_VDP_40H_DEF                                 0x00
#define VRX_FIELD_VDP_STATUS_TTXT_DEF                       0x0
#define VRX_FIELD_VDP_STATUS_TTXT_BIT_SIZE                  1

#define VRX_FIELD_VDP_STATUS_VITC_DEF                       0x0
#define VRX_FIELD_VDP_STATUS_VITC_BIT_SIZE                  1

#define VRX_FIELD_VDP_STATUS_GEMS_TYPE_DEF                  0x0
#define VRX_FIELD_VDP_STATUS_GEMS_TYPE_BIT_SIZE             1

#define VRX_FIELD_VDP_STATUS_GS_VPS_PDC_UTC_CGMSTB_DEF      0x0
#define VRX_FIELD_VDP_STATUS_GS_VPS_PDC_UTC_CGMSTB_BIT_SIZE 1

#define VRX_FIELD_VDP_STATUS_FAST_I2C_DEF                   0x0
#define VRX_FIELD_VDP_STATUS_FAST_I2C_BIT_SIZE              1

#define VRX_FIELD_VDP_STATUS_WSS_CGMS_DEF                   0x0
#define VRX_FIELD_VDP_STATUS_WSS_CGMS_BIT_SIZE              1

#define VRX_FIELD_VDP_STATUS_CCAP_EVEN_FIELD_DEF            0x0
#define VRX_FIELD_VDP_STATUS_CCAP_EVEN_FIELD_BIT_SIZE       1

#define VRX_FIELD_VDP_STATUS_CCAP_DEF                       0x0
#define VRX_FIELD_VDP_STATUS_CCAP_BIT_SIZE                  1

#define VRX_REG_VDP_41H_DEF                                 0x00
#define VRX_REG_VDP_42H_DEF                                 0x00
#define VRX_FIELD_VDP_CCAP_DATA_DEF                         0x0
#define VRX_FIELD_VDP_CCAP_DATA_BIT_SIZE                    16

#define VRX_REG_VDP_43H_DEF                                 0x00
#define VRX_REG_VDP_44H_DEF                                 0x00
#define VRX_REG_VDP_45H_DEF                                 0x00
#define VRX_FIELD_VDP_CGMS_WSS_DATA_DEF                     0x0
#define VRX_FIELD_VDP_CGMS_WSS_DATA_BIT_SIZE                24

#define VRX_REG_VDP_47H_DEF                                 0x00
#define VRX_REG_VDP_48H_DEF                                 0x00
#define VRX_REG_VDP_49H_DEF                                 0x00
#define VRX_REG_VDP_4AH_DEF                                 0x00
#define VRX_REG_VDP_4BH_DEF                                 0x00
#define VRX_REG_VDP_4CH_DEF                                 0x00
#define VRX_REG_VDP_4DH_DEF                                 0x00
#define VRX_REG_VDP_4EH_DEF                                 0x00
#define VRX_REG_VDP_4FH_DEF                                 0x00
#define VRX_REG_VDP_50H_DEF                                 0x00
#define VRX_REG_VDP_51H_DEF                                 0x00
#define VRX_REG_VDP_52H_DEF                                 0x00
#define VRX_REG_VDP_53H_DEF                                 0x00
#define VRX_FIELD_VDP_GS_VPS_PDC_UTC_CGMSTB_DATA_BIT_SIZE   104
#define VRX_FIELD_VDP_GS_VPS_PDC_UTC_CGMSTB_DATA_BYTE_SIZE  13

#define VRX_REG_VDP_55H_DEF                                 0x00
#define VRX_REG_VDP_56H_DEF                                 0x00
#define VRX_REG_VDP_57H_DEF                                 0x00
#define VRX_REG_VDP_58H_DEF                                 0x00
#define VRX_REG_VDP_59H_DEF                                 0x00
#define VRX_REG_VDP_5AH_DEF                                 0x00
#define VRX_REG_VDP_5BH_DEF                                 0x00
#define VRX_REG_VDP_5CH_DEF                                 0x00
#define VRX_REG_VDP_5DH_DEF                                 0x00
#define VRX_FIELD_VDP_VITC_DATA_BIT_SIZE                    72
#define VRX_FIELD_VDP_VITC_DATA_BYTE_SIZE                   9

#define VRX_REG_VDP_5EH_DEF                                 0x00
#define VRX_FIELD_VDP_VITC_CALC_CRC_DEF                     0x0
#define VRX_FIELD_VDP_VITC_CALC_CRC_BIT_SIZE                8

#define VRX_REG_VDP_60H_DEF                                 0x08
#define VRX_FIELD_HAM_ERR_OP_EN_DEF                         0x0
#define VRX_FIELD_HAM_ERR_OP_EN_BIT_SIZE                    1

#define VRX_FIELD_SOFT_ERROR_CORRECTION_MODE_DEF            0x0
#define VRX_FIELD_SOFT_ERROR_CORRECTION_MODE_BIT_SIZE       2

#define VRX_FIELD_SOFT_ERROR_CORRECTION_EN_DEF              0x0
#define VRX_FIELD_SOFT_ERROR_CORRECTION_EN_BIT_SIZE         1

#define VRX_FIELD_EN_FC_WINDOW_AFTER_CRI_DET_DEF            0x1
#define VRX_FIELD_EN_FC_WINDOW_AFTER_CRI_DET_BIT_SIZE       1

#define VRX_FIELD_VDP_TTXT_TYPE_MAN_EN_DEF                  0x0
#define VRX_FIELD_VDP_TTXT_TYPE_MAN_EN_BIT_SIZE             1

#define VRX_FIELD_VDP_TTXT_TYPE_DEF                         0x0
#define VRX_FIELD_VDP_TTXT_TYPE_BIT_SIZE                    2

#define VRX_REG_VDP_61H_DEF                                 0x18
#define VRX_FIELD_VDP_CP_CLMP_AVG_DEF                       0x0
#define VRX_FIELD_VDP_CP_CLMP_AVG_BIT_SIZE                  1

#define VRX_FIELD_NOISE_CLK_DISABLE_DEF                     0x0
#define VRX_FIELD_NOISE_CLK_DISABLE_BIT_SIZE                1

#define VRX_FIELD_AUTO_DETECT_GEM_DEF                       0x1
#define VRX_FIELD_AUTO_DETECT_GEM_BIT_SIZE                  1

#define VRX_FIELD_VITC_STRIP_SYNC_DISABLE_DEF               0x0
#define VRX_FIELD_VITC_STRIP_SYNC_DISABLE_BIT_SIZE          1

#define VRX_FIELD_BIPHASE_DECODE_DISABLE_DEF                0x0
#define VRX_FIELD_BIPHASE_DECODE_DISABLE_BIT_SIZE           1

#define VRX_REG_VDP_62H_DEF                                 0x15
#define VRX_FIELD_ADF_EN_DEF                                0x0
#define VRX_FIELD_ADF_EN_BIT_SIZE                           1

#define VRX_FIELD_ADF_MODE_DEF                              0x0
#define VRX_FIELD_ADF_MODE_BIT_SIZE                         2

#define VRX_FIELD_ADF_DID_DEF                               0x15
#define VRX_FIELD_ADF_DID_BIT_SIZE                          5

#define VRX_REG_VDP_63H_DEF                                 0x2A
#define VRX_FIELD_TOGGLE_ADF_DEF                            0x0
#define VRX_FIELD_TOGGLE_ADF_BIT_SIZE                       1

#define VRX_FIELD_ADF_SDID_DEF                              0x2a
#define VRX_FIELD_ADF_SDID_BIT_SIZE                         6

#define VRX_REG_VDP_64H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_1_21_DEF                     0x0
#define VRX_FIELD_VDP_MAN_LINE_1_21_BIT_SIZE                8

#define VRX_REG_VDP_65H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_2_22_DEF                     0x0
#define VRX_FIELD_VDP_MAN_LINE_2_22_BIT_SIZE                8

#define VRX_REG_VDP_66H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_3_23_DEF                     0x0
#define VRX_FIELD_VDP_MAN_LINE_3_23_BIT_SIZE                8

#define VRX_REG_VDP_67H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_4_24_DEF                     0x0
#define VRX_FIELD_VDP_MAN_LINE_4_24_BIT_SIZE                8

#define VRX_REG_VDP_68H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_5_25_DEF                     0x0
#define VRX_FIELD_VDP_MAN_LINE_5_25_BIT_SIZE                8

#define VRX_REG_VDP_69H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_6_26_DEF                     0x0
#define VRX_FIELD_VDP_MAN_LINE_6_26_BIT_SIZE                8

#define VRX_REG_VDP_6AH_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_7_27_DEF                     0x0
#define VRX_FIELD_VDP_MAN_LINE_7_27_BIT_SIZE                8

#define VRX_REG_VDP_6BH_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_8_28_DEF                     0x0
#define VRX_FIELD_VDP_MAN_LINE_8_28_BIT_SIZE                8

#define VRX_REG_VDP_6CH_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_9_29_DEF                     0x0
#define VRX_FIELD_VDP_MAN_LINE_9_29_BIT_SIZE                8

#define VRX_REG_VDP_6DH_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_10_30_DEF                    0x0
#define VRX_FIELD_VDP_MAN_LINE_10_30_BIT_SIZE               8

#define VRX_REG_VDP_6EH_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_11_31_DEF                    0x0
#define VRX_FIELD_VDP_MAN_LINE_11_31_BIT_SIZE               8

#define VRX_REG_VDP_6FH_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_12_32_DEF                    0x0
#define VRX_FIELD_VDP_MAN_LINE_12_32_BIT_SIZE               8

#define VRX_REG_VDP_70H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_13_33_DEF                    0x0
#define VRX_FIELD_VDP_MAN_LINE_13_33_BIT_SIZE               8

#define VRX_REG_VDP_71H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_14_34_DEF                    0x0
#define VRX_FIELD_VDP_MAN_LINE_14_34_BIT_SIZE               8

#define VRX_REG_VDP_72H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_15_35_DEF                    0x0
#define VRX_FIELD_VDP_MAN_LINE_15_35_BIT_SIZE               8

#define VRX_REG_VDP_73H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_16_36_DEF                    0x0
#define VRX_FIELD_VDP_MAN_LINE_16_36_BIT_SIZE               8

#define VRX_REG_VDP_74H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_17_37_DEF                    0x0
#define VRX_FIELD_VDP_MAN_LINE_17_37_BIT_SIZE               8

#define VRX_REG_VDP_75H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_18_38_DEF                    0x0
#define VRX_FIELD_VDP_MAN_LINE_18_38_BIT_SIZE               8

#define VRX_REG_VDP_76H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_19_39_DEF                    0x0
#define VRX_FIELD_VDP_MAN_LINE_19_39_BIT_SIZE               8

#define VRX_REG_VDP_77H_DEF                                 0x00
#define VRX_FIELD_VDP_MAN_LINE_20_40_DEF                    0x0
#define VRX_FIELD_VDP_MAN_LINE_20_40_BIT_SIZE               8

#define VRX_REG_VDP_78H_DEF                                 0x00
#define VRX_FIELD_STATUS_CLEAR_TTXT_DEF                     0x0
#define VRX_FIELD_STATUS_CLEAR_TTXT_BIT_SIZE                1

#define VRX_FIELD_STATUS_CLEAR_VITC_DEF                     0x0
#define VRX_FIELD_STATUS_CLEAR_VITC_BIT_SIZE                1

#define VRX_FIELD_STATUS_CLEAR_GEMS_VPS_DEF                 0x0
#define VRX_FIELD_STATUS_CLEAR_GEMS_VPS_BIT_SIZE            1

#define VRX_FIELD_VDP_STATUS_CLEAR_FAST_I2C_DEF             0x0
#define VRX_FIELD_VDP_STATUS_CLEAR_FAST_I2C_BIT_SIZE        1

#define VRX_FIELD_STATUS_CLEAR_WSS_CGMS_DEF                 0x0
#define VRX_FIELD_STATUS_CLEAR_WSS_CGMS_BIT_SIZE            1

#define VRX_FIELD_STATUS_CLEAR_CCAP_DEF                     0x0
#define VRX_FIELD_STATUS_CLEAR_CCAP_BIT_SIZE                1

#define VRX_REG_VDP_98H_DEF                                 0x88
#define VRX_FIELD_LOW_DATA_STD_FILTER_EN_DEF                0x1
#define VRX_FIELD_LOW_DATA_STD_FILTER_EN_BIT_SIZE           1

#define VRX_FIELD_ADAP1_SL_CONFIG_EN_DEF                    0x0
#define VRX_FIELD_ADAP1_SL_CONFIG_EN_BIT_SIZE               1

#define VRX_FIELD_TTX_SEL_DEF                               0x0
#define VRX_FIELD_TTX_SEL_BIT_SIZE                          1

#define VRX_FIELD_ADAP2_SL_CONFIG_EN_DEF                    0x1
#define VRX_FIELD_ADAP2_SL_CONFIG_EN_BIT_SIZE               1

#define VRX_REG_VDP_99H_DEF                                 0xDD
#define VRX_FIELD_ADAP2_TTXT_STD_EN_DEF                     0x1
#define VRX_FIELD_ADAP2_TTXT_STD_EN_BIT_SIZE                1

#define VRX_FIELD_ADAP2_VITC_STD_EN_DEF                     0x1
#define VRX_FIELD_ADAP2_VITC_STD_EN_BIT_SIZE                1

#define VRX_FIELD_ADAP2_GEMS_STD_EN_DEF                     0x1
#define VRX_FIELD_ADAP2_GEMS_STD_EN_BIT_SIZE                1

#define VRX_FIELD_ADAP2_VPS_STD_EN_DEF                      0x1
#define VRX_FIELD_ADAP2_VPS_STD_EN_BIT_SIZE                 1

#define VRX_FIELD_ADAP2_WSS_CGMS_STD_EN_DEF                 0x1
#define VRX_FIELD_ADAP2_WSS_CGMS_STD_EN_BIT_SIZE            1

#define VRX_FIELD_ADAP2_CCAP_STD_EN_DEF                     0x1
#define VRX_FIELD_ADAP2_CCAP_STD_EN_BIT_SIZE                1

#define VRX_REG_VDP_9CH_DEF                                 0x20
#define VRX_FIELD_GS_VPS_PDC_UTC_CB_CHANGE_DEF              0x1
#define VRX_FIELD_GS_VPS_PDC_UTC_CB_CHANGE_BIT_SIZE         1

#define VRX_FIELD_WSS_CGMS_CB_CHANGE_DEF                    0x0
#define VRX_FIELD_WSS_CGMS_CB_CHANGE_BIT_SIZE               1

#define VRX_FIELD_RAW_STATUS_ENABLE_DEF                     0x0
#define VRX_FIELD_RAW_STATUS_ENABLE_BIT_SIZE                1

#define VRX_FIELD_GS_VPS_PDC_UTC_CGMSTB_DEF                 0x0
#define VRX_FIELD_GS_VPS_PDC_UTC_CGMSTB_BIT_SIZE            3

#define VRX_REG_VDP_9DH_DEF                                 0x02
#define VRX_FIELD_SLICE_CORRECTOR_EN_DEF                    0x1
#define VRX_FIELD_SLICE_CORRECTOR_EN_BIT_SIZE               1

#define VRX_REG_VDP_9EH_DEF                                 0x00
#define VRX_FIELD_ADAP2_VPS_CTB_FAST_LEARN_EN_DEF           0x0
#define VRX_FIELD_ADAP2_VPS_CTB_FAST_LEARN_EN_BIT_SIZE      1

#define VRX_REG_VDP_A5H_DEF                                 0x90
#define VRX_FIELD_VDP_USE_PREDEF_FREQ_DEF                   0x0
#define VRX_FIELD_VDP_USE_PREDEF_FREQ_BIT_SIZE              1

#define VRX_FIELD_VDP_CRI_TOLERANCE_DEF                     0x0
#define VRX_FIELD_VDP_CRI_TOLERANCE_BIT_SIZE                1

#define VRX_FIELD_VDP_FRM_CODE_TOLERANCE_DEF                0x1
#define VRX_FIELD_VDP_FRM_CODE_TOLERANCE_BIT_SIZE           1

#define VRX_FIELD_VDP_CRI_8BIT_DEF                          0x0
#define VRX_FIELD_VDP_CRI_8BIT_BIT_SIZE                     1

#define VRX_REG_VDP_A6H_DEF                                 0x00
#define VRX_FIELD_VDP_INVERT_EVEN_FIELD_DEF                 0x0
#define VRX_FIELD_VDP_INVERT_EVEN_FIELD_BIT_SIZE            1

#define VRX_REG_VDP_A8H_DEF                                 0x08
#define VRX_FIELD_VDP_MANUAL_TTXC_DEF                       0x0
#define VRX_FIELD_VDP_MANUAL_TTXC_BIT_SIZE                  1

#define VRX_REG_VDP_ACH_DEF                                 0xC8
#define VRX_FIELD_VDP_CRI_MAG_TRESH_DEF                     0xc8
#define VRX_FIELD_VDP_CRI_MAG_TRESH_BIT_SIZE                8

#define VRX_REG_VDP_C0H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG_CONF_CUS2_DEF                0x0
#define VRX_FIELD_VDP_FAST_REG_CONF_CUS2_BIT_SIZE           1

#define VRX_FIELD_VDP_FAST_REG_CONF_CUST_DEF                0x0
#define VRX_FIELD_VDP_FAST_REG_CONF_CUST_BIT_SIZE           1

#define VRX_FIELD_VDP_FAST_REG_CONF_CCAP_DEF                0x0
#define VRX_FIELD_VDP_FAST_REG_CONF_CCAP_BIT_SIZE           1

#define VRX_FIELD_VDP_FAST_REG_CONF_GEM1X_2X_DEF            0x0
#define VRX_FIELD_VDP_FAST_REG_CONF_GEM1X_2X_BIT_SIZE       1

#define VRX_FIELD_VDP_FAST_REG_CONF_CGMS_WSS_DEF            0x0
#define VRX_FIELD_VDP_FAST_REG_CONF_CGMS_WSS_BIT_SIZE       1

#define VRX_FIELD_VDP_FAST_REG_CONF_VITC_DEF                0x0
#define VRX_FIELD_VDP_FAST_REG_CONF_VITC_BIT_SIZE           1

#define VRX_FIELD_VDP_FAST_REG_CONF_VPS_CGMSTB_DEF          0x0
#define VRX_FIELD_VDP_FAST_REG_CONF_VPS_CGMSTB_BIT_SIZE     1

#define VRX_FIELD_VDP_FAST_REG_CONF_TTXT_DEF                0x0
#define VRX_FIELD_VDP_FAST_REG_CONF_TTXT_BIT_SIZE           1

#define VRX_REG_VDP_C2H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_VBI_STD_DEF                      0x0
#define VRX_FIELD_VDP_FAST_VBI_STD_BIT_SIZE                 4

#define VRX_REG_VDP_C3H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_PACKET_SIZE_DEF                  0x0
#define VRX_FIELD_VDP_FAST_PACKET_SIZE_BIT_SIZE             8

#define VRX_REG_VDP_C4H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG00_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG00_BIT_SIZE                   8

#define VRX_REG_VDP_C5H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG01_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG01_BIT_SIZE                   8

#define VRX_REG_VDP_C6H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG02_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG02_BIT_SIZE                   8

#define VRX_REG_VDP_C7H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG03_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG03_BIT_SIZE                   8

#define VRX_REG_VDP_C8H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG04_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG04_BIT_SIZE                   8

#define VRX_REG_VDP_C9H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG05_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG05_BIT_SIZE                   8

#define VRX_REG_VDP_CAH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG06_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG06_BIT_SIZE                   8

#define VRX_REG_VDP_CBH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG07_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG07_BIT_SIZE                   8

#define VRX_REG_VDP_CCH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG08_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG08_BIT_SIZE                   8

#define VRX_REG_VDP_CDH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG09_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG09_BIT_SIZE                   8

#define VRX_REG_VDP_CEH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG10_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG10_BIT_SIZE                   8

#define VRX_REG_VDP_CFH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG11_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG11_BIT_SIZE                   8

#define VRX_REG_VDP_D0H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG12_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG12_BIT_SIZE                   8

#define VRX_REG_VDP_D1H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG13_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG13_BIT_SIZE                   8

#define VRX_REG_VDP_D2H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG14_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG14_BIT_SIZE                   8

#define VRX_REG_VDP_D3H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG15_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG15_BIT_SIZE                   8

#define VRX_REG_VDP_D4H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG16_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG16_BIT_SIZE                   8

#define VRX_REG_VDP_D5H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG17_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG17_BIT_SIZE                   8

#define VRX_REG_VDP_D6H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG18_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG18_BIT_SIZE                   8

#define VRX_REG_VDP_D7H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG19_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG19_BIT_SIZE                   8

#define VRX_REG_VDP_D8H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG20_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG20_BIT_SIZE                   8

#define VRX_REG_VDP_D9H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG21_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG21_BIT_SIZE                   8

#define VRX_REG_VDP_DAH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG22_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG22_BIT_SIZE                   8

#define VRX_REG_VDP_DBH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG23_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG23_BIT_SIZE                   8

#define VRX_REG_VDP_DCH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG24_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG24_BIT_SIZE                   8

#define VRX_REG_VDP_DDH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG25_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG25_BIT_SIZE                   8

#define VRX_REG_VDP_DEH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG26_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG26_BIT_SIZE                   8

#define VRX_REG_VDP_DFH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG27_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG27_BIT_SIZE                   8

#define VRX_REG_VDP_E0H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG28_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG28_BIT_SIZE                   8

#define VRX_REG_VDP_E1H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG29_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG29_BIT_SIZE                   8

#define VRX_REG_VDP_E2H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG30_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG30_BIT_SIZE                   8

#define VRX_REG_VDP_E3H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG31_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG31_BIT_SIZE                   8

#define VRX_REG_VDP_E4H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG32_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG32_BIT_SIZE                   8

#define VRX_REG_VDP_E5H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG33_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG33_BIT_SIZE                   8

#define VRX_REG_VDP_E6H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG34_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG34_BIT_SIZE                   8

#define VRX_REG_VDP_E7H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG35_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG35_BIT_SIZE                   8

#define VRX_REG_VDP_E8H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG36_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG36_BIT_SIZE                   8

#define VRX_REG_VDP_E9H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG37_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG37_BIT_SIZE                   8

#define VRX_REG_VDP_EAH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG38_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG38_BIT_SIZE                   8

#define VRX_REG_VDP_EBH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG39_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG39_BIT_SIZE                   8

#define VRX_REG_VDP_ECH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG40_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG40_BIT_SIZE                   8

#define VRX_REG_VDP_EDH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG41_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG41_BIT_SIZE                   8

#define VRX_REG_VDP_EEH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG42_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG42_BIT_SIZE                   8

#define VRX_REG_VDP_EFH_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG43_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG43_BIT_SIZE                   8

#define VRX_REG_VDP_F0H_DEF                                 0x00
#define VRX_FIELD_VDP_FAST_REG44_DEF                        0x0
#define VRX_FIELD_VDP_FAST_REG44_BIT_SIZE                   8

#endif
