// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_15_address0,
        output_15_ce0,
        output_15_we0,
        output_15_d0,
        output_14_address0,
        output_14_ce0,
        output_14_we0,
        output_14_d0,
        output_13_address0,
        output_13_ce0,
        output_13_we0,
        output_13_d0,
        output_12_address0,
        output_12_ce0,
        output_12_we0,
        output_12_d0,
        output_11_address0,
        output_11_ce0,
        output_11_we0,
        output_11_d0,
        output_10_address0,
        output_10_ce0,
        output_10_we0,
        output_10_d0,
        output_9_address0,
        output_9_ce0,
        output_9_we0,
        output_9_d0,
        output_8_address0,
        output_8_ce0,
        output_8_we0,
        output_8_d0,
        output_7_address0,
        output_7_ce0,
        output_7_we0,
        output_7_d0,
        output_6_address0,
        output_6_ce0,
        output_6_we0,
        output_6_d0,
        output_5_address0,
        output_5_ce0,
        output_5_we0,
        output_5_d0,
        output_4_address0,
        output_4_ce0,
        output_4_we0,
        output_4_d0,
        output_3_address0,
        output_3_ce0,
        output_3_we0,
        output_3_d0,
        output_2_address0,
        output_2_ce0,
        output_2_we0,
        output_2_d0,
        output_1_address0,
        output_1_ce0,
        output_1_we0,
        output_1_d0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        frame_address0,
        frame_ce0,
        frame_q0,
        frame_address1,
        frame_ce1,
        frame_q1,
        frame_address2,
        frame_ce2,
        frame_q2,
        frame_1_address0,
        frame_1_ce0,
        frame_1_q0,
        frame_1_address1,
        frame_1_ce1,
        frame_1_q1,
        frame_1_address2,
        frame_1_ce2,
        frame_1_q2,
        frame_2_address0,
        frame_2_ce0,
        frame_2_q0,
        frame_2_address1,
        frame_2_ce1,
        frame_2_q1,
        frame_2_address2,
        frame_2_ce2,
        frame_2_q2,
        frame_3_address0,
        frame_3_ce0,
        frame_3_q0,
        frame_3_address1,
        frame_3_ce1,
        frame_3_q1,
        frame_3_address2,
        frame_3_ce2,
        frame_3_q2,
        frame_4_address0,
        frame_4_ce0,
        frame_4_q0,
        frame_4_address1,
        frame_4_ce1,
        frame_4_q1,
        frame_4_address2,
        frame_4_ce2,
        frame_4_q2,
        frame_5_address0,
        frame_5_ce0,
        frame_5_q0,
        frame_5_address1,
        frame_5_ce1,
        frame_5_q1,
        frame_5_address2,
        frame_5_ce2,
        frame_5_q2,
        frame_6_address0,
        frame_6_ce0,
        frame_6_q0,
        frame_6_address1,
        frame_6_ce1,
        frame_6_q1,
        frame_6_address2,
        frame_6_ce2,
        frame_6_q2,
        frame_7_address0,
        frame_7_ce0,
        frame_7_q0,
        frame_7_address1,
        frame_7_ce1,
        frame_7_q1,
        frame_7_address2,
        frame_7_ce2,
        frame_7_q2,
        frame_8_address0,
        frame_8_ce0,
        frame_8_q0,
        frame_8_address1,
        frame_8_ce1,
        frame_8_q1,
        frame_8_address2,
        frame_8_ce2,
        frame_8_q2,
        frame_9_address0,
        frame_9_ce0,
        frame_9_q0,
        frame_9_address1,
        frame_9_ce1,
        frame_9_q1,
        frame_9_address2,
        frame_9_ce2,
        frame_9_q2,
        frame_10_address0,
        frame_10_ce0,
        frame_10_q0,
        frame_10_address1,
        frame_10_ce1,
        frame_10_q1,
        frame_10_address2,
        frame_10_ce2,
        frame_10_q2,
        frame_11_address0,
        frame_11_ce0,
        frame_11_q0,
        frame_11_address1,
        frame_11_ce1,
        frame_11_q1,
        frame_11_address2,
        frame_11_ce2,
        frame_11_q2,
        frame_12_address0,
        frame_12_ce0,
        frame_12_q0,
        frame_12_address1,
        frame_12_ce1,
        frame_12_q1,
        frame_12_address2,
        frame_12_ce2,
        frame_12_q2,
        frame_13_address0,
        frame_13_ce0,
        frame_13_q0,
        frame_13_address1,
        frame_13_ce1,
        frame_13_q1,
        frame_13_address2,
        frame_13_ce2,
        frame_13_q2,
        frame_14_address0,
        frame_14_ce0,
        frame_14_q0,
        frame_14_address1,
        frame_14_ce1,
        frame_14_q1,
        frame_14_address2,
        frame_14_ce2,
        frame_14_q2,
        frame_15_address0,
        frame_15_ce0,
        frame_15_q0,
        frame_15_address1,
        frame_15_ce1,
        frame_15_q1,
        frame_15_address2,
        frame_15_ce2,
        frame_15_q2,
        frame_16_address0,
        frame_16_ce0,
        frame_16_q0,
        frame_16_address1,
        frame_16_ce1,
        frame_16_q1,
        frame_16_address2,
        frame_16_ce2,
        frame_16_q2,
        frame_17_address0,
        frame_17_ce0,
        frame_17_q0,
        frame_17_address1,
        frame_17_ce1,
        frame_17_q1,
        frame_17_address2,
        frame_17_ce2,
        frame_17_q2,
        frame_18_address0,
        frame_18_ce0,
        frame_18_q0,
        frame_18_address1,
        frame_18_ce1,
        frame_18_q1,
        frame_18_address2,
        frame_18_ce2,
        frame_18_q2,
        frame_19_address0,
        frame_19_ce0,
        frame_19_q0,
        frame_19_address1,
        frame_19_ce1,
        frame_19_q1,
        frame_19_address2,
        frame_19_ce2,
        frame_19_q2,
        frame_20_address0,
        frame_20_ce0,
        frame_20_q0,
        frame_20_address1,
        frame_20_ce1,
        frame_20_q1,
        frame_20_address2,
        frame_20_ce2,
        frame_20_q2,
        frame_21_address0,
        frame_21_ce0,
        frame_21_q0,
        frame_21_address1,
        frame_21_ce1,
        frame_21_q1,
        frame_21_address2,
        frame_21_ce2,
        frame_21_q2,
        frame_22_address0,
        frame_22_ce0,
        frame_22_q0,
        frame_22_address1,
        frame_22_ce1,
        frame_22_q1,
        frame_22_address2,
        frame_22_ce2,
        frame_22_q2,
        frame_23_address0,
        frame_23_ce0,
        frame_23_q0,
        frame_23_address1,
        frame_23_ce1,
        frame_23_q1,
        frame_23_address2,
        frame_23_ce2,
        frame_23_q2,
        frame_24_address0,
        frame_24_ce0,
        frame_24_q0,
        frame_24_address1,
        frame_24_ce1,
        frame_24_q1,
        frame_24_address2,
        frame_24_ce2,
        frame_24_q2,
        frame_25_address0,
        frame_25_ce0,
        frame_25_q0,
        frame_25_address1,
        frame_25_ce1,
        frame_25_q1,
        frame_25_address2,
        frame_25_ce2,
        frame_25_q2,
        frame_26_address0,
        frame_26_ce0,
        frame_26_q0,
        frame_26_address1,
        frame_26_ce1,
        frame_26_q1,
        frame_26_address2,
        frame_26_ce2,
        frame_26_q2,
        frame_27_address0,
        frame_27_ce0,
        frame_27_q0,
        frame_27_address1,
        frame_27_ce1,
        frame_27_q1,
        frame_27_address2,
        frame_27_ce2,
        frame_27_q2,
        frame_28_address0,
        frame_28_ce0,
        frame_28_q0,
        frame_28_address1,
        frame_28_ce1,
        frame_28_q1,
        frame_28_address2,
        frame_28_ce2,
        frame_28_q2,
        frame_29_address0,
        frame_29_ce0,
        frame_29_q0,
        frame_29_address1,
        frame_29_ce1,
        frame_29_q1,
        frame_29_address2,
        frame_29_ce2,
        frame_29_q2,
        frame_30_address0,
        frame_30_ce0,
        frame_30_q0,
        frame_30_address1,
        frame_30_ce1,
        frame_30_q1,
        frame_30_address2,
        frame_30_ce2,
        frame_30_q2,
        frame_31_address0,
        frame_31_ce0,
        frame_31_q0,
        frame_31_address1,
        frame_31_ce1,
        frame_31_q1,
        frame_31_address2,
        frame_31_ce2,
        frame_31_q2,
        frame_32_address0,
        frame_32_ce0,
        frame_32_q0,
        frame_32_address1,
        frame_32_ce1,
        frame_32_q1,
        frame_32_address2,
        frame_32_ce2,
        frame_32_q2,
        frame_33_address0,
        frame_33_ce0,
        frame_33_q0,
        frame_33_address1,
        frame_33_ce1,
        frame_33_q1,
        frame_33_address2,
        frame_33_ce2,
        frame_33_q2,
        frame_34_address0,
        frame_34_ce0,
        frame_34_q0,
        frame_34_address1,
        frame_34_ce1,
        frame_34_q1,
        frame_34_address2,
        frame_34_ce2,
        frame_34_q2,
        frame_35_address0,
        frame_35_ce0,
        frame_35_q0,
        frame_35_address1,
        frame_35_ce1,
        frame_35_q1,
        frame_35_address2,
        frame_35_ce2,
        frame_35_q2,
        frame_36_address0,
        frame_36_ce0,
        frame_36_q0,
        frame_36_address1,
        frame_36_ce1,
        frame_36_q1,
        frame_36_address2,
        frame_36_ce2,
        frame_36_q2,
        frame_37_address0,
        frame_37_ce0,
        frame_37_q0,
        frame_37_address1,
        frame_37_ce1,
        frame_37_q1,
        frame_37_address2,
        frame_37_ce2,
        frame_37_q2,
        frame_38_address0,
        frame_38_ce0,
        frame_38_q0,
        frame_38_address1,
        frame_38_ce1,
        frame_38_q1,
        frame_38_address2,
        frame_38_ce2,
        frame_38_q2,
        frame_39_address0,
        frame_39_ce0,
        frame_39_q0,
        frame_39_address1,
        frame_39_ce1,
        frame_39_q1,
        frame_39_address2,
        frame_39_ce2,
        frame_39_q2,
        frame_40_address0,
        frame_40_ce0,
        frame_40_q0,
        frame_40_address1,
        frame_40_ce1,
        frame_40_q1,
        frame_40_address2,
        frame_40_ce2,
        frame_40_q2,
        frame_41_address0,
        frame_41_ce0,
        frame_41_q0,
        frame_41_address1,
        frame_41_ce1,
        frame_41_q1,
        frame_41_address2,
        frame_41_ce2,
        frame_41_q2,
        frame_42_address0,
        frame_42_ce0,
        frame_42_q0,
        frame_42_address1,
        frame_42_ce1,
        frame_42_q1,
        frame_42_address2,
        frame_42_ce2,
        frame_42_q2,
        frame_43_address0,
        frame_43_ce0,
        frame_43_q0,
        frame_43_address1,
        frame_43_ce1,
        frame_43_q1,
        frame_43_address2,
        frame_43_ce2,
        frame_43_q2,
        frame_44_address0,
        frame_44_ce0,
        frame_44_q0,
        frame_44_address1,
        frame_44_ce1,
        frame_44_q1,
        frame_44_address2,
        frame_44_ce2,
        frame_44_q2,
        frame_45_address0,
        frame_45_ce0,
        frame_45_q0,
        frame_45_address1,
        frame_45_ce1,
        frame_45_q1,
        frame_45_address2,
        frame_45_ce2,
        frame_45_q2,
        frame_46_address0,
        frame_46_ce0,
        frame_46_q0,
        frame_46_address1,
        frame_46_ce1,
        frame_46_q1,
        frame_46_address2,
        frame_46_ce2,
        frame_46_q2,
        frame_47_address0,
        frame_47_ce0,
        frame_47_q0,
        frame_47_address1,
        frame_47_ce1,
        frame_47_q1,
        frame_47_address2,
        frame_47_ce2,
        frame_47_q2
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] output_15_address0;
output   output_15_ce0;
output   output_15_we0;
output  [7:0] output_15_d0;
output  [11:0] output_14_address0;
output   output_14_ce0;
output   output_14_we0;
output  [7:0] output_14_d0;
output  [11:0] output_13_address0;
output   output_13_ce0;
output   output_13_we0;
output  [7:0] output_13_d0;
output  [11:0] output_12_address0;
output   output_12_ce0;
output   output_12_we0;
output  [7:0] output_12_d0;
output  [11:0] output_11_address0;
output   output_11_ce0;
output   output_11_we0;
output  [7:0] output_11_d0;
output  [11:0] output_10_address0;
output   output_10_ce0;
output   output_10_we0;
output  [7:0] output_10_d0;
output  [11:0] output_9_address0;
output   output_9_ce0;
output   output_9_we0;
output  [7:0] output_9_d0;
output  [11:0] output_8_address0;
output   output_8_ce0;
output   output_8_we0;
output  [7:0] output_8_d0;
output  [11:0] output_7_address0;
output   output_7_ce0;
output   output_7_we0;
output  [7:0] output_7_d0;
output  [11:0] output_6_address0;
output   output_6_ce0;
output   output_6_we0;
output  [7:0] output_6_d0;
output  [11:0] output_5_address0;
output   output_5_ce0;
output   output_5_we0;
output  [7:0] output_5_d0;
output  [11:0] output_4_address0;
output   output_4_ce0;
output   output_4_we0;
output  [7:0] output_4_d0;
output  [11:0] output_3_address0;
output   output_3_ce0;
output   output_3_we0;
output  [7:0] output_3_d0;
output  [11:0] output_2_address0;
output   output_2_ce0;
output   output_2_we0;
output  [7:0] output_2_d0;
output  [11:0] output_1_address0;
output   output_1_ce0;
output   output_1_we0;
output  [7:0] output_1_d0;
output  [11:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [7:0] output_r_d0;
output  [10:0] frame_address0;
output   frame_ce0;
input  [7:0] frame_q0;
output  [10:0] frame_address1;
output   frame_ce1;
input  [7:0] frame_q1;
output  [10:0] frame_address2;
output   frame_ce2;
input  [7:0] frame_q2;
output  [10:0] frame_1_address0;
output   frame_1_ce0;
input  [7:0] frame_1_q0;
output  [10:0] frame_1_address1;
output   frame_1_ce1;
input  [7:0] frame_1_q1;
output  [10:0] frame_1_address2;
output   frame_1_ce2;
input  [7:0] frame_1_q2;
output  [10:0] frame_2_address0;
output   frame_2_ce0;
input  [7:0] frame_2_q0;
output  [10:0] frame_2_address1;
output   frame_2_ce1;
input  [7:0] frame_2_q1;
output  [10:0] frame_2_address2;
output   frame_2_ce2;
input  [7:0] frame_2_q2;
output  [10:0] frame_3_address0;
output   frame_3_ce0;
input  [7:0] frame_3_q0;
output  [10:0] frame_3_address1;
output   frame_3_ce1;
input  [7:0] frame_3_q1;
output  [10:0] frame_3_address2;
output   frame_3_ce2;
input  [7:0] frame_3_q2;
output  [10:0] frame_4_address0;
output   frame_4_ce0;
input  [7:0] frame_4_q0;
output  [10:0] frame_4_address1;
output   frame_4_ce1;
input  [7:0] frame_4_q1;
output  [10:0] frame_4_address2;
output   frame_4_ce2;
input  [7:0] frame_4_q2;
output  [10:0] frame_5_address0;
output   frame_5_ce0;
input  [7:0] frame_5_q0;
output  [10:0] frame_5_address1;
output   frame_5_ce1;
input  [7:0] frame_5_q1;
output  [10:0] frame_5_address2;
output   frame_5_ce2;
input  [7:0] frame_5_q2;
output  [10:0] frame_6_address0;
output   frame_6_ce0;
input  [7:0] frame_6_q0;
output  [10:0] frame_6_address1;
output   frame_6_ce1;
input  [7:0] frame_6_q1;
output  [10:0] frame_6_address2;
output   frame_6_ce2;
input  [7:0] frame_6_q2;
output  [10:0] frame_7_address0;
output   frame_7_ce0;
input  [7:0] frame_7_q0;
output  [10:0] frame_7_address1;
output   frame_7_ce1;
input  [7:0] frame_7_q1;
output  [10:0] frame_7_address2;
output   frame_7_ce2;
input  [7:0] frame_7_q2;
output  [10:0] frame_8_address0;
output   frame_8_ce0;
input  [7:0] frame_8_q0;
output  [10:0] frame_8_address1;
output   frame_8_ce1;
input  [7:0] frame_8_q1;
output  [10:0] frame_8_address2;
output   frame_8_ce2;
input  [7:0] frame_8_q2;
output  [10:0] frame_9_address0;
output   frame_9_ce0;
input  [7:0] frame_9_q0;
output  [10:0] frame_9_address1;
output   frame_9_ce1;
input  [7:0] frame_9_q1;
output  [10:0] frame_9_address2;
output   frame_9_ce2;
input  [7:0] frame_9_q2;
output  [10:0] frame_10_address0;
output   frame_10_ce0;
input  [7:0] frame_10_q0;
output  [10:0] frame_10_address1;
output   frame_10_ce1;
input  [7:0] frame_10_q1;
output  [10:0] frame_10_address2;
output   frame_10_ce2;
input  [7:0] frame_10_q2;
output  [10:0] frame_11_address0;
output   frame_11_ce0;
input  [7:0] frame_11_q0;
output  [10:0] frame_11_address1;
output   frame_11_ce1;
input  [7:0] frame_11_q1;
output  [10:0] frame_11_address2;
output   frame_11_ce2;
input  [7:0] frame_11_q2;
output  [10:0] frame_12_address0;
output   frame_12_ce0;
input  [7:0] frame_12_q0;
output  [10:0] frame_12_address1;
output   frame_12_ce1;
input  [7:0] frame_12_q1;
output  [10:0] frame_12_address2;
output   frame_12_ce2;
input  [7:0] frame_12_q2;
output  [10:0] frame_13_address0;
output   frame_13_ce0;
input  [7:0] frame_13_q0;
output  [10:0] frame_13_address1;
output   frame_13_ce1;
input  [7:0] frame_13_q1;
output  [10:0] frame_13_address2;
output   frame_13_ce2;
input  [7:0] frame_13_q2;
output  [10:0] frame_14_address0;
output   frame_14_ce0;
input  [7:0] frame_14_q0;
output  [10:0] frame_14_address1;
output   frame_14_ce1;
input  [7:0] frame_14_q1;
output  [10:0] frame_14_address2;
output   frame_14_ce2;
input  [7:0] frame_14_q2;
output  [10:0] frame_15_address0;
output   frame_15_ce0;
input  [7:0] frame_15_q0;
output  [10:0] frame_15_address1;
output   frame_15_ce1;
input  [7:0] frame_15_q1;
output  [10:0] frame_15_address2;
output   frame_15_ce2;
input  [7:0] frame_15_q2;
output  [10:0] frame_16_address0;
output   frame_16_ce0;
input  [7:0] frame_16_q0;
output  [10:0] frame_16_address1;
output   frame_16_ce1;
input  [7:0] frame_16_q1;
output  [10:0] frame_16_address2;
output   frame_16_ce2;
input  [7:0] frame_16_q2;
output  [10:0] frame_17_address0;
output   frame_17_ce0;
input  [7:0] frame_17_q0;
output  [10:0] frame_17_address1;
output   frame_17_ce1;
input  [7:0] frame_17_q1;
output  [10:0] frame_17_address2;
output   frame_17_ce2;
input  [7:0] frame_17_q2;
output  [10:0] frame_18_address0;
output   frame_18_ce0;
input  [7:0] frame_18_q0;
output  [10:0] frame_18_address1;
output   frame_18_ce1;
input  [7:0] frame_18_q1;
output  [10:0] frame_18_address2;
output   frame_18_ce2;
input  [7:0] frame_18_q2;
output  [10:0] frame_19_address0;
output   frame_19_ce0;
input  [7:0] frame_19_q0;
output  [10:0] frame_19_address1;
output   frame_19_ce1;
input  [7:0] frame_19_q1;
output  [10:0] frame_19_address2;
output   frame_19_ce2;
input  [7:0] frame_19_q2;
output  [10:0] frame_20_address0;
output   frame_20_ce0;
input  [7:0] frame_20_q0;
output  [10:0] frame_20_address1;
output   frame_20_ce1;
input  [7:0] frame_20_q1;
output  [10:0] frame_20_address2;
output   frame_20_ce2;
input  [7:0] frame_20_q2;
output  [10:0] frame_21_address0;
output   frame_21_ce0;
input  [7:0] frame_21_q0;
output  [10:0] frame_21_address1;
output   frame_21_ce1;
input  [7:0] frame_21_q1;
output  [10:0] frame_21_address2;
output   frame_21_ce2;
input  [7:0] frame_21_q2;
output  [10:0] frame_22_address0;
output   frame_22_ce0;
input  [7:0] frame_22_q0;
output  [10:0] frame_22_address1;
output   frame_22_ce1;
input  [7:0] frame_22_q1;
output  [10:0] frame_22_address2;
output   frame_22_ce2;
input  [7:0] frame_22_q2;
output  [10:0] frame_23_address0;
output   frame_23_ce0;
input  [7:0] frame_23_q0;
output  [10:0] frame_23_address1;
output   frame_23_ce1;
input  [7:0] frame_23_q1;
output  [10:0] frame_23_address2;
output   frame_23_ce2;
input  [7:0] frame_23_q2;
output  [10:0] frame_24_address0;
output   frame_24_ce0;
input  [7:0] frame_24_q0;
output  [10:0] frame_24_address1;
output   frame_24_ce1;
input  [7:0] frame_24_q1;
output  [10:0] frame_24_address2;
output   frame_24_ce2;
input  [7:0] frame_24_q2;
output  [10:0] frame_25_address0;
output   frame_25_ce0;
input  [7:0] frame_25_q0;
output  [10:0] frame_25_address1;
output   frame_25_ce1;
input  [7:0] frame_25_q1;
output  [10:0] frame_25_address2;
output   frame_25_ce2;
input  [7:0] frame_25_q2;
output  [10:0] frame_26_address0;
output   frame_26_ce0;
input  [7:0] frame_26_q0;
output  [10:0] frame_26_address1;
output   frame_26_ce1;
input  [7:0] frame_26_q1;
output  [10:0] frame_26_address2;
output   frame_26_ce2;
input  [7:0] frame_26_q2;
output  [10:0] frame_27_address0;
output   frame_27_ce0;
input  [7:0] frame_27_q0;
output  [10:0] frame_27_address1;
output   frame_27_ce1;
input  [7:0] frame_27_q1;
output  [10:0] frame_27_address2;
output   frame_27_ce2;
input  [7:0] frame_27_q2;
output  [10:0] frame_28_address0;
output   frame_28_ce0;
input  [7:0] frame_28_q0;
output  [10:0] frame_28_address1;
output   frame_28_ce1;
input  [7:0] frame_28_q1;
output  [10:0] frame_28_address2;
output   frame_28_ce2;
input  [7:0] frame_28_q2;
output  [10:0] frame_29_address0;
output   frame_29_ce0;
input  [7:0] frame_29_q0;
output  [10:0] frame_29_address1;
output   frame_29_ce1;
input  [7:0] frame_29_q1;
output  [10:0] frame_29_address2;
output   frame_29_ce2;
input  [7:0] frame_29_q2;
output  [10:0] frame_30_address0;
output   frame_30_ce0;
input  [7:0] frame_30_q0;
output  [10:0] frame_30_address1;
output   frame_30_ce1;
input  [7:0] frame_30_q1;
output  [10:0] frame_30_address2;
output   frame_30_ce2;
input  [7:0] frame_30_q2;
output  [10:0] frame_31_address0;
output   frame_31_ce0;
input  [7:0] frame_31_q0;
output  [10:0] frame_31_address1;
output   frame_31_ce1;
input  [7:0] frame_31_q1;
output  [10:0] frame_31_address2;
output   frame_31_ce2;
input  [7:0] frame_31_q2;
output  [10:0] frame_32_address0;
output   frame_32_ce0;
input  [7:0] frame_32_q0;
output  [10:0] frame_32_address1;
output   frame_32_ce1;
input  [7:0] frame_32_q1;
output  [10:0] frame_32_address2;
output   frame_32_ce2;
input  [7:0] frame_32_q2;
output  [10:0] frame_33_address0;
output   frame_33_ce0;
input  [7:0] frame_33_q0;
output  [10:0] frame_33_address1;
output   frame_33_ce1;
input  [7:0] frame_33_q1;
output  [10:0] frame_33_address2;
output   frame_33_ce2;
input  [7:0] frame_33_q2;
output  [10:0] frame_34_address0;
output   frame_34_ce0;
input  [7:0] frame_34_q0;
output  [10:0] frame_34_address1;
output   frame_34_ce1;
input  [7:0] frame_34_q1;
output  [10:0] frame_34_address2;
output   frame_34_ce2;
input  [7:0] frame_34_q2;
output  [10:0] frame_35_address0;
output   frame_35_ce0;
input  [7:0] frame_35_q0;
output  [10:0] frame_35_address1;
output   frame_35_ce1;
input  [7:0] frame_35_q1;
output  [10:0] frame_35_address2;
output   frame_35_ce2;
input  [7:0] frame_35_q2;
output  [10:0] frame_36_address0;
output   frame_36_ce0;
input  [7:0] frame_36_q0;
output  [10:0] frame_36_address1;
output   frame_36_ce1;
input  [7:0] frame_36_q1;
output  [10:0] frame_36_address2;
output   frame_36_ce2;
input  [7:0] frame_36_q2;
output  [10:0] frame_37_address0;
output   frame_37_ce0;
input  [7:0] frame_37_q0;
output  [10:0] frame_37_address1;
output   frame_37_ce1;
input  [7:0] frame_37_q1;
output  [10:0] frame_37_address2;
output   frame_37_ce2;
input  [7:0] frame_37_q2;
output  [10:0] frame_38_address0;
output   frame_38_ce0;
input  [7:0] frame_38_q0;
output  [10:0] frame_38_address1;
output   frame_38_ce1;
input  [7:0] frame_38_q1;
output  [10:0] frame_38_address2;
output   frame_38_ce2;
input  [7:0] frame_38_q2;
output  [10:0] frame_39_address0;
output   frame_39_ce0;
input  [7:0] frame_39_q0;
output  [10:0] frame_39_address1;
output   frame_39_ce1;
input  [7:0] frame_39_q1;
output  [10:0] frame_39_address2;
output   frame_39_ce2;
input  [7:0] frame_39_q2;
output  [10:0] frame_40_address0;
output   frame_40_ce0;
input  [7:0] frame_40_q0;
output  [10:0] frame_40_address1;
output   frame_40_ce1;
input  [7:0] frame_40_q1;
output  [10:0] frame_40_address2;
output   frame_40_ce2;
input  [7:0] frame_40_q2;
output  [10:0] frame_41_address0;
output   frame_41_ce0;
input  [7:0] frame_41_q0;
output  [10:0] frame_41_address1;
output   frame_41_ce1;
input  [7:0] frame_41_q1;
output  [10:0] frame_41_address2;
output   frame_41_ce2;
input  [7:0] frame_41_q2;
output  [10:0] frame_42_address0;
output   frame_42_ce0;
input  [7:0] frame_42_q0;
output  [10:0] frame_42_address1;
output   frame_42_ce1;
input  [7:0] frame_42_q1;
output  [10:0] frame_42_address2;
output   frame_42_ce2;
input  [7:0] frame_42_q2;
output  [10:0] frame_43_address0;
output   frame_43_ce0;
input  [7:0] frame_43_q0;
output  [10:0] frame_43_address1;
output   frame_43_ce1;
input  [7:0] frame_43_q1;
output  [10:0] frame_43_address2;
output   frame_43_ce2;
input  [7:0] frame_43_q2;
output  [10:0] frame_44_address0;
output   frame_44_ce0;
input  [7:0] frame_44_q0;
output  [10:0] frame_44_address1;
output   frame_44_ce1;
input  [7:0] frame_44_q1;
output  [10:0] frame_44_address2;
output   frame_44_ce2;
input  [7:0] frame_44_q2;
output  [10:0] frame_45_address0;
output   frame_45_ce0;
input  [7:0] frame_45_q0;
output  [10:0] frame_45_address1;
output   frame_45_ce1;
input  [7:0] frame_45_q1;
output  [10:0] frame_45_address2;
output   frame_45_ce2;
input  [7:0] frame_45_q2;
output  [10:0] frame_46_address0;
output   frame_46_ce0;
input  [7:0] frame_46_q0;
output  [10:0] frame_46_address1;
output   frame_46_ce1;
input  [7:0] frame_46_q1;
output  [10:0] frame_46_address2;
output   frame_46_ce2;
input  [7:0] frame_46_q2;
output  [10:0] frame_47_address0;
output   frame_47_ce0;
input  [7:0] frame_47_q0;
output  [10:0] frame_47_address1;
output   frame_47_ce1;
input  [7:0] frame_47_q1;
output  [10:0] frame_47_address2;
output   frame_47_ce2;
input  [7:0] frame_47_q2;

reg ap_idle;
reg output_15_ce0;
reg output_15_we0;
reg output_14_ce0;
reg output_14_we0;
reg output_13_ce0;
reg output_13_we0;
reg output_12_ce0;
reg output_12_we0;
reg output_11_ce0;
reg output_11_we0;
reg output_10_ce0;
reg output_10_we0;
reg output_9_ce0;
reg output_9_we0;
reg output_8_ce0;
reg output_8_we0;
reg output_7_ce0;
reg output_7_we0;
reg output_6_ce0;
reg output_6_we0;
reg output_5_ce0;
reg output_5_we0;
reg output_4_ce0;
reg output_4_we0;
reg output_3_ce0;
reg output_3_we0;
reg output_2_ce0;
reg output_2_we0;
reg output_1_ce0;
reg output_1_we0;
reg output_r_ce0;
reg output_r_we0;
reg[10:0] frame_address0;
reg frame_ce0;
reg[10:0] frame_address1;
reg frame_ce1;
reg[10:0] frame_address2;
reg frame_ce2;
reg[10:0] frame_1_address0;
reg frame_1_ce0;
reg[10:0] frame_1_address1;
reg frame_1_ce1;
reg[10:0] frame_1_address2;
reg frame_1_ce2;
reg[10:0] frame_2_address0;
reg frame_2_ce0;
reg[10:0] frame_2_address1;
reg frame_2_ce1;
reg[10:0] frame_2_address2;
reg frame_2_ce2;
reg[10:0] frame_3_address0;
reg frame_3_ce0;
reg[10:0] frame_3_address1;
reg frame_3_ce1;
reg[10:0] frame_3_address2;
reg frame_3_ce2;
reg[10:0] frame_4_address0;
reg frame_4_ce0;
reg[10:0] frame_4_address1;
reg frame_4_ce1;
reg[10:0] frame_4_address2;
reg frame_4_ce2;
reg[10:0] frame_5_address0;
reg frame_5_ce0;
reg[10:0] frame_5_address1;
reg frame_5_ce1;
reg[10:0] frame_5_address2;
reg frame_5_ce2;
reg[10:0] frame_6_address0;
reg frame_6_ce0;
reg[10:0] frame_6_address1;
reg frame_6_ce1;
reg[10:0] frame_6_address2;
reg frame_6_ce2;
reg[10:0] frame_7_address0;
reg frame_7_ce0;
reg[10:0] frame_7_address1;
reg frame_7_ce1;
reg[10:0] frame_7_address2;
reg frame_7_ce2;
reg[10:0] frame_8_address0;
reg frame_8_ce0;
reg[10:0] frame_8_address1;
reg frame_8_ce1;
reg[10:0] frame_8_address2;
reg frame_8_ce2;
reg[10:0] frame_9_address0;
reg frame_9_ce0;
reg[10:0] frame_9_address1;
reg frame_9_ce1;
reg[10:0] frame_9_address2;
reg frame_9_ce2;
reg[10:0] frame_10_address0;
reg frame_10_ce0;
reg[10:0] frame_10_address1;
reg frame_10_ce1;
reg[10:0] frame_10_address2;
reg frame_10_ce2;
reg[10:0] frame_11_address0;
reg frame_11_ce0;
reg[10:0] frame_11_address1;
reg frame_11_ce1;
reg[10:0] frame_11_address2;
reg frame_11_ce2;
reg[10:0] frame_12_address0;
reg frame_12_ce0;
reg[10:0] frame_12_address1;
reg frame_12_ce1;
reg[10:0] frame_12_address2;
reg frame_12_ce2;
reg[10:0] frame_13_address0;
reg frame_13_ce0;
reg[10:0] frame_13_address1;
reg frame_13_ce1;
reg[10:0] frame_13_address2;
reg frame_13_ce2;
reg[10:0] frame_14_address0;
reg frame_14_ce0;
reg[10:0] frame_14_address1;
reg frame_14_ce1;
reg[10:0] frame_14_address2;
reg frame_14_ce2;
reg[10:0] frame_15_address0;
reg frame_15_ce0;
reg[10:0] frame_15_address1;
reg frame_15_ce1;
reg[10:0] frame_15_address2;
reg frame_15_ce2;
reg[10:0] frame_16_address0;
reg frame_16_ce0;
reg[10:0] frame_16_address1;
reg frame_16_ce1;
reg[10:0] frame_16_address2;
reg frame_16_ce2;
reg[10:0] frame_17_address0;
reg frame_17_ce0;
reg[10:0] frame_17_address1;
reg frame_17_ce1;
reg[10:0] frame_17_address2;
reg frame_17_ce2;
reg[10:0] frame_18_address0;
reg frame_18_ce0;
reg[10:0] frame_18_address1;
reg frame_18_ce1;
reg[10:0] frame_18_address2;
reg frame_18_ce2;
reg[10:0] frame_19_address0;
reg frame_19_ce0;
reg[10:0] frame_19_address1;
reg frame_19_ce1;
reg[10:0] frame_19_address2;
reg frame_19_ce2;
reg[10:0] frame_20_address0;
reg frame_20_ce0;
reg[10:0] frame_20_address1;
reg frame_20_ce1;
reg[10:0] frame_20_address2;
reg frame_20_ce2;
reg[10:0] frame_21_address0;
reg frame_21_ce0;
reg[10:0] frame_21_address1;
reg frame_21_ce1;
reg[10:0] frame_21_address2;
reg frame_21_ce2;
reg[10:0] frame_22_address0;
reg frame_22_ce0;
reg[10:0] frame_22_address1;
reg frame_22_ce1;
reg[10:0] frame_22_address2;
reg frame_22_ce2;
reg[10:0] frame_23_address0;
reg frame_23_ce0;
reg[10:0] frame_23_address1;
reg frame_23_ce1;
reg[10:0] frame_23_address2;
reg frame_23_ce2;
reg[10:0] frame_24_address0;
reg frame_24_ce0;
reg[10:0] frame_24_address1;
reg frame_24_ce1;
reg[10:0] frame_24_address2;
reg frame_24_ce2;
reg[10:0] frame_25_address0;
reg frame_25_ce0;
reg[10:0] frame_25_address1;
reg frame_25_ce1;
reg[10:0] frame_25_address2;
reg frame_25_ce2;
reg[10:0] frame_26_address0;
reg frame_26_ce0;
reg[10:0] frame_26_address1;
reg frame_26_ce1;
reg[10:0] frame_26_address2;
reg frame_26_ce2;
reg[10:0] frame_27_address0;
reg frame_27_ce0;
reg[10:0] frame_27_address1;
reg frame_27_ce1;
reg[10:0] frame_27_address2;
reg frame_27_ce2;
reg[10:0] frame_28_address0;
reg frame_28_ce0;
reg[10:0] frame_28_address1;
reg frame_28_ce1;
reg[10:0] frame_28_address2;
reg frame_28_ce2;
reg[10:0] frame_29_address0;
reg frame_29_ce0;
reg[10:0] frame_29_address1;
reg frame_29_ce1;
reg[10:0] frame_29_address2;
reg frame_29_ce2;
reg[10:0] frame_30_address0;
reg frame_30_ce0;
reg[10:0] frame_30_address1;
reg frame_30_ce1;
reg[10:0] frame_30_address2;
reg frame_30_ce2;
reg[10:0] frame_31_address0;
reg frame_31_ce0;
reg[10:0] frame_31_address1;
reg frame_31_ce1;
reg[10:0] frame_31_address2;
reg frame_31_ce2;
reg[10:0] frame_32_address0;
reg frame_32_ce0;
reg[10:0] frame_32_address1;
reg frame_32_ce1;
reg[10:0] frame_32_address2;
reg frame_32_ce2;
reg[10:0] frame_33_address0;
reg frame_33_ce0;
reg[10:0] frame_33_address1;
reg frame_33_ce1;
reg[10:0] frame_33_address2;
reg frame_33_ce2;
reg[10:0] frame_34_address0;
reg frame_34_ce0;
reg[10:0] frame_34_address1;
reg frame_34_ce1;
reg[10:0] frame_34_address2;
reg frame_34_ce2;
reg[10:0] frame_35_address0;
reg frame_35_ce0;
reg[10:0] frame_35_address1;
reg frame_35_ce1;
reg[10:0] frame_35_address2;
reg frame_35_ce2;
reg[10:0] frame_36_address0;
reg frame_36_ce0;
reg[10:0] frame_36_address1;
reg frame_36_ce1;
reg[10:0] frame_36_address2;
reg frame_36_ce2;
reg[10:0] frame_37_address0;
reg frame_37_ce0;
reg[10:0] frame_37_address1;
reg frame_37_ce1;
reg[10:0] frame_37_address2;
reg frame_37_ce2;
reg[10:0] frame_38_address0;
reg frame_38_ce0;
reg[10:0] frame_38_address1;
reg frame_38_ce1;
reg[10:0] frame_38_address2;
reg frame_38_ce2;
reg[10:0] frame_39_address0;
reg frame_39_ce0;
reg[10:0] frame_39_address1;
reg frame_39_ce1;
reg[10:0] frame_39_address2;
reg frame_39_ce2;
reg[10:0] frame_40_address0;
reg frame_40_ce0;
reg[10:0] frame_40_address1;
reg frame_40_ce1;
reg[10:0] frame_40_address2;
reg frame_40_ce2;
reg[10:0] frame_41_address0;
reg frame_41_ce0;
reg[10:0] frame_41_address1;
reg frame_41_ce1;
reg[10:0] frame_41_address2;
reg frame_41_ce2;
reg[10:0] frame_42_address0;
reg frame_42_ce0;
reg[10:0] frame_42_address1;
reg frame_42_ce1;
reg[10:0] frame_42_address2;
reg frame_42_ce2;
reg[10:0] frame_43_address0;
reg frame_43_ce0;
reg[10:0] frame_43_address1;
reg frame_43_ce1;
reg[10:0] frame_43_address2;
reg frame_43_ce2;
reg[10:0] frame_44_address0;
reg frame_44_ce0;
reg[10:0] frame_44_address1;
reg frame_44_ce1;
reg[10:0] frame_44_address2;
reg frame_44_ce2;
reg[10:0] frame_45_address0;
reg frame_45_ce0;
reg[10:0] frame_45_address1;
reg frame_45_ce1;
reg[10:0] frame_45_address2;
reg frame_45_ce2;
reg[10:0] frame_46_address0;
reg frame_46_ce0;
reg[10:0] frame_46_address1;
reg frame_46_ce1;
reg[10:0] frame_46_address2;
reg frame_46_ce2;
reg[10:0] frame_47_address0;
reg frame_47_ce0;
reg[10:0] frame_47_address1;
reg frame_47_ce1;
reg[10:0] frame_47_address2;
reg frame_47_ce2;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln40_fu_4170_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] select_ln40_fu_4194_p3;
reg   [7:0] select_ln40_reg_8120;
reg   [7:0] select_ln40_reg_8120_pp0_iter1_reg;
reg   [7:0] select_ln40_reg_8120_pp0_iter2_reg;
reg   [7:0] select_ln40_reg_8120_pp0_iter3_reg;
reg   [7:0] select_ln40_reg_8120_pp0_iter4_reg;
reg   [7:0] select_ln40_reg_8120_pp0_iter5_reg;
reg   [7:0] select_ln40_reg_8120_pp0_iter6_reg;
reg   [7:0] select_ln40_reg_8120_pp0_iter7_reg;
reg   [7:0] select_ln40_reg_8120_pp0_iter8_reg;
reg   [7:0] select_ln40_reg_8120_pp0_iter9_reg;
reg   [7:0] select_ln40_reg_8120_pp0_iter10_reg;
wire   [7:0] select_ln40_2_fu_4222_p3;
reg   [7:0] select_ln40_2_reg_8125;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter1_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter2_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter3_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter4_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter5_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter6_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter7_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter8_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter9_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter10_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter11_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter12_reg;
reg   [7:0] select_ln40_2_reg_8125_pp0_iter13_reg;
wire   [3:0] trunc_ln41_fu_4236_p1;
reg   [3:0] trunc_ln41_reg_8133;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter1_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter2_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter3_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter4_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter5_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter6_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter7_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter8_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter9_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter10_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter11_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter12_reg;
reg   [3:0] trunc_ln41_reg_8133_pp0_iter13_reg;
reg   [3:0] trunc_ln45_1_reg_8140;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter1_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter2_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter3_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter4_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter5_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter6_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter7_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter8_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter9_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter10_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter11_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter12_reg;
reg   [3:0] trunc_ln45_1_reg_8140_pp0_iter13_reg;
wire   [3:0] trunc_ln45_3_fu_4256_p1;
reg   [3:0] trunc_ln45_3_reg_8146;
reg   [3:0] trunc_ln45_3_reg_8146_pp0_iter1_reg;
reg   [3:0] trunc_ln45_3_reg_8146_pp0_iter2_reg;
reg   [3:0] trunc_ln45_3_reg_8146_pp0_iter3_reg;
reg   [3:0] trunc_ln45_3_reg_8146_pp0_iter4_reg;
reg   [3:0] trunc_ln45_3_reg_8146_pp0_iter5_reg;
reg   [3:0] trunc_ln45_3_reg_8146_pp0_iter6_reg;
reg   [3:0] trunc_ln45_3_reg_8146_pp0_iter7_reg;
reg   [3:0] trunc_ln45_3_reg_8146_pp0_iter8_reg;
reg   [3:0] trunc_ln45_3_reg_8146_pp0_iter9_reg;
reg   [3:0] trunc_ln45_3_reg_8146_pp0_iter10_reg;
reg   [3:0] trunc_ln45_3_reg_8146_pp0_iter11_reg;
reg   [3:0] trunc_ln45_2_reg_8153;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter1_reg;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter2_reg;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter3_reg;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter4_reg;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter5_reg;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter6_reg;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter7_reg;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter8_reg;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter9_reg;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter10_reg;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter11_reg;
reg   [3:0] trunc_ln45_2_reg_8153_pp0_iter12_reg;
reg   [6:0] tmp_146_cast_reg_8160;
reg   [6:0] tmp_146_cast_reg_8160_pp0_iter1_reg;
reg   [6:0] tmp_146_cast_reg_8160_pp0_iter2_reg;
reg   [6:0] tmp_146_cast_reg_8160_pp0_iter3_reg;
reg   [6:0] tmp_146_cast_reg_8160_pp0_iter4_reg;
reg   [6:0] tmp_146_cast_reg_8160_pp0_iter5_reg;
reg   [6:0] tmp_146_cast_reg_8160_pp0_iter6_reg;
reg   [6:0] tmp_146_cast_reg_8160_pp0_iter7_reg;
reg   [6:0] tmp_146_cast_reg_8160_pp0_iter8_reg;
reg   [6:0] tmp_146_cast_reg_8160_pp0_iter9_reg;
reg   [6:0] tmp_146_cast_reg_8160_pp0_iter10_reg;
reg   [6:0] tmp_146_cast_reg_8160_pp0_iter11_reg;
wire   [1:0] trunc_ln40_fu_4305_p1;
reg   [1:0] trunc_ln40_reg_8167;
reg   [1:0] trunc_ln40_reg_8167_pp0_iter12_reg;
wire   [3:0] trunc_ln45_fu_4314_p1;
reg   [3:0] trunc_ln45_reg_8299;
reg   [3:0] trunc_ln5_reg_8306;
reg   [3:0] trunc_ln5_reg_8306_pp0_iter12_reg;
reg   [3:0] tmp_147_reg_10233;
wire   [7:0] trunc_ln50_fu_8037_p1;
reg   [7:0] trunc_ln50_reg_10238;
wire   [63:0] zext_ln45_1_fu_4379_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln45_2_fu_4438_p1;
wire   [63:0] zext_ln45_4_fu_4497_p1;
wire   [63:0] zext_ln45_6_fu_4556_p1;
wire   [63:0] zext_ln45_7_fu_4615_p1;
wire   [63:0] zext_ln45_14_fu_4673_p1;
wire   [63:0] zext_ln45_15_fu_4731_p1;
wire   [63:0] zext_ln45_16_fu_4789_p1;
wire   [63:0] zext_ln50_fu_8047_p1;
reg   [7:0] x_fu_236;
wire   [7:0] add_ln45_1_fu_4250_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_x_load;
reg   [7:0] y_fu_240;
reg   [7:0] ap_sig_allocacmp_y_load;
reg   [15:0] indvar_flatten6_fu_244;
wire   [15:0] add_ln40_fu_4176_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten6_load;
wire   [7:0] select_ln50_fu_8072_p3;
wire   [0:0] icmp_ln41_fu_4188_p2;
wire   [7:0] add_ln40_2_fu_4202_p2;
wire   [7:0] add_ln40_3_fu_4208_p2;
wire   [7:0] grp_fu_4230_p0;
wire   [2:0] grp_fu_4230_p1;
wire   [7:0] select_ln40_1_fu_4214_p3;
wire   [7:0] mul_ln42_fu_4274_p0;
wire   [9:0] mul_ln42_fu_4274_p1;
wire   [16:0] mul_ln42_fu_4274_p2;
wire   [1:0] grp_fu_4230_p2;
wire   [7:0] add_ln45_fu_4309_p2;
wire   [7:0] mul_ln40_fu_4331_p0;
wire   [9:0] mul_ln40_fu_4331_p1;
wire   [16:0] mul_ln40_fu_4331_p2;
wire   [7:0] add_ln40_1_fu_4347_p2;
wire   [7:0] mul_ln45_fu_4356_p0;
wire   [9:0] mul_ln45_fu_4356_p1;
wire   [16:0] mul_ln45_fu_4356_p2;
wire   [6:0] tmp_139_cast_fu_4362_p4;
wire   [10:0] tmp_136_fu_4372_p3;
wire   [6:0] tmp_138_cast_fu_4337_p4;
wire   [10:0] tmp_137_fu_4431_p3;
wire   [10:0] tmp_138_fu_4490_p3;
wire   [10:0] tmp_140_fu_4549_p3;
wire   [10:0] tmp_141_fu_4608_p3;
wire   [10:0] tmp_142_fu_4667_p3;
wire   [10:0] tmp_143_fu_4725_p3;
wire   [10:0] tmp_144_fu_4783_p3;
wire   [7:0] tmp_1_fu_4841_p7;
wire   [7:0] tmp_2_fu_4860_p7;
wire   [7:0] tmp_3_fu_4879_p7;
wire   [7:0] tmp_4_fu_4898_p7;
wire   [7:0] tmp_5_fu_4917_p7;
wire   [7:0] tmp_6_fu_4936_p7;
wire   [7:0] tmp_7_fu_4955_p7;
wire   [7:0] tmp_8_fu_4974_p7;
wire   [7:0] tmp_9_fu_4993_p7;
wire   [7:0] tmp_s_fu_5012_p7;
wire   [7:0] tmp_10_fu_5031_p7;
wire   [7:0] tmp_11_fu_5050_p7;
wire   [7:0] tmp_12_fu_5069_p7;
wire   [7:0] tmp_13_fu_5088_p7;
wire   [7:0] tmp_14_fu_5107_p7;
wire   [7:0] tmp_15_fu_5126_p7;
wire   [7:0] tmp_1_fu_4841_p9;
wire   [7:0] tmp_2_fu_4860_p9;
wire   [7:0] tmp_3_fu_4879_p9;
wire   [7:0] tmp_4_fu_4898_p9;
wire   [7:0] tmp_5_fu_4917_p9;
wire   [7:0] tmp_6_fu_4936_p9;
wire   [7:0] tmp_7_fu_4955_p9;
wire   [7:0] tmp_8_fu_4974_p9;
wire   [7:0] tmp_9_fu_4993_p9;
wire   [7:0] tmp_s_fu_5012_p9;
wire   [7:0] tmp_10_fu_5031_p9;
wire   [7:0] tmp_11_fu_5050_p9;
wire   [7:0] tmp_12_fu_5069_p9;
wire   [7:0] tmp_13_fu_5088_p9;
wire   [7:0] tmp_14_fu_5107_p9;
wire   [7:0] tmp_15_fu_5126_p9;
wire   [7:0] tmp_16_fu_5145_p33;
wire   [7:0] tmp_16_fu_5145_p35;
wire   [7:0] tmp_17_fu_5220_p7;
wire   [7:0] tmp_18_fu_5239_p7;
wire   [7:0] tmp_19_fu_5258_p7;
wire   [7:0] tmp_20_fu_5277_p7;
wire   [7:0] tmp_21_fu_5296_p7;
wire   [7:0] tmp_22_fu_5315_p7;
wire   [7:0] tmp_23_fu_5334_p7;
wire   [7:0] tmp_24_fu_5353_p7;
wire   [7:0] tmp_25_fu_5372_p7;
wire   [7:0] tmp_26_fu_5391_p7;
wire   [7:0] tmp_27_fu_5410_p7;
wire   [7:0] tmp_28_fu_5429_p7;
wire   [7:0] tmp_29_fu_5448_p7;
wire   [7:0] tmp_30_fu_5467_p7;
wire   [7:0] tmp_31_fu_5486_p7;
wire   [7:0] tmp_32_fu_5505_p7;
wire   [7:0] tmp_17_fu_5220_p9;
wire   [7:0] tmp_18_fu_5239_p9;
wire   [7:0] tmp_19_fu_5258_p9;
wire   [7:0] tmp_20_fu_5277_p9;
wire   [7:0] tmp_21_fu_5296_p9;
wire   [7:0] tmp_22_fu_5315_p9;
wire   [7:0] tmp_23_fu_5334_p9;
wire   [7:0] tmp_24_fu_5353_p9;
wire   [7:0] tmp_25_fu_5372_p9;
wire   [7:0] tmp_26_fu_5391_p9;
wire   [7:0] tmp_27_fu_5410_p9;
wire   [7:0] tmp_28_fu_5429_p9;
wire   [7:0] tmp_29_fu_5448_p9;
wire   [7:0] tmp_30_fu_5467_p9;
wire   [7:0] tmp_31_fu_5486_p9;
wire   [7:0] tmp_32_fu_5505_p9;
wire   [7:0] tmp_33_fu_5524_p33;
wire   [7:0] tmp_33_fu_5524_p35;
wire   [7:0] tmp_34_fu_5599_p7;
wire   [7:0] tmp_35_fu_5618_p7;
wire   [7:0] tmp_36_fu_5637_p7;
wire   [7:0] tmp_37_fu_5656_p7;
wire   [7:0] tmp_38_fu_5675_p7;
wire   [7:0] tmp_39_fu_5694_p7;
wire   [7:0] tmp_40_fu_5713_p7;
wire   [7:0] tmp_41_fu_5732_p7;
wire   [7:0] tmp_42_fu_5751_p7;
wire   [7:0] tmp_43_fu_5770_p7;
wire   [7:0] tmp_44_fu_5789_p7;
wire   [7:0] tmp_45_fu_5808_p7;
wire   [7:0] tmp_46_fu_5827_p7;
wire   [7:0] tmp_47_fu_5846_p7;
wire   [7:0] tmp_48_fu_5865_p7;
wire   [7:0] tmp_49_fu_5884_p7;
wire   [7:0] tmp_34_fu_5599_p9;
wire   [7:0] tmp_35_fu_5618_p9;
wire   [7:0] tmp_36_fu_5637_p9;
wire   [7:0] tmp_37_fu_5656_p9;
wire   [7:0] tmp_38_fu_5675_p9;
wire   [7:0] tmp_39_fu_5694_p9;
wire   [7:0] tmp_40_fu_5713_p9;
wire   [7:0] tmp_41_fu_5732_p9;
wire   [7:0] tmp_42_fu_5751_p9;
wire   [7:0] tmp_43_fu_5770_p9;
wire   [7:0] tmp_44_fu_5789_p9;
wire   [7:0] tmp_45_fu_5808_p9;
wire   [7:0] tmp_46_fu_5827_p9;
wire   [7:0] tmp_47_fu_5846_p9;
wire   [7:0] tmp_48_fu_5865_p9;
wire   [7:0] tmp_49_fu_5884_p9;
wire   [7:0] tmp_50_fu_5903_p33;
wire   [7:0] tmp_50_fu_5903_p35;
wire   [7:0] tmp_51_fu_5982_p7;
wire   [7:0] tmp_52_fu_6001_p7;
wire   [7:0] tmp_53_fu_6020_p7;
wire   [7:0] tmp_54_fu_6039_p7;
wire   [7:0] tmp_55_fu_6058_p7;
wire   [7:0] tmp_56_fu_6077_p7;
wire   [7:0] tmp_57_fu_6096_p7;
wire   [7:0] tmp_58_fu_6115_p7;
wire   [7:0] tmp_59_fu_6134_p7;
wire   [7:0] tmp_60_fu_6153_p7;
wire   [7:0] tmp_61_fu_6172_p7;
wire   [7:0] tmp_62_fu_6191_p7;
wire   [7:0] tmp_63_fu_6210_p7;
wire   [7:0] tmp_64_fu_6229_p7;
wire   [7:0] tmp_65_fu_6248_p7;
wire   [7:0] tmp_66_fu_6267_p7;
wire   [7:0] tmp_51_fu_5982_p9;
wire   [7:0] tmp_52_fu_6001_p9;
wire   [7:0] tmp_53_fu_6020_p9;
wire   [7:0] tmp_54_fu_6039_p9;
wire   [7:0] tmp_55_fu_6058_p9;
wire   [7:0] tmp_56_fu_6077_p9;
wire   [7:0] tmp_57_fu_6096_p9;
wire   [7:0] tmp_58_fu_6115_p9;
wire   [7:0] tmp_59_fu_6134_p9;
wire   [7:0] tmp_60_fu_6153_p9;
wire   [7:0] tmp_61_fu_6172_p9;
wire   [7:0] tmp_62_fu_6191_p9;
wire   [7:0] tmp_63_fu_6210_p9;
wire   [7:0] tmp_64_fu_6229_p9;
wire   [7:0] tmp_65_fu_6248_p9;
wire   [7:0] tmp_66_fu_6267_p9;
wire   [7:0] tmp_67_fu_6286_p33;
wire   [7:0] tmp_67_fu_6286_p35;
wire   [7:0] tmp_68_fu_6361_p7;
wire   [7:0] tmp_69_fu_6380_p7;
wire   [7:0] tmp_70_fu_6399_p7;
wire   [7:0] tmp_71_fu_6418_p7;
wire   [7:0] tmp_72_fu_6437_p7;
wire   [7:0] tmp_73_fu_6456_p7;
wire   [7:0] tmp_74_fu_6475_p7;
wire   [7:0] tmp_75_fu_6494_p7;
wire   [7:0] tmp_76_fu_6513_p7;
wire   [7:0] tmp_77_fu_6532_p7;
wire   [7:0] tmp_78_fu_6551_p7;
wire   [7:0] tmp_79_fu_6570_p7;
wire   [7:0] tmp_80_fu_6589_p7;
wire   [7:0] tmp_81_fu_6608_p7;
wire   [7:0] tmp_82_fu_6627_p7;
wire   [7:0] tmp_83_fu_6646_p7;
wire   [7:0] tmp_68_fu_6361_p9;
wire   [7:0] tmp_69_fu_6380_p9;
wire   [7:0] tmp_70_fu_6399_p9;
wire   [7:0] tmp_71_fu_6418_p9;
wire   [7:0] tmp_72_fu_6437_p9;
wire   [7:0] tmp_73_fu_6456_p9;
wire   [7:0] tmp_74_fu_6475_p9;
wire   [7:0] tmp_75_fu_6494_p9;
wire   [7:0] tmp_76_fu_6513_p9;
wire   [7:0] tmp_77_fu_6532_p9;
wire   [7:0] tmp_78_fu_6551_p9;
wire   [7:0] tmp_79_fu_6570_p9;
wire   [7:0] tmp_80_fu_6589_p9;
wire   [7:0] tmp_81_fu_6608_p9;
wire   [7:0] tmp_82_fu_6627_p9;
wire   [7:0] tmp_83_fu_6646_p9;
wire   [7:0] tmp_84_fu_6665_p33;
wire   [7:0] tmp_84_fu_6665_p35;
wire   [7:0] tmp_85_fu_6740_p7;
wire   [7:0] tmp_86_fu_6759_p7;
wire   [7:0] tmp_87_fu_6778_p7;
wire   [7:0] tmp_88_fu_6797_p7;
wire   [7:0] tmp_89_fu_6816_p7;
wire   [7:0] tmp_90_fu_6835_p7;
wire   [7:0] tmp_91_fu_6854_p7;
wire   [7:0] tmp_92_fu_6873_p7;
wire   [7:0] tmp_93_fu_6892_p7;
wire   [7:0] tmp_94_fu_6911_p7;
wire   [7:0] tmp_95_fu_6930_p7;
wire   [7:0] tmp_96_fu_6949_p7;
wire   [7:0] tmp_97_fu_6968_p7;
wire   [7:0] tmp_98_fu_6987_p7;
wire   [7:0] tmp_99_fu_7006_p7;
wire   [7:0] tmp_100_fu_7025_p7;
wire   [7:0] tmp_85_fu_6740_p9;
wire   [7:0] tmp_86_fu_6759_p9;
wire   [7:0] tmp_87_fu_6778_p9;
wire   [7:0] tmp_88_fu_6797_p9;
wire   [7:0] tmp_89_fu_6816_p9;
wire   [7:0] tmp_90_fu_6835_p9;
wire   [7:0] tmp_91_fu_6854_p9;
wire   [7:0] tmp_92_fu_6873_p9;
wire   [7:0] tmp_93_fu_6892_p9;
wire   [7:0] tmp_94_fu_6911_p9;
wire   [7:0] tmp_95_fu_6930_p9;
wire   [7:0] tmp_96_fu_6949_p9;
wire   [7:0] tmp_97_fu_6968_p9;
wire   [7:0] tmp_98_fu_6987_p9;
wire   [7:0] tmp_99_fu_7006_p9;
wire   [7:0] tmp_100_fu_7025_p9;
wire   [7:0] tmp_101_fu_7044_p33;
wire   [7:0] tmp_101_fu_7044_p35;
wire   [7:0] tmp_102_fu_7123_p7;
wire   [7:0] tmp_103_fu_7142_p7;
wire   [7:0] tmp_104_fu_7161_p7;
wire   [7:0] tmp_105_fu_7180_p7;
wire   [7:0] tmp_106_fu_7199_p7;
wire   [7:0] tmp_107_fu_7218_p7;
wire   [7:0] tmp_108_fu_7237_p7;
wire   [7:0] tmp_109_fu_7256_p7;
wire   [7:0] tmp_110_fu_7275_p7;
wire   [7:0] tmp_111_fu_7294_p7;
wire   [7:0] tmp_112_fu_7313_p7;
wire   [7:0] tmp_113_fu_7332_p7;
wire   [7:0] tmp_114_fu_7351_p7;
wire   [7:0] tmp_115_fu_7370_p7;
wire   [7:0] tmp_116_fu_7389_p7;
wire   [7:0] tmp_117_fu_7408_p7;
wire   [7:0] tmp_102_fu_7123_p9;
wire   [7:0] tmp_103_fu_7142_p9;
wire   [7:0] tmp_104_fu_7161_p9;
wire   [7:0] tmp_105_fu_7180_p9;
wire   [7:0] tmp_106_fu_7199_p9;
wire   [7:0] tmp_107_fu_7218_p9;
wire   [7:0] tmp_108_fu_7237_p9;
wire   [7:0] tmp_109_fu_7256_p9;
wire   [7:0] tmp_110_fu_7275_p9;
wire   [7:0] tmp_111_fu_7294_p9;
wire   [7:0] tmp_112_fu_7313_p9;
wire   [7:0] tmp_113_fu_7332_p9;
wire   [7:0] tmp_114_fu_7351_p9;
wire   [7:0] tmp_115_fu_7370_p9;
wire   [7:0] tmp_116_fu_7389_p9;
wire   [7:0] tmp_117_fu_7408_p9;
wire   [7:0] tmp_118_fu_7427_p33;
wire   [7:0] tmp_118_fu_7427_p35;
wire   [7:0] tmp_119_fu_7502_p7;
wire   [7:0] tmp_120_fu_7521_p7;
wire   [7:0] tmp_121_fu_7540_p7;
wire   [7:0] tmp_122_fu_7559_p7;
wire   [7:0] tmp_123_fu_7578_p7;
wire   [7:0] tmp_124_fu_7597_p7;
wire   [7:0] tmp_125_fu_7616_p7;
wire   [7:0] tmp_126_fu_7635_p7;
wire   [7:0] tmp_127_fu_7654_p7;
wire   [7:0] tmp_128_fu_7673_p7;
wire   [7:0] tmp_129_fu_7692_p7;
wire   [7:0] tmp_130_fu_7711_p7;
wire   [7:0] tmp_131_fu_7730_p7;
wire   [7:0] tmp_132_fu_7749_p7;
wire   [7:0] tmp_133_fu_7768_p7;
wire   [7:0] tmp_134_fu_7787_p7;
wire   [7:0] tmp_119_fu_7502_p9;
wire   [7:0] tmp_120_fu_7521_p9;
wire   [7:0] tmp_121_fu_7540_p9;
wire   [7:0] tmp_122_fu_7559_p9;
wire   [7:0] tmp_123_fu_7578_p9;
wire   [7:0] tmp_124_fu_7597_p9;
wire   [7:0] tmp_125_fu_7616_p9;
wire   [7:0] tmp_126_fu_7635_p9;
wire   [7:0] tmp_127_fu_7654_p9;
wire   [7:0] tmp_128_fu_7673_p9;
wire   [7:0] tmp_129_fu_7692_p9;
wire   [7:0] tmp_130_fu_7711_p9;
wire   [7:0] tmp_131_fu_7730_p9;
wire   [7:0] tmp_132_fu_7749_p9;
wire   [7:0] tmp_133_fu_7768_p9;
wire   [7:0] tmp_134_fu_7787_p9;
wire   [7:0] tmp_135_fu_7806_p33;
wire   [7:0] tmp_135_fu_7806_p35;
wire   [8:0] zext_ln45_13_fu_7877_p1;
wire   [8:0] zext_ln45_3_fu_5216_p1;
wire   [8:0] sub_ln45_fu_7881_p2;
wire   [8:0] zext_ln42_fu_6736_p1;
wire   [8:0] zext_ln45_9_fu_6357_p1;
wire   [8:0] tmp_fu_7891_p2;
wire   [9:0] tmp_145_fu_7897_p3;
wire  signed [10:0] sext_ln45_fu_7905_p1;
wire   [10:0] zext_ln45_10_fu_5974_p1;
wire   [10:0] add_ln45_2_fu_7909_p2;
wire   [10:0] zext_ln45_17_fu_7115_p1;
wire   [10:0] sub_ln45_1_fu_7915_p2;
wire  signed [10:0] sub_ln45_cast1_fu_7887_p1;
wire   [8:0] zext_ln45_12_fu_7498_p1;
wire   [8:0] zext_ln45_5_fu_5595_p1;
wire   [8:0] tmp6_fu_7927_p2;
wire   [9:0] tmp_146_fu_7933_p3;
wire   [8:0] zext_ln45_11_fu_7119_p1;
wire   [8:0] zext_ln45_8_fu_5978_p1;
wire   [8:0] sub_ln46_fu_7945_p2;
wire  signed [10:0] sext_ln46_fu_7941_p1;
wire   [10:0] add_ln46_fu_7955_p2;
wire  signed [10:0] sext_ln46_1_fu_7951_p1;
wire   [10:0] px_fu_7921_p2;
wire   [0:0] abscond_fu_7973_p2;
wire   [10:0] neg_fu_7967_p2;
wire  signed [10:0] abs_fu_7979_p3;
wire   [10:0] py_fu_7961_p2;
wire   [0:0] abscond3_fu_7997_p2;
wire   [10:0] neg2_fu_7991_p2;
wire  signed [10:0] abs4_fu_8003_p3;
wire  signed [11:0] sext_ln49_fu_8011_p1;
wire  signed [11:0] abs_cast_fu_7987_p1;
wire   [11:0] magnitude_fu_8021_p2;
wire   [10:0] add_ln49_fu_8015_p2;
wire   [11:0] tmp_139_fu_8041_p3;
wire   [0:0] icmp_ln50_fu_8067_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [16:0] mul_ln40_fu_4331_p00;
wire   [16:0] mul_ln42_fu_4274_p00;
wire   [16:0] mul_ln45_fu_4356_p00;
reg    ap_condition_5165;
reg    ap_condition_5168;
reg    ap_condition_5171;
reg    ap_condition_5174;
reg    ap_condition_5177;
reg    ap_condition_5180;
reg    ap_condition_5183;
reg    ap_condition_5186;
reg    ap_condition_5189;
reg    ap_condition_5192;
reg    ap_condition_5195;
reg    ap_condition_5198;
reg    ap_condition_5201;
reg    ap_condition_5204;
reg    ap_condition_5207;
reg    ap_condition_5210;
reg    ap_condition_5213;
reg    ap_condition_5216;
reg    ap_condition_5219;
reg    ap_condition_5222;
reg    ap_condition_5225;
reg    ap_condition_5228;
reg    ap_condition_5231;
reg    ap_condition_5234;
reg    ap_condition_5237;
reg    ap_condition_5240;
reg    ap_condition_5243;
reg    ap_condition_5246;
reg    ap_condition_5249;
reg    ap_condition_5252;
reg    ap_condition_5255;
reg    ap_condition_5258;
wire   [1:0] tmp_1_fu_4841_p1;
wire  signed [1:0] tmp_1_fu_4841_p3;
wire   [1:0] tmp_1_fu_4841_p5;
wire   [1:0] tmp_2_fu_4860_p1;
wire  signed [1:0] tmp_2_fu_4860_p3;
wire   [1:0] tmp_2_fu_4860_p5;
wire   [1:0] tmp_3_fu_4879_p1;
wire  signed [1:0] tmp_3_fu_4879_p3;
wire   [1:0] tmp_3_fu_4879_p5;
wire   [1:0] tmp_4_fu_4898_p1;
wire  signed [1:0] tmp_4_fu_4898_p3;
wire   [1:0] tmp_4_fu_4898_p5;
wire   [1:0] tmp_5_fu_4917_p1;
wire  signed [1:0] tmp_5_fu_4917_p3;
wire   [1:0] tmp_5_fu_4917_p5;
wire   [1:0] tmp_6_fu_4936_p1;
wire  signed [1:0] tmp_6_fu_4936_p3;
wire   [1:0] tmp_6_fu_4936_p5;
wire   [1:0] tmp_7_fu_4955_p1;
wire  signed [1:0] tmp_7_fu_4955_p3;
wire   [1:0] tmp_7_fu_4955_p5;
wire   [1:0] tmp_8_fu_4974_p1;
wire  signed [1:0] tmp_8_fu_4974_p3;
wire   [1:0] tmp_8_fu_4974_p5;
wire   [1:0] tmp_9_fu_4993_p1;
wire  signed [1:0] tmp_9_fu_4993_p3;
wire   [1:0] tmp_9_fu_4993_p5;
wire   [1:0] tmp_s_fu_5012_p1;
wire  signed [1:0] tmp_s_fu_5012_p3;
wire   [1:0] tmp_s_fu_5012_p5;
wire   [1:0] tmp_10_fu_5031_p1;
wire  signed [1:0] tmp_10_fu_5031_p3;
wire   [1:0] tmp_10_fu_5031_p5;
wire   [1:0] tmp_11_fu_5050_p1;
wire  signed [1:0] tmp_11_fu_5050_p3;
wire   [1:0] tmp_11_fu_5050_p5;
wire   [1:0] tmp_12_fu_5069_p1;
wire  signed [1:0] tmp_12_fu_5069_p3;
wire   [1:0] tmp_12_fu_5069_p5;
wire   [1:0] tmp_13_fu_5088_p1;
wire  signed [1:0] tmp_13_fu_5088_p3;
wire   [1:0] tmp_13_fu_5088_p5;
wire   [1:0] tmp_14_fu_5107_p1;
wire  signed [1:0] tmp_14_fu_5107_p3;
wire   [1:0] tmp_14_fu_5107_p5;
wire   [1:0] tmp_15_fu_5126_p1;
wire  signed [1:0] tmp_15_fu_5126_p3;
wire   [1:0] tmp_15_fu_5126_p5;
wire   [3:0] tmp_16_fu_5145_p1;
wire   [3:0] tmp_16_fu_5145_p3;
wire   [3:0] tmp_16_fu_5145_p5;
wire   [3:0] tmp_16_fu_5145_p7;
wire   [3:0] tmp_16_fu_5145_p9;
wire   [3:0] tmp_16_fu_5145_p11;
wire   [3:0] tmp_16_fu_5145_p13;
wire   [3:0] tmp_16_fu_5145_p15;
wire  signed [3:0] tmp_16_fu_5145_p17;
wire  signed [3:0] tmp_16_fu_5145_p19;
wire  signed [3:0] tmp_16_fu_5145_p21;
wire  signed [3:0] tmp_16_fu_5145_p23;
wire  signed [3:0] tmp_16_fu_5145_p25;
wire  signed [3:0] tmp_16_fu_5145_p27;
wire  signed [3:0] tmp_16_fu_5145_p29;
wire  signed [3:0] tmp_16_fu_5145_p31;
wire   [1:0] tmp_17_fu_5220_p1;
wire  signed [1:0] tmp_17_fu_5220_p3;
wire   [1:0] tmp_17_fu_5220_p5;
wire   [1:0] tmp_18_fu_5239_p1;
wire  signed [1:0] tmp_18_fu_5239_p3;
wire   [1:0] tmp_18_fu_5239_p5;
wire   [1:0] tmp_19_fu_5258_p1;
wire  signed [1:0] tmp_19_fu_5258_p3;
wire   [1:0] tmp_19_fu_5258_p5;
wire   [1:0] tmp_20_fu_5277_p1;
wire  signed [1:0] tmp_20_fu_5277_p3;
wire   [1:0] tmp_20_fu_5277_p5;
wire   [1:0] tmp_21_fu_5296_p1;
wire  signed [1:0] tmp_21_fu_5296_p3;
wire   [1:0] tmp_21_fu_5296_p5;
wire   [1:0] tmp_22_fu_5315_p1;
wire  signed [1:0] tmp_22_fu_5315_p3;
wire   [1:0] tmp_22_fu_5315_p5;
wire   [1:0] tmp_23_fu_5334_p1;
wire  signed [1:0] tmp_23_fu_5334_p3;
wire   [1:0] tmp_23_fu_5334_p5;
wire   [1:0] tmp_24_fu_5353_p1;
wire  signed [1:0] tmp_24_fu_5353_p3;
wire   [1:0] tmp_24_fu_5353_p5;
wire   [1:0] tmp_25_fu_5372_p1;
wire  signed [1:0] tmp_25_fu_5372_p3;
wire   [1:0] tmp_25_fu_5372_p5;
wire   [1:0] tmp_26_fu_5391_p1;
wire  signed [1:0] tmp_26_fu_5391_p3;
wire   [1:0] tmp_26_fu_5391_p5;
wire   [1:0] tmp_27_fu_5410_p1;
wire  signed [1:0] tmp_27_fu_5410_p3;
wire   [1:0] tmp_27_fu_5410_p5;
wire   [1:0] tmp_28_fu_5429_p1;
wire  signed [1:0] tmp_28_fu_5429_p3;
wire   [1:0] tmp_28_fu_5429_p5;
wire   [1:0] tmp_29_fu_5448_p1;
wire  signed [1:0] tmp_29_fu_5448_p3;
wire   [1:0] tmp_29_fu_5448_p5;
wire   [1:0] tmp_30_fu_5467_p1;
wire  signed [1:0] tmp_30_fu_5467_p3;
wire   [1:0] tmp_30_fu_5467_p5;
wire   [1:0] tmp_31_fu_5486_p1;
wire  signed [1:0] tmp_31_fu_5486_p3;
wire   [1:0] tmp_31_fu_5486_p5;
wire   [1:0] tmp_32_fu_5505_p1;
wire  signed [1:0] tmp_32_fu_5505_p3;
wire   [1:0] tmp_32_fu_5505_p5;
wire   [3:0] tmp_33_fu_5524_p1;
wire   [3:0] tmp_33_fu_5524_p3;
wire   [3:0] tmp_33_fu_5524_p5;
wire   [3:0] tmp_33_fu_5524_p7;
wire   [3:0] tmp_33_fu_5524_p9;
wire   [3:0] tmp_33_fu_5524_p11;
wire   [3:0] tmp_33_fu_5524_p13;
wire   [3:0] tmp_33_fu_5524_p15;
wire  signed [3:0] tmp_33_fu_5524_p17;
wire  signed [3:0] tmp_33_fu_5524_p19;
wire  signed [3:0] tmp_33_fu_5524_p21;
wire  signed [3:0] tmp_33_fu_5524_p23;
wire  signed [3:0] tmp_33_fu_5524_p25;
wire  signed [3:0] tmp_33_fu_5524_p27;
wire  signed [3:0] tmp_33_fu_5524_p29;
wire  signed [3:0] tmp_33_fu_5524_p31;
wire   [1:0] tmp_34_fu_5599_p1;
wire  signed [1:0] tmp_34_fu_5599_p3;
wire   [1:0] tmp_34_fu_5599_p5;
wire   [1:0] tmp_35_fu_5618_p1;
wire  signed [1:0] tmp_35_fu_5618_p3;
wire   [1:0] tmp_35_fu_5618_p5;
wire   [1:0] tmp_36_fu_5637_p1;
wire  signed [1:0] tmp_36_fu_5637_p3;
wire   [1:0] tmp_36_fu_5637_p5;
wire   [1:0] tmp_37_fu_5656_p1;
wire  signed [1:0] tmp_37_fu_5656_p3;
wire   [1:0] tmp_37_fu_5656_p5;
wire   [1:0] tmp_38_fu_5675_p1;
wire  signed [1:0] tmp_38_fu_5675_p3;
wire   [1:0] tmp_38_fu_5675_p5;
wire   [1:0] tmp_39_fu_5694_p1;
wire  signed [1:0] tmp_39_fu_5694_p3;
wire   [1:0] tmp_39_fu_5694_p5;
wire   [1:0] tmp_40_fu_5713_p1;
wire  signed [1:0] tmp_40_fu_5713_p3;
wire   [1:0] tmp_40_fu_5713_p5;
wire   [1:0] tmp_41_fu_5732_p1;
wire  signed [1:0] tmp_41_fu_5732_p3;
wire   [1:0] tmp_41_fu_5732_p5;
wire   [1:0] tmp_42_fu_5751_p1;
wire  signed [1:0] tmp_42_fu_5751_p3;
wire   [1:0] tmp_42_fu_5751_p5;
wire   [1:0] tmp_43_fu_5770_p1;
wire  signed [1:0] tmp_43_fu_5770_p3;
wire   [1:0] tmp_43_fu_5770_p5;
wire   [1:0] tmp_44_fu_5789_p1;
wire  signed [1:0] tmp_44_fu_5789_p3;
wire   [1:0] tmp_44_fu_5789_p5;
wire   [1:0] tmp_45_fu_5808_p1;
wire  signed [1:0] tmp_45_fu_5808_p3;
wire   [1:0] tmp_45_fu_5808_p5;
wire   [1:0] tmp_46_fu_5827_p1;
wire  signed [1:0] tmp_46_fu_5827_p3;
wire   [1:0] tmp_46_fu_5827_p5;
wire   [1:0] tmp_47_fu_5846_p1;
wire  signed [1:0] tmp_47_fu_5846_p3;
wire   [1:0] tmp_47_fu_5846_p5;
wire   [1:0] tmp_48_fu_5865_p1;
wire  signed [1:0] tmp_48_fu_5865_p3;
wire   [1:0] tmp_48_fu_5865_p5;
wire   [1:0] tmp_49_fu_5884_p1;
wire  signed [1:0] tmp_49_fu_5884_p3;
wire   [1:0] tmp_49_fu_5884_p5;
wire   [3:0] tmp_50_fu_5903_p1;
wire   [3:0] tmp_50_fu_5903_p3;
wire   [3:0] tmp_50_fu_5903_p5;
wire   [3:0] tmp_50_fu_5903_p7;
wire   [3:0] tmp_50_fu_5903_p9;
wire   [3:0] tmp_50_fu_5903_p11;
wire   [3:0] tmp_50_fu_5903_p13;
wire   [3:0] tmp_50_fu_5903_p15;
wire  signed [3:0] tmp_50_fu_5903_p17;
wire  signed [3:0] tmp_50_fu_5903_p19;
wire  signed [3:0] tmp_50_fu_5903_p21;
wire  signed [3:0] tmp_50_fu_5903_p23;
wire  signed [3:0] tmp_50_fu_5903_p25;
wire  signed [3:0] tmp_50_fu_5903_p27;
wire  signed [3:0] tmp_50_fu_5903_p29;
wire  signed [3:0] tmp_50_fu_5903_p31;
wire   [1:0] tmp_51_fu_5982_p1;
wire   [1:0] tmp_51_fu_5982_p3;
wire  signed [1:0] tmp_51_fu_5982_p5;
wire   [1:0] tmp_52_fu_6001_p1;
wire   [1:0] tmp_52_fu_6001_p3;
wire  signed [1:0] tmp_52_fu_6001_p5;
wire   [1:0] tmp_53_fu_6020_p1;
wire   [1:0] tmp_53_fu_6020_p3;
wire  signed [1:0] tmp_53_fu_6020_p5;
wire   [1:0] tmp_54_fu_6039_p1;
wire   [1:0] tmp_54_fu_6039_p3;
wire  signed [1:0] tmp_54_fu_6039_p5;
wire   [1:0] tmp_55_fu_6058_p1;
wire   [1:0] tmp_55_fu_6058_p3;
wire  signed [1:0] tmp_55_fu_6058_p5;
wire   [1:0] tmp_56_fu_6077_p1;
wire   [1:0] tmp_56_fu_6077_p3;
wire  signed [1:0] tmp_56_fu_6077_p5;
wire   [1:0] tmp_57_fu_6096_p1;
wire   [1:0] tmp_57_fu_6096_p3;
wire  signed [1:0] tmp_57_fu_6096_p5;
wire   [1:0] tmp_58_fu_6115_p1;
wire   [1:0] tmp_58_fu_6115_p3;
wire  signed [1:0] tmp_58_fu_6115_p5;
wire   [1:0] tmp_59_fu_6134_p1;
wire   [1:0] tmp_59_fu_6134_p3;
wire  signed [1:0] tmp_59_fu_6134_p5;
wire   [1:0] tmp_60_fu_6153_p1;
wire   [1:0] tmp_60_fu_6153_p3;
wire  signed [1:0] tmp_60_fu_6153_p5;
wire   [1:0] tmp_61_fu_6172_p1;
wire   [1:0] tmp_61_fu_6172_p3;
wire  signed [1:0] tmp_61_fu_6172_p5;
wire   [1:0] tmp_62_fu_6191_p1;
wire   [1:0] tmp_62_fu_6191_p3;
wire  signed [1:0] tmp_62_fu_6191_p5;
wire   [1:0] tmp_63_fu_6210_p1;
wire   [1:0] tmp_63_fu_6210_p3;
wire  signed [1:0] tmp_63_fu_6210_p5;
wire   [1:0] tmp_64_fu_6229_p1;
wire   [1:0] tmp_64_fu_6229_p3;
wire  signed [1:0] tmp_64_fu_6229_p5;
wire   [1:0] tmp_65_fu_6248_p1;
wire   [1:0] tmp_65_fu_6248_p3;
wire  signed [1:0] tmp_65_fu_6248_p5;
wire   [1:0] tmp_66_fu_6267_p1;
wire   [1:0] tmp_66_fu_6267_p3;
wire  signed [1:0] tmp_66_fu_6267_p5;
wire   [3:0] tmp_67_fu_6286_p1;
wire   [3:0] tmp_67_fu_6286_p3;
wire   [3:0] tmp_67_fu_6286_p5;
wire   [3:0] tmp_67_fu_6286_p7;
wire   [3:0] tmp_67_fu_6286_p9;
wire   [3:0] tmp_67_fu_6286_p11;
wire   [3:0] tmp_67_fu_6286_p13;
wire   [3:0] tmp_67_fu_6286_p15;
wire  signed [3:0] tmp_67_fu_6286_p17;
wire  signed [3:0] tmp_67_fu_6286_p19;
wire  signed [3:0] tmp_67_fu_6286_p21;
wire  signed [3:0] tmp_67_fu_6286_p23;
wire  signed [3:0] tmp_67_fu_6286_p25;
wire  signed [3:0] tmp_67_fu_6286_p27;
wire  signed [3:0] tmp_67_fu_6286_p29;
wire  signed [3:0] tmp_67_fu_6286_p31;
wire   [1:0] tmp_68_fu_6361_p1;
wire   [1:0] tmp_68_fu_6361_p3;
wire  signed [1:0] tmp_68_fu_6361_p5;
wire   [1:0] tmp_69_fu_6380_p1;
wire   [1:0] tmp_69_fu_6380_p3;
wire  signed [1:0] tmp_69_fu_6380_p5;
wire   [1:0] tmp_70_fu_6399_p1;
wire   [1:0] tmp_70_fu_6399_p3;
wire  signed [1:0] tmp_70_fu_6399_p5;
wire   [1:0] tmp_71_fu_6418_p1;
wire   [1:0] tmp_71_fu_6418_p3;
wire  signed [1:0] tmp_71_fu_6418_p5;
wire   [1:0] tmp_72_fu_6437_p1;
wire   [1:0] tmp_72_fu_6437_p3;
wire  signed [1:0] tmp_72_fu_6437_p5;
wire   [1:0] tmp_73_fu_6456_p1;
wire   [1:0] tmp_73_fu_6456_p3;
wire  signed [1:0] tmp_73_fu_6456_p5;
wire   [1:0] tmp_74_fu_6475_p1;
wire   [1:0] tmp_74_fu_6475_p3;
wire  signed [1:0] tmp_74_fu_6475_p5;
wire   [1:0] tmp_75_fu_6494_p1;
wire   [1:0] tmp_75_fu_6494_p3;
wire  signed [1:0] tmp_75_fu_6494_p5;
wire   [1:0] tmp_76_fu_6513_p1;
wire   [1:0] tmp_76_fu_6513_p3;
wire  signed [1:0] tmp_76_fu_6513_p5;
wire   [1:0] tmp_77_fu_6532_p1;
wire   [1:0] tmp_77_fu_6532_p3;
wire  signed [1:0] tmp_77_fu_6532_p5;
wire   [1:0] tmp_78_fu_6551_p1;
wire   [1:0] tmp_78_fu_6551_p3;
wire  signed [1:0] tmp_78_fu_6551_p5;
wire   [1:0] tmp_79_fu_6570_p1;
wire   [1:0] tmp_79_fu_6570_p3;
wire  signed [1:0] tmp_79_fu_6570_p5;
wire   [1:0] tmp_80_fu_6589_p1;
wire   [1:0] tmp_80_fu_6589_p3;
wire  signed [1:0] tmp_80_fu_6589_p5;
wire   [1:0] tmp_81_fu_6608_p1;
wire   [1:0] tmp_81_fu_6608_p3;
wire  signed [1:0] tmp_81_fu_6608_p5;
wire   [1:0] tmp_82_fu_6627_p1;
wire   [1:0] tmp_82_fu_6627_p3;
wire  signed [1:0] tmp_82_fu_6627_p5;
wire   [1:0] tmp_83_fu_6646_p1;
wire   [1:0] tmp_83_fu_6646_p3;
wire  signed [1:0] tmp_83_fu_6646_p5;
wire   [3:0] tmp_84_fu_6665_p1;
wire   [3:0] tmp_84_fu_6665_p3;
wire   [3:0] tmp_84_fu_6665_p5;
wire   [3:0] tmp_84_fu_6665_p7;
wire   [3:0] tmp_84_fu_6665_p9;
wire   [3:0] tmp_84_fu_6665_p11;
wire   [3:0] tmp_84_fu_6665_p13;
wire   [3:0] tmp_84_fu_6665_p15;
wire  signed [3:0] tmp_84_fu_6665_p17;
wire  signed [3:0] tmp_84_fu_6665_p19;
wire  signed [3:0] tmp_84_fu_6665_p21;
wire  signed [3:0] tmp_84_fu_6665_p23;
wire  signed [3:0] tmp_84_fu_6665_p25;
wire  signed [3:0] tmp_84_fu_6665_p27;
wire  signed [3:0] tmp_84_fu_6665_p29;
wire  signed [3:0] tmp_84_fu_6665_p31;
wire  signed [1:0] tmp_85_fu_6740_p1;
wire   [1:0] tmp_85_fu_6740_p3;
wire   [1:0] tmp_85_fu_6740_p5;
wire  signed [1:0] tmp_86_fu_6759_p1;
wire   [1:0] tmp_86_fu_6759_p3;
wire   [1:0] tmp_86_fu_6759_p5;
wire  signed [1:0] tmp_87_fu_6778_p1;
wire   [1:0] tmp_87_fu_6778_p3;
wire   [1:0] tmp_87_fu_6778_p5;
wire  signed [1:0] tmp_88_fu_6797_p1;
wire   [1:0] tmp_88_fu_6797_p3;
wire   [1:0] tmp_88_fu_6797_p5;
wire  signed [1:0] tmp_89_fu_6816_p1;
wire   [1:0] tmp_89_fu_6816_p3;
wire   [1:0] tmp_89_fu_6816_p5;
wire  signed [1:0] tmp_90_fu_6835_p1;
wire   [1:0] tmp_90_fu_6835_p3;
wire   [1:0] tmp_90_fu_6835_p5;
wire  signed [1:0] tmp_91_fu_6854_p1;
wire   [1:0] tmp_91_fu_6854_p3;
wire   [1:0] tmp_91_fu_6854_p5;
wire  signed [1:0] tmp_92_fu_6873_p1;
wire   [1:0] tmp_92_fu_6873_p3;
wire   [1:0] tmp_92_fu_6873_p5;
wire  signed [1:0] tmp_93_fu_6892_p1;
wire   [1:0] tmp_93_fu_6892_p3;
wire   [1:0] tmp_93_fu_6892_p5;
wire  signed [1:0] tmp_94_fu_6911_p1;
wire   [1:0] tmp_94_fu_6911_p3;
wire   [1:0] tmp_94_fu_6911_p5;
wire  signed [1:0] tmp_95_fu_6930_p1;
wire   [1:0] tmp_95_fu_6930_p3;
wire   [1:0] tmp_95_fu_6930_p5;
wire  signed [1:0] tmp_96_fu_6949_p1;
wire   [1:0] tmp_96_fu_6949_p3;
wire   [1:0] tmp_96_fu_6949_p5;
wire  signed [1:0] tmp_97_fu_6968_p1;
wire   [1:0] tmp_97_fu_6968_p3;
wire   [1:0] tmp_97_fu_6968_p5;
wire  signed [1:0] tmp_98_fu_6987_p1;
wire   [1:0] tmp_98_fu_6987_p3;
wire   [1:0] tmp_98_fu_6987_p5;
wire  signed [1:0] tmp_99_fu_7006_p1;
wire   [1:0] tmp_99_fu_7006_p3;
wire   [1:0] tmp_99_fu_7006_p5;
wire  signed [1:0] tmp_100_fu_7025_p1;
wire   [1:0] tmp_100_fu_7025_p3;
wire   [1:0] tmp_100_fu_7025_p5;
wire   [3:0] tmp_101_fu_7044_p1;
wire   [3:0] tmp_101_fu_7044_p3;
wire   [3:0] tmp_101_fu_7044_p5;
wire   [3:0] tmp_101_fu_7044_p7;
wire   [3:0] tmp_101_fu_7044_p9;
wire   [3:0] tmp_101_fu_7044_p11;
wire   [3:0] tmp_101_fu_7044_p13;
wire   [3:0] tmp_101_fu_7044_p15;
wire  signed [3:0] tmp_101_fu_7044_p17;
wire  signed [3:0] tmp_101_fu_7044_p19;
wire  signed [3:0] tmp_101_fu_7044_p21;
wire  signed [3:0] tmp_101_fu_7044_p23;
wire  signed [3:0] tmp_101_fu_7044_p25;
wire  signed [3:0] tmp_101_fu_7044_p27;
wire  signed [3:0] tmp_101_fu_7044_p29;
wire  signed [3:0] tmp_101_fu_7044_p31;
wire  signed [1:0] tmp_102_fu_7123_p1;
wire   [1:0] tmp_102_fu_7123_p3;
wire   [1:0] tmp_102_fu_7123_p5;
wire  signed [1:0] tmp_103_fu_7142_p1;
wire   [1:0] tmp_103_fu_7142_p3;
wire   [1:0] tmp_103_fu_7142_p5;
wire  signed [1:0] tmp_104_fu_7161_p1;
wire   [1:0] tmp_104_fu_7161_p3;
wire   [1:0] tmp_104_fu_7161_p5;
wire  signed [1:0] tmp_105_fu_7180_p1;
wire   [1:0] tmp_105_fu_7180_p3;
wire   [1:0] tmp_105_fu_7180_p5;
wire  signed [1:0] tmp_106_fu_7199_p1;
wire   [1:0] tmp_106_fu_7199_p3;
wire   [1:0] tmp_106_fu_7199_p5;
wire  signed [1:0] tmp_107_fu_7218_p1;
wire   [1:0] tmp_107_fu_7218_p3;
wire   [1:0] tmp_107_fu_7218_p5;
wire  signed [1:0] tmp_108_fu_7237_p1;
wire   [1:0] tmp_108_fu_7237_p3;
wire   [1:0] tmp_108_fu_7237_p5;
wire  signed [1:0] tmp_109_fu_7256_p1;
wire   [1:0] tmp_109_fu_7256_p3;
wire   [1:0] tmp_109_fu_7256_p5;
wire  signed [1:0] tmp_110_fu_7275_p1;
wire   [1:0] tmp_110_fu_7275_p3;
wire   [1:0] tmp_110_fu_7275_p5;
wire  signed [1:0] tmp_111_fu_7294_p1;
wire   [1:0] tmp_111_fu_7294_p3;
wire   [1:0] tmp_111_fu_7294_p5;
wire  signed [1:0] tmp_112_fu_7313_p1;
wire   [1:0] tmp_112_fu_7313_p3;
wire   [1:0] tmp_112_fu_7313_p5;
wire  signed [1:0] tmp_113_fu_7332_p1;
wire   [1:0] tmp_113_fu_7332_p3;
wire   [1:0] tmp_113_fu_7332_p5;
wire  signed [1:0] tmp_114_fu_7351_p1;
wire   [1:0] tmp_114_fu_7351_p3;
wire   [1:0] tmp_114_fu_7351_p5;
wire  signed [1:0] tmp_115_fu_7370_p1;
wire   [1:0] tmp_115_fu_7370_p3;
wire   [1:0] tmp_115_fu_7370_p5;
wire  signed [1:0] tmp_116_fu_7389_p1;
wire   [1:0] tmp_116_fu_7389_p3;
wire   [1:0] tmp_116_fu_7389_p5;
wire  signed [1:0] tmp_117_fu_7408_p1;
wire   [1:0] tmp_117_fu_7408_p3;
wire   [1:0] tmp_117_fu_7408_p5;
wire   [3:0] tmp_118_fu_7427_p1;
wire   [3:0] tmp_118_fu_7427_p3;
wire   [3:0] tmp_118_fu_7427_p5;
wire   [3:0] tmp_118_fu_7427_p7;
wire   [3:0] tmp_118_fu_7427_p9;
wire   [3:0] tmp_118_fu_7427_p11;
wire   [3:0] tmp_118_fu_7427_p13;
wire   [3:0] tmp_118_fu_7427_p15;
wire  signed [3:0] tmp_118_fu_7427_p17;
wire  signed [3:0] tmp_118_fu_7427_p19;
wire  signed [3:0] tmp_118_fu_7427_p21;
wire  signed [3:0] tmp_118_fu_7427_p23;
wire  signed [3:0] tmp_118_fu_7427_p25;
wire  signed [3:0] tmp_118_fu_7427_p27;
wire  signed [3:0] tmp_118_fu_7427_p29;
wire  signed [3:0] tmp_118_fu_7427_p31;
wire  signed [1:0] tmp_119_fu_7502_p1;
wire   [1:0] tmp_119_fu_7502_p3;
wire   [1:0] tmp_119_fu_7502_p5;
wire  signed [1:0] tmp_120_fu_7521_p1;
wire   [1:0] tmp_120_fu_7521_p3;
wire   [1:0] tmp_120_fu_7521_p5;
wire  signed [1:0] tmp_121_fu_7540_p1;
wire   [1:0] tmp_121_fu_7540_p3;
wire   [1:0] tmp_121_fu_7540_p5;
wire  signed [1:0] tmp_122_fu_7559_p1;
wire   [1:0] tmp_122_fu_7559_p3;
wire   [1:0] tmp_122_fu_7559_p5;
wire  signed [1:0] tmp_123_fu_7578_p1;
wire   [1:0] tmp_123_fu_7578_p3;
wire   [1:0] tmp_123_fu_7578_p5;
wire  signed [1:0] tmp_124_fu_7597_p1;
wire   [1:0] tmp_124_fu_7597_p3;
wire   [1:0] tmp_124_fu_7597_p5;
wire  signed [1:0] tmp_125_fu_7616_p1;
wire   [1:0] tmp_125_fu_7616_p3;
wire   [1:0] tmp_125_fu_7616_p5;
wire  signed [1:0] tmp_126_fu_7635_p1;
wire   [1:0] tmp_126_fu_7635_p3;
wire   [1:0] tmp_126_fu_7635_p5;
wire  signed [1:0] tmp_127_fu_7654_p1;
wire   [1:0] tmp_127_fu_7654_p3;
wire   [1:0] tmp_127_fu_7654_p5;
wire  signed [1:0] tmp_128_fu_7673_p1;
wire   [1:0] tmp_128_fu_7673_p3;
wire   [1:0] tmp_128_fu_7673_p5;
wire  signed [1:0] tmp_129_fu_7692_p1;
wire   [1:0] tmp_129_fu_7692_p3;
wire   [1:0] tmp_129_fu_7692_p5;
wire  signed [1:0] tmp_130_fu_7711_p1;
wire   [1:0] tmp_130_fu_7711_p3;
wire   [1:0] tmp_130_fu_7711_p5;
wire  signed [1:0] tmp_131_fu_7730_p1;
wire   [1:0] tmp_131_fu_7730_p3;
wire   [1:0] tmp_131_fu_7730_p5;
wire  signed [1:0] tmp_132_fu_7749_p1;
wire   [1:0] tmp_132_fu_7749_p3;
wire   [1:0] tmp_132_fu_7749_p5;
wire  signed [1:0] tmp_133_fu_7768_p1;
wire   [1:0] tmp_133_fu_7768_p3;
wire   [1:0] tmp_133_fu_7768_p5;
wire  signed [1:0] tmp_134_fu_7787_p1;
wire   [1:0] tmp_134_fu_7787_p3;
wire   [1:0] tmp_134_fu_7787_p5;
wire   [3:0] tmp_135_fu_7806_p1;
wire   [3:0] tmp_135_fu_7806_p3;
wire   [3:0] tmp_135_fu_7806_p5;
wire   [3:0] tmp_135_fu_7806_p7;
wire   [3:0] tmp_135_fu_7806_p9;
wire   [3:0] tmp_135_fu_7806_p11;
wire   [3:0] tmp_135_fu_7806_p13;
wire   [3:0] tmp_135_fu_7806_p15;
wire  signed [3:0] tmp_135_fu_7806_p17;
wire  signed [3:0] tmp_135_fu_7806_p19;
wire  signed [3:0] tmp_135_fu_7806_p21;
wire  signed [3:0] tmp_135_fu_7806_p23;
wire  signed [3:0] tmp_135_fu_7806_p25;
wire  signed [3:0] tmp_135_fu_7806_p27;
wire  signed [3:0] tmp_135_fu_7806_p29;
wire  signed [3:0] tmp_135_fu_7806_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 x_fu_236 = 8'd0;
#0 y_fu_240 = 8'd0;
#0 indvar_flatten6_fu_244 = 16'd0;
#0 ap_done_reg = 1'b0;
end

sobel_hls_urem_8ns_3ns_2_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_8ns_3ns_2_12_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4230_p0),
    .din1(grp_fu_4230_p1),
    .ce(1'b1),
    .dout(grp_fu_4230_p2)
);

sobel_hls_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U58(
    .din0(mul_ln42_fu_4274_p0),
    .din1(mul_ln42_fu_4274_p1),
    .dout(mul_ln42_fu_4274_p2)
);

sobel_hls_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U59(
    .din0(mul_ln40_fu_4331_p0),
    .din1(mul_ln40_fu_4331_p1),
    .dout(mul_ln40_fu_4331_p2)
);

sobel_hls_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U60(
    .din0(mul_ln45_fu_4356_p0),
    .din1(mul_ln45_fu_4356_p1),
    .dout(mul_ln45_fu_4356_p2)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U61(
    .din0(frame_q2),
    .din1(frame_1_q2),
    .din2(frame_2_q2),
    .def(tmp_1_fu_4841_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_1_fu_4841_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U62(
    .din0(frame_3_q2),
    .din1(frame_4_q2),
    .din2(frame_5_q2),
    .def(tmp_2_fu_4860_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_2_fu_4860_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U63(
    .din0(frame_6_q2),
    .din1(frame_7_q2),
    .din2(frame_8_q2),
    .def(tmp_3_fu_4879_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_3_fu_4879_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U64(
    .din0(frame_9_q2),
    .din1(frame_10_q2),
    .din2(frame_11_q2),
    .def(tmp_4_fu_4898_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_4_fu_4898_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U65(
    .din0(frame_12_q2),
    .din1(frame_13_q2),
    .din2(frame_14_q2),
    .def(tmp_5_fu_4917_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_5_fu_4917_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U66(
    .din0(frame_15_q2),
    .din1(frame_16_q2),
    .din2(frame_17_q2),
    .def(tmp_6_fu_4936_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_6_fu_4936_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U67(
    .din0(frame_18_q2),
    .din1(frame_19_q2),
    .din2(frame_20_q2),
    .def(tmp_7_fu_4955_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_7_fu_4955_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U68(
    .din0(frame_21_q2),
    .din1(frame_22_q2),
    .din2(frame_23_q2),
    .def(tmp_8_fu_4974_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_8_fu_4974_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U69(
    .din0(frame_24_q2),
    .din1(frame_25_q2),
    .din2(frame_26_q2),
    .def(tmp_9_fu_4993_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_9_fu_4993_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U70(
    .din0(frame_27_q2),
    .din1(frame_28_q2),
    .din2(frame_29_q2),
    .def(tmp_s_fu_5012_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_s_fu_5012_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U71(
    .din0(frame_30_q2),
    .din1(frame_31_q2),
    .din2(frame_32_q2),
    .def(tmp_10_fu_5031_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_10_fu_5031_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U72(
    .din0(frame_33_q2),
    .din1(frame_34_q2),
    .din2(frame_35_q2),
    .def(tmp_11_fu_5050_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_11_fu_5050_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U73(
    .din0(frame_36_q2),
    .din1(frame_37_q2),
    .din2(frame_38_q2),
    .def(tmp_12_fu_5069_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_12_fu_5069_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U74(
    .din0(frame_39_q2),
    .din1(frame_40_q2),
    .din2(frame_41_q2),
    .def(tmp_13_fu_5088_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_13_fu_5088_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U75(
    .din0(frame_42_q2),
    .din1(frame_43_q2),
    .din2(frame_44_q2),
    .def(tmp_14_fu_5107_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_14_fu_5107_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U76(
    .din0(frame_45_q2),
    .din1(frame_46_q2),
    .din2(frame_47_q2),
    .def(tmp_15_fu_5126_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_15_fu_5126_p9)
);

sobel_hls_sparsemux_33_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_33_4_8_1_1_U77(
    .din0(tmp_1_fu_4841_p9),
    .din1(tmp_2_fu_4860_p9),
    .din2(tmp_3_fu_4879_p9),
    .din3(tmp_4_fu_4898_p9),
    .din4(tmp_5_fu_4917_p9),
    .din5(tmp_6_fu_4936_p9),
    .din6(tmp_7_fu_4955_p9),
    .din7(tmp_8_fu_4974_p9),
    .din8(tmp_9_fu_4993_p9),
    .din9(tmp_s_fu_5012_p9),
    .din10(tmp_10_fu_5031_p9),
    .din11(tmp_11_fu_5050_p9),
    .din12(tmp_12_fu_5069_p9),
    .din13(tmp_13_fu_5088_p9),
    .din14(tmp_14_fu_5107_p9),
    .din15(tmp_15_fu_5126_p9),
    .def(tmp_16_fu_5145_p33),
    .sel(trunc_ln5_reg_8306_pp0_iter12_reg),
    .dout(tmp_16_fu_5145_p35)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U78(
    .din0(frame_q1),
    .din1(frame_1_q1),
    .din2(frame_2_q1),
    .def(tmp_17_fu_5220_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_17_fu_5220_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U79(
    .din0(frame_3_q1),
    .din1(frame_4_q1),
    .din2(frame_5_q1),
    .def(tmp_18_fu_5239_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_18_fu_5239_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U80(
    .din0(frame_6_q1),
    .din1(frame_7_q1),
    .din2(frame_8_q1),
    .def(tmp_19_fu_5258_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_19_fu_5258_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U81(
    .din0(frame_9_q1),
    .din1(frame_10_q1),
    .din2(frame_11_q1),
    .def(tmp_20_fu_5277_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_20_fu_5277_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U82(
    .din0(frame_12_q1),
    .din1(frame_13_q1),
    .din2(frame_14_q1),
    .def(tmp_21_fu_5296_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_21_fu_5296_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U83(
    .din0(frame_15_q1),
    .din1(frame_16_q1),
    .din2(frame_17_q1),
    .def(tmp_22_fu_5315_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_22_fu_5315_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U84(
    .din0(frame_18_q1),
    .din1(frame_19_q1),
    .din2(frame_20_q1),
    .def(tmp_23_fu_5334_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_23_fu_5334_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U85(
    .din0(frame_21_q1),
    .din1(frame_22_q1),
    .din2(frame_23_q1),
    .def(tmp_24_fu_5353_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_24_fu_5353_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U86(
    .din0(frame_24_q1),
    .din1(frame_25_q1),
    .din2(frame_26_q1),
    .def(tmp_25_fu_5372_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_25_fu_5372_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U87(
    .din0(frame_27_q1),
    .din1(frame_28_q1),
    .din2(frame_29_q1),
    .def(tmp_26_fu_5391_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_26_fu_5391_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U88(
    .din0(frame_30_q1),
    .din1(frame_31_q1),
    .din2(frame_32_q1),
    .def(tmp_27_fu_5410_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_27_fu_5410_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U89(
    .din0(frame_33_q1),
    .din1(frame_34_q1),
    .din2(frame_35_q1),
    .def(tmp_28_fu_5429_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_28_fu_5429_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U90(
    .din0(frame_36_q1),
    .din1(frame_37_q1),
    .din2(frame_38_q1),
    .def(tmp_29_fu_5448_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_29_fu_5448_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U91(
    .din0(frame_39_q1),
    .din1(frame_40_q1),
    .din2(frame_41_q1),
    .def(tmp_30_fu_5467_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_30_fu_5467_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U92(
    .din0(frame_42_q1),
    .din1(frame_43_q1),
    .din2(frame_44_q1),
    .def(tmp_31_fu_5486_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_31_fu_5486_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U93(
    .din0(frame_45_q1),
    .din1(frame_46_q1),
    .din2(frame_47_q1),
    .def(tmp_32_fu_5505_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_32_fu_5505_p9)
);

sobel_hls_sparsemux_33_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_33_4_8_1_1_U94(
    .din0(tmp_17_fu_5220_p9),
    .din1(tmp_18_fu_5239_p9),
    .din2(tmp_19_fu_5258_p9),
    .din3(tmp_20_fu_5277_p9),
    .din4(tmp_21_fu_5296_p9),
    .din5(tmp_22_fu_5315_p9),
    .din6(tmp_23_fu_5334_p9),
    .din7(tmp_24_fu_5353_p9),
    .din8(tmp_25_fu_5372_p9),
    .din9(tmp_26_fu_5391_p9),
    .din10(tmp_27_fu_5410_p9),
    .din11(tmp_28_fu_5429_p9),
    .din12(tmp_29_fu_5448_p9),
    .din13(tmp_30_fu_5467_p9),
    .din14(tmp_31_fu_5486_p9),
    .din15(tmp_32_fu_5505_p9),
    .def(tmp_33_fu_5524_p33),
    .sel(trunc_ln45_1_reg_8140_pp0_iter12_reg),
    .dout(tmp_33_fu_5524_p35)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U95(
    .din0(frame_q0),
    .din1(frame_1_q0),
    .din2(frame_2_q0),
    .def(tmp_34_fu_5599_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_34_fu_5599_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U96(
    .din0(frame_3_q0),
    .din1(frame_4_q0),
    .din2(frame_5_q0),
    .def(tmp_35_fu_5618_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_35_fu_5618_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U97(
    .din0(frame_6_q0),
    .din1(frame_7_q0),
    .din2(frame_8_q0),
    .def(tmp_36_fu_5637_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_36_fu_5637_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U98(
    .din0(frame_9_q0),
    .din1(frame_10_q0),
    .din2(frame_11_q0),
    .def(tmp_37_fu_5656_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_37_fu_5656_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U99(
    .din0(frame_12_q0),
    .din1(frame_13_q0),
    .din2(frame_14_q0),
    .def(tmp_38_fu_5675_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_38_fu_5675_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U100(
    .din0(frame_15_q0),
    .din1(frame_16_q0),
    .din2(frame_17_q0),
    .def(tmp_39_fu_5694_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_39_fu_5694_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U101(
    .din0(frame_18_q0),
    .din1(frame_19_q0),
    .din2(frame_20_q0),
    .def(tmp_40_fu_5713_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_40_fu_5713_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U102(
    .din0(frame_21_q0),
    .din1(frame_22_q0),
    .din2(frame_23_q0),
    .def(tmp_41_fu_5732_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_41_fu_5732_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U103(
    .din0(frame_24_q0),
    .din1(frame_25_q0),
    .din2(frame_26_q0),
    .def(tmp_42_fu_5751_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_42_fu_5751_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U104(
    .din0(frame_27_q0),
    .din1(frame_28_q0),
    .din2(frame_29_q0),
    .def(tmp_43_fu_5770_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_43_fu_5770_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U105(
    .din0(frame_30_q0),
    .din1(frame_31_q0),
    .din2(frame_32_q0),
    .def(tmp_44_fu_5789_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_44_fu_5789_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U106(
    .din0(frame_33_q0),
    .din1(frame_34_q0),
    .din2(frame_35_q0),
    .def(tmp_45_fu_5808_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_45_fu_5808_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U107(
    .din0(frame_36_q0),
    .din1(frame_37_q0),
    .din2(frame_38_q0),
    .def(tmp_46_fu_5827_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_46_fu_5827_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U108(
    .din0(frame_39_q0),
    .din1(frame_40_q0),
    .din2(frame_41_q0),
    .def(tmp_47_fu_5846_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_47_fu_5846_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U109(
    .din0(frame_42_q0),
    .din1(frame_43_q0),
    .din2(frame_44_q0),
    .def(tmp_48_fu_5865_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_48_fu_5865_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U110(
    .din0(frame_45_q0),
    .din1(frame_46_q0),
    .din2(frame_47_q0),
    .def(tmp_49_fu_5884_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_49_fu_5884_p9)
);

sobel_hls_sparsemux_33_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_33_4_8_1_1_U111(
    .din0(tmp_34_fu_5599_p9),
    .din1(tmp_35_fu_5618_p9),
    .din2(tmp_36_fu_5637_p9),
    .din3(tmp_37_fu_5656_p9),
    .din4(tmp_38_fu_5675_p9),
    .din5(tmp_39_fu_5694_p9),
    .din6(tmp_40_fu_5713_p9),
    .din7(tmp_41_fu_5732_p9),
    .din8(tmp_42_fu_5751_p9),
    .din9(tmp_43_fu_5770_p9),
    .din10(tmp_44_fu_5789_p9),
    .din11(tmp_45_fu_5808_p9),
    .din12(tmp_46_fu_5827_p9),
    .din13(tmp_47_fu_5846_p9),
    .din14(tmp_48_fu_5865_p9),
    .din15(tmp_49_fu_5884_p9),
    .def(tmp_50_fu_5903_p33),
    .sel(trunc_ln45_2_reg_8153_pp0_iter12_reg),
    .dout(tmp_50_fu_5903_p35)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U112(
    .din0(frame_q1),
    .din1(frame_1_q1),
    .din2(frame_2_q1),
    .def(tmp_51_fu_5982_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_51_fu_5982_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U113(
    .din0(frame_3_q1),
    .din1(frame_4_q1),
    .din2(frame_5_q1),
    .def(tmp_52_fu_6001_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_52_fu_6001_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U114(
    .din0(frame_6_q1),
    .din1(frame_7_q1),
    .din2(frame_8_q1),
    .def(tmp_53_fu_6020_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_53_fu_6020_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U115(
    .din0(frame_9_q1),
    .din1(frame_10_q1),
    .din2(frame_11_q1),
    .def(tmp_54_fu_6039_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_54_fu_6039_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U116(
    .din0(frame_12_q1),
    .din1(frame_13_q1),
    .din2(frame_14_q1),
    .def(tmp_55_fu_6058_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_55_fu_6058_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U117(
    .din0(frame_15_q1),
    .din1(frame_16_q1),
    .din2(frame_17_q1),
    .def(tmp_56_fu_6077_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_56_fu_6077_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U118(
    .din0(frame_18_q1),
    .din1(frame_19_q1),
    .din2(frame_20_q1),
    .def(tmp_57_fu_6096_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_57_fu_6096_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U119(
    .din0(frame_21_q1),
    .din1(frame_22_q1),
    .din2(frame_23_q1),
    .def(tmp_58_fu_6115_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_58_fu_6115_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U120(
    .din0(frame_24_q1),
    .din1(frame_25_q1),
    .din2(frame_26_q1),
    .def(tmp_59_fu_6134_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_59_fu_6134_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U121(
    .din0(frame_27_q1),
    .din1(frame_28_q1),
    .din2(frame_29_q1),
    .def(tmp_60_fu_6153_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_60_fu_6153_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U122(
    .din0(frame_30_q1),
    .din1(frame_31_q1),
    .din2(frame_32_q1),
    .def(tmp_61_fu_6172_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_61_fu_6172_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U123(
    .din0(frame_33_q1),
    .din1(frame_34_q1),
    .din2(frame_35_q1),
    .def(tmp_62_fu_6191_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_62_fu_6191_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U124(
    .din0(frame_36_q1),
    .din1(frame_37_q1),
    .din2(frame_38_q1),
    .def(tmp_63_fu_6210_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_63_fu_6210_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U125(
    .din0(frame_39_q1),
    .din1(frame_40_q1),
    .din2(frame_41_q1),
    .def(tmp_64_fu_6229_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_64_fu_6229_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U126(
    .din0(frame_42_q1),
    .din1(frame_43_q1),
    .din2(frame_44_q1),
    .def(tmp_65_fu_6248_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_65_fu_6248_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U127(
    .din0(frame_45_q1),
    .din1(frame_46_q1),
    .din2(frame_47_q1),
    .def(tmp_66_fu_6267_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_66_fu_6267_p9)
);

sobel_hls_sparsemux_33_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_33_4_8_1_1_U128(
    .din0(tmp_51_fu_5982_p9),
    .din1(tmp_52_fu_6001_p9),
    .din2(tmp_53_fu_6020_p9),
    .din3(tmp_54_fu_6039_p9),
    .din4(tmp_55_fu_6058_p9),
    .din5(tmp_56_fu_6077_p9),
    .din6(tmp_57_fu_6096_p9),
    .din7(tmp_58_fu_6115_p9),
    .din8(tmp_59_fu_6134_p9),
    .din9(tmp_60_fu_6153_p9),
    .din10(tmp_61_fu_6172_p9),
    .din11(tmp_62_fu_6191_p9),
    .din12(tmp_63_fu_6210_p9),
    .din13(tmp_64_fu_6229_p9),
    .din14(tmp_65_fu_6248_p9),
    .din15(tmp_66_fu_6267_p9),
    .def(tmp_67_fu_6286_p33),
    .sel(trunc_ln5_reg_8306_pp0_iter12_reg),
    .dout(tmp_67_fu_6286_p35)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U129(
    .din0(frame_q0),
    .din1(frame_1_q0),
    .din2(frame_2_q0),
    .def(tmp_68_fu_6361_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_68_fu_6361_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U130(
    .din0(frame_3_q0),
    .din1(frame_4_q0),
    .din2(frame_5_q0),
    .def(tmp_69_fu_6380_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_69_fu_6380_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U131(
    .din0(frame_6_q0),
    .din1(frame_7_q0),
    .din2(frame_8_q0),
    .def(tmp_70_fu_6399_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_70_fu_6399_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U132(
    .din0(frame_9_q0),
    .din1(frame_10_q0),
    .din2(frame_11_q0),
    .def(tmp_71_fu_6418_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_71_fu_6418_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U133(
    .din0(frame_12_q0),
    .din1(frame_13_q0),
    .din2(frame_14_q0),
    .def(tmp_72_fu_6437_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_72_fu_6437_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U134(
    .din0(frame_15_q0),
    .din1(frame_16_q0),
    .din2(frame_17_q0),
    .def(tmp_73_fu_6456_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_73_fu_6456_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U135(
    .din0(frame_18_q0),
    .din1(frame_19_q0),
    .din2(frame_20_q0),
    .def(tmp_74_fu_6475_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_74_fu_6475_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U136(
    .din0(frame_21_q0),
    .din1(frame_22_q0),
    .din2(frame_23_q0),
    .def(tmp_75_fu_6494_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_75_fu_6494_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U137(
    .din0(frame_24_q0),
    .din1(frame_25_q0),
    .din2(frame_26_q0),
    .def(tmp_76_fu_6513_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_76_fu_6513_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U138(
    .din0(frame_27_q0),
    .din1(frame_28_q0),
    .din2(frame_29_q0),
    .def(tmp_77_fu_6532_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_77_fu_6532_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U139(
    .din0(frame_30_q0),
    .din1(frame_31_q0),
    .din2(frame_32_q0),
    .def(tmp_78_fu_6551_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_78_fu_6551_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U140(
    .din0(frame_33_q0),
    .din1(frame_34_q0),
    .din2(frame_35_q0),
    .def(tmp_79_fu_6570_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_79_fu_6570_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U141(
    .din0(frame_36_q0),
    .din1(frame_37_q0),
    .din2(frame_38_q0),
    .def(tmp_80_fu_6589_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_80_fu_6589_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U142(
    .din0(frame_39_q0),
    .din1(frame_40_q0),
    .din2(frame_41_q0),
    .def(tmp_81_fu_6608_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_81_fu_6608_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U143(
    .din0(frame_42_q0),
    .din1(frame_43_q0),
    .din2(frame_44_q0),
    .def(tmp_82_fu_6627_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_82_fu_6627_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U144(
    .din0(frame_45_q0),
    .din1(frame_46_q0),
    .din2(frame_47_q0),
    .def(tmp_83_fu_6646_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_83_fu_6646_p9)
);

sobel_hls_sparsemux_33_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_33_4_8_1_1_U145(
    .din0(tmp_68_fu_6361_p9),
    .din1(tmp_69_fu_6380_p9),
    .din2(tmp_70_fu_6399_p9),
    .din3(tmp_71_fu_6418_p9),
    .din4(tmp_72_fu_6437_p9),
    .din5(tmp_73_fu_6456_p9),
    .din6(tmp_74_fu_6475_p9),
    .din7(tmp_75_fu_6494_p9),
    .din8(tmp_76_fu_6513_p9),
    .din9(tmp_77_fu_6532_p9),
    .din10(tmp_78_fu_6551_p9),
    .din11(tmp_79_fu_6570_p9),
    .din12(tmp_80_fu_6589_p9),
    .din13(tmp_81_fu_6608_p9),
    .din14(tmp_82_fu_6627_p9),
    .din15(tmp_83_fu_6646_p9),
    .def(tmp_84_fu_6665_p33),
    .sel(trunc_ln45_2_reg_8153_pp0_iter12_reg),
    .dout(tmp_84_fu_6665_p35)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U146(
    .din0(frame_q2),
    .din1(frame_1_q2),
    .din2(frame_2_q2),
    .def(tmp_85_fu_6740_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_85_fu_6740_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U147(
    .din0(frame_3_q2),
    .din1(frame_4_q2),
    .din2(frame_5_q2),
    .def(tmp_86_fu_6759_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_86_fu_6759_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U148(
    .din0(frame_6_q2),
    .din1(frame_7_q2),
    .din2(frame_8_q2),
    .def(tmp_87_fu_6778_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_87_fu_6778_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U149(
    .din0(frame_9_q2),
    .din1(frame_10_q2),
    .din2(frame_11_q2),
    .def(tmp_88_fu_6797_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_88_fu_6797_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U150(
    .din0(frame_12_q2),
    .din1(frame_13_q2),
    .din2(frame_14_q2),
    .def(tmp_89_fu_6816_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_89_fu_6816_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U151(
    .din0(frame_15_q2),
    .din1(frame_16_q2),
    .din2(frame_17_q2),
    .def(tmp_90_fu_6835_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_90_fu_6835_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U152(
    .din0(frame_18_q2),
    .din1(frame_19_q2),
    .din2(frame_20_q2),
    .def(tmp_91_fu_6854_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_91_fu_6854_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U153(
    .din0(frame_21_q2),
    .din1(frame_22_q2),
    .din2(frame_23_q2),
    .def(tmp_92_fu_6873_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_92_fu_6873_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U154(
    .din0(frame_24_q2),
    .din1(frame_25_q2),
    .din2(frame_26_q2),
    .def(tmp_93_fu_6892_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_93_fu_6892_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U155(
    .din0(frame_27_q2),
    .din1(frame_28_q2),
    .din2(frame_29_q2),
    .def(tmp_94_fu_6911_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_94_fu_6911_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U156(
    .din0(frame_30_q2),
    .din1(frame_31_q2),
    .din2(frame_32_q2),
    .def(tmp_95_fu_6930_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_95_fu_6930_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U157(
    .din0(frame_33_q2),
    .din1(frame_34_q2),
    .din2(frame_35_q2),
    .def(tmp_96_fu_6949_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_96_fu_6949_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U158(
    .din0(frame_36_q2),
    .din1(frame_37_q2),
    .din2(frame_38_q2),
    .def(tmp_97_fu_6968_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_97_fu_6968_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U159(
    .din0(frame_39_q2),
    .din1(frame_40_q2),
    .din2(frame_41_q2),
    .def(tmp_98_fu_6987_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_98_fu_6987_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U160(
    .din0(frame_42_q2),
    .din1(frame_43_q2),
    .din2(frame_44_q2),
    .def(tmp_99_fu_7006_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_99_fu_7006_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U161(
    .din0(frame_45_q2),
    .din1(frame_46_q2),
    .din2(frame_47_q2),
    .def(tmp_100_fu_7025_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_100_fu_7025_p9)
);

sobel_hls_sparsemux_33_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_33_4_8_1_1_U162(
    .din0(tmp_85_fu_6740_p9),
    .din1(tmp_86_fu_6759_p9),
    .din2(tmp_87_fu_6778_p9),
    .din3(tmp_88_fu_6797_p9),
    .din4(tmp_89_fu_6816_p9),
    .din5(tmp_90_fu_6835_p9),
    .din6(tmp_91_fu_6854_p9),
    .din7(tmp_92_fu_6873_p9),
    .din8(tmp_93_fu_6892_p9),
    .din9(tmp_94_fu_6911_p9),
    .din10(tmp_95_fu_6930_p9),
    .din11(tmp_96_fu_6949_p9),
    .din12(tmp_97_fu_6968_p9),
    .din13(tmp_98_fu_6987_p9),
    .din14(tmp_99_fu_7006_p9),
    .din15(tmp_100_fu_7025_p9),
    .def(tmp_101_fu_7044_p33),
    .sel(trunc_ln5_reg_8306_pp0_iter12_reg),
    .dout(tmp_101_fu_7044_p35)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U163(
    .din0(frame_q1),
    .din1(frame_1_q1),
    .din2(frame_2_q1),
    .def(tmp_102_fu_7123_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_102_fu_7123_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U164(
    .din0(frame_3_q1),
    .din1(frame_4_q1),
    .din2(frame_5_q1),
    .def(tmp_103_fu_7142_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_103_fu_7142_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U165(
    .din0(frame_6_q1),
    .din1(frame_7_q1),
    .din2(frame_8_q1),
    .def(tmp_104_fu_7161_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_104_fu_7161_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U166(
    .din0(frame_9_q1),
    .din1(frame_10_q1),
    .din2(frame_11_q1),
    .def(tmp_105_fu_7180_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_105_fu_7180_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U167(
    .din0(frame_12_q1),
    .din1(frame_13_q1),
    .din2(frame_14_q1),
    .def(tmp_106_fu_7199_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_106_fu_7199_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U168(
    .din0(frame_15_q1),
    .din1(frame_16_q1),
    .din2(frame_17_q1),
    .def(tmp_107_fu_7218_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_107_fu_7218_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U169(
    .din0(frame_18_q1),
    .din1(frame_19_q1),
    .din2(frame_20_q1),
    .def(tmp_108_fu_7237_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_108_fu_7237_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U170(
    .din0(frame_21_q1),
    .din1(frame_22_q1),
    .din2(frame_23_q1),
    .def(tmp_109_fu_7256_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_109_fu_7256_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U171(
    .din0(frame_24_q1),
    .din1(frame_25_q1),
    .din2(frame_26_q1),
    .def(tmp_110_fu_7275_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_110_fu_7275_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U172(
    .din0(frame_27_q1),
    .din1(frame_28_q1),
    .din2(frame_29_q1),
    .def(tmp_111_fu_7294_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_111_fu_7294_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U173(
    .din0(frame_30_q1),
    .din1(frame_31_q1),
    .din2(frame_32_q1),
    .def(tmp_112_fu_7313_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_112_fu_7313_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U174(
    .din0(frame_33_q1),
    .din1(frame_34_q1),
    .din2(frame_35_q1),
    .def(tmp_113_fu_7332_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_113_fu_7332_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U175(
    .din0(frame_36_q1),
    .din1(frame_37_q1),
    .din2(frame_38_q1),
    .def(tmp_114_fu_7351_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_114_fu_7351_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U176(
    .din0(frame_39_q1),
    .din1(frame_40_q1),
    .din2(frame_41_q1),
    .def(tmp_115_fu_7370_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_115_fu_7370_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U177(
    .din0(frame_42_q1),
    .din1(frame_43_q1),
    .din2(frame_44_q1),
    .def(tmp_116_fu_7389_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_116_fu_7389_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U178(
    .din0(frame_45_q1),
    .din1(frame_46_q1),
    .din2(frame_47_q1),
    .def(tmp_117_fu_7408_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_117_fu_7408_p9)
);

sobel_hls_sparsemux_33_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_33_4_8_1_1_U179(
    .din0(tmp_102_fu_7123_p9),
    .din1(tmp_103_fu_7142_p9),
    .din2(tmp_104_fu_7161_p9),
    .din3(tmp_105_fu_7180_p9),
    .din4(tmp_106_fu_7199_p9),
    .din5(tmp_107_fu_7218_p9),
    .din6(tmp_108_fu_7237_p9),
    .din7(tmp_109_fu_7256_p9),
    .din8(tmp_110_fu_7275_p9),
    .din9(tmp_111_fu_7294_p9),
    .din10(tmp_112_fu_7313_p9),
    .din11(tmp_113_fu_7332_p9),
    .din12(tmp_114_fu_7351_p9),
    .din13(tmp_115_fu_7370_p9),
    .din14(tmp_116_fu_7389_p9),
    .din15(tmp_117_fu_7408_p9),
    .def(tmp_118_fu_7427_p33),
    .sel(trunc_ln45_1_reg_8140_pp0_iter12_reg),
    .dout(tmp_118_fu_7427_p35)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U180(
    .din0(frame_q0),
    .din1(frame_1_q0),
    .din2(frame_2_q0),
    .def(tmp_119_fu_7502_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_119_fu_7502_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U181(
    .din0(frame_3_q0),
    .din1(frame_4_q0),
    .din2(frame_5_q0),
    .def(tmp_120_fu_7521_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_120_fu_7521_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U182(
    .din0(frame_6_q0),
    .din1(frame_7_q0),
    .din2(frame_8_q0),
    .def(tmp_121_fu_7540_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_121_fu_7540_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U183(
    .din0(frame_9_q0),
    .din1(frame_10_q0),
    .din2(frame_11_q0),
    .def(tmp_122_fu_7559_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_122_fu_7559_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U184(
    .din0(frame_12_q0),
    .din1(frame_13_q0),
    .din2(frame_14_q0),
    .def(tmp_123_fu_7578_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_123_fu_7578_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U185(
    .din0(frame_15_q0),
    .din1(frame_16_q0),
    .din2(frame_17_q0),
    .def(tmp_124_fu_7597_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_124_fu_7597_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U186(
    .din0(frame_18_q0),
    .din1(frame_19_q0),
    .din2(frame_20_q0),
    .def(tmp_125_fu_7616_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_125_fu_7616_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U187(
    .din0(frame_21_q0),
    .din1(frame_22_q0),
    .din2(frame_23_q0),
    .def(tmp_126_fu_7635_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_126_fu_7635_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U188(
    .din0(frame_24_q0),
    .din1(frame_25_q0),
    .din2(frame_26_q0),
    .def(tmp_127_fu_7654_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_127_fu_7654_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U189(
    .din0(frame_27_q0),
    .din1(frame_28_q0),
    .din2(frame_29_q0),
    .def(tmp_128_fu_7673_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_128_fu_7673_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U190(
    .din0(frame_30_q0),
    .din1(frame_31_q0),
    .din2(frame_32_q0),
    .def(tmp_129_fu_7692_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_129_fu_7692_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U191(
    .din0(frame_33_q0),
    .din1(frame_34_q0),
    .din2(frame_35_q0),
    .def(tmp_130_fu_7711_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_130_fu_7711_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U192(
    .din0(frame_36_q0),
    .din1(frame_37_q0),
    .din2(frame_38_q0),
    .def(tmp_131_fu_7730_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_131_fu_7730_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U193(
    .din0(frame_39_q0),
    .din1(frame_40_q0),
    .din2(frame_41_q0),
    .def(tmp_132_fu_7749_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_132_fu_7749_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U194(
    .din0(frame_42_q0),
    .din1(frame_43_q0),
    .din2(frame_44_q0),
    .def(tmp_133_fu_7768_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_133_fu_7768_p9)
);

sobel_hls_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U195(
    .din0(frame_45_q0),
    .din1(frame_46_q0),
    .din2(frame_47_q0),
    .def(tmp_134_fu_7787_p7),
    .sel(trunc_ln40_reg_8167_pp0_iter12_reg),
    .dout(tmp_134_fu_7787_p9)
);

sobel_hls_sparsemux_33_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_33_4_8_1_1_U196(
    .din0(tmp_119_fu_7502_p9),
    .din1(tmp_120_fu_7521_p9),
    .din2(tmp_121_fu_7540_p9),
    .din3(tmp_122_fu_7559_p9),
    .din4(tmp_123_fu_7578_p9),
    .din5(tmp_124_fu_7597_p9),
    .din6(tmp_125_fu_7616_p9),
    .din7(tmp_126_fu_7635_p9),
    .din8(tmp_127_fu_7654_p9),
    .din9(tmp_128_fu_7673_p9),
    .din10(tmp_129_fu_7692_p9),
    .din11(tmp_130_fu_7711_p9),
    .din12(tmp_131_fu_7730_p9),
    .din13(tmp_132_fu_7749_p9),
    .din14(tmp_133_fu_7768_p9),
    .din15(tmp_134_fu_7787_p9),
    .def(tmp_135_fu_7806_p33),
    .sel(trunc_ln45_2_reg_8153_pp0_iter12_reg),
    .dout(tmp_135_fu_7806_p35)
);

sobel_hls_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln40_fu_4170_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_244 <= add_ln40_fu_4176_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_244 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln40_fu_4170_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_236 <= add_ln45_1_fu_4250_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_236 <= 8'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln40_fu_4170_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            y_fu_240 <= select_ln40_2_fu_4222_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_240 <= 8'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        select_ln40_2_reg_8125_pp0_iter10_reg <= select_ln40_2_reg_8125_pp0_iter9_reg;
        select_ln40_2_reg_8125_pp0_iter11_reg <= select_ln40_2_reg_8125_pp0_iter10_reg;
        select_ln40_2_reg_8125_pp0_iter12_reg <= select_ln40_2_reg_8125_pp0_iter11_reg;
        select_ln40_2_reg_8125_pp0_iter13_reg <= select_ln40_2_reg_8125_pp0_iter12_reg;
        select_ln40_2_reg_8125_pp0_iter2_reg <= select_ln40_2_reg_8125_pp0_iter1_reg;
        select_ln40_2_reg_8125_pp0_iter3_reg <= select_ln40_2_reg_8125_pp0_iter2_reg;
        select_ln40_2_reg_8125_pp0_iter4_reg <= select_ln40_2_reg_8125_pp0_iter3_reg;
        select_ln40_2_reg_8125_pp0_iter5_reg <= select_ln40_2_reg_8125_pp0_iter4_reg;
        select_ln40_2_reg_8125_pp0_iter6_reg <= select_ln40_2_reg_8125_pp0_iter5_reg;
        select_ln40_2_reg_8125_pp0_iter7_reg <= select_ln40_2_reg_8125_pp0_iter6_reg;
        select_ln40_2_reg_8125_pp0_iter8_reg <= select_ln40_2_reg_8125_pp0_iter7_reg;
        select_ln40_2_reg_8125_pp0_iter9_reg <= select_ln40_2_reg_8125_pp0_iter8_reg;
        select_ln40_reg_8120_pp0_iter10_reg <= select_ln40_reg_8120_pp0_iter9_reg;
        select_ln40_reg_8120_pp0_iter2_reg <= select_ln40_reg_8120_pp0_iter1_reg;
        select_ln40_reg_8120_pp0_iter3_reg <= select_ln40_reg_8120_pp0_iter2_reg;
        select_ln40_reg_8120_pp0_iter4_reg <= select_ln40_reg_8120_pp0_iter3_reg;
        select_ln40_reg_8120_pp0_iter5_reg <= select_ln40_reg_8120_pp0_iter4_reg;
        select_ln40_reg_8120_pp0_iter6_reg <= select_ln40_reg_8120_pp0_iter5_reg;
        select_ln40_reg_8120_pp0_iter7_reg <= select_ln40_reg_8120_pp0_iter6_reg;
        select_ln40_reg_8120_pp0_iter8_reg <= select_ln40_reg_8120_pp0_iter7_reg;
        select_ln40_reg_8120_pp0_iter9_reg <= select_ln40_reg_8120_pp0_iter8_reg;
        tmp_146_cast_reg_8160_pp0_iter10_reg <= tmp_146_cast_reg_8160_pp0_iter9_reg;
        tmp_146_cast_reg_8160_pp0_iter11_reg <= tmp_146_cast_reg_8160_pp0_iter10_reg;
        tmp_146_cast_reg_8160_pp0_iter2_reg <= tmp_146_cast_reg_8160_pp0_iter1_reg;
        tmp_146_cast_reg_8160_pp0_iter3_reg <= tmp_146_cast_reg_8160_pp0_iter2_reg;
        tmp_146_cast_reg_8160_pp0_iter4_reg <= tmp_146_cast_reg_8160_pp0_iter3_reg;
        tmp_146_cast_reg_8160_pp0_iter5_reg <= tmp_146_cast_reg_8160_pp0_iter4_reg;
        tmp_146_cast_reg_8160_pp0_iter6_reg <= tmp_146_cast_reg_8160_pp0_iter5_reg;
        tmp_146_cast_reg_8160_pp0_iter7_reg <= tmp_146_cast_reg_8160_pp0_iter6_reg;
        tmp_146_cast_reg_8160_pp0_iter8_reg <= tmp_146_cast_reg_8160_pp0_iter7_reg;
        tmp_146_cast_reg_8160_pp0_iter9_reg <= tmp_146_cast_reg_8160_pp0_iter8_reg;
        tmp_147_reg_10233 <= {{magnitude_fu_8021_p2[11:8]}};
        trunc_ln40_reg_8167 <= trunc_ln40_fu_4305_p1;
        trunc_ln40_reg_8167_pp0_iter12_reg <= trunc_ln40_reg_8167;
        trunc_ln41_reg_8133_pp0_iter10_reg <= trunc_ln41_reg_8133_pp0_iter9_reg;
        trunc_ln41_reg_8133_pp0_iter11_reg <= trunc_ln41_reg_8133_pp0_iter10_reg;
        trunc_ln41_reg_8133_pp0_iter12_reg <= trunc_ln41_reg_8133_pp0_iter11_reg;
        trunc_ln41_reg_8133_pp0_iter13_reg <= trunc_ln41_reg_8133_pp0_iter12_reg;
        trunc_ln41_reg_8133_pp0_iter2_reg <= trunc_ln41_reg_8133_pp0_iter1_reg;
        trunc_ln41_reg_8133_pp0_iter3_reg <= trunc_ln41_reg_8133_pp0_iter2_reg;
        trunc_ln41_reg_8133_pp0_iter4_reg <= trunc_ln41_reg_8133_pp0_iter3_reg;
        trunc_ln41_reg_8133_pp0_iter5_reg <= trunc_ln41_reg_8133_pp0_iter4_reg;
        trunc_ln41_reg_8133_pp0_iter6_reg <= trunc_ln41_reg_8133_pp0_iter5_reg;
        trunc_ln41_reg_8133_pp0_iter7_reg <= trunc_ln41_reg_8133_pp0_iter6_reg;
        trunc_ln41_reg_8133_pp0_iter8_reg <= trunc_ln41_reg_8133_pp0_iter7_reg;
        trunc_ln41_reg_8133_pp0_iter9_reg <= trunc_ln41_reg_8133_pp0_iter8_reg;
        trunc_ln45_1_reg_8140_pp0_iter10_reg <= trunc_ln45_1_reg_8140_pp0_iter9_reg;
        trunc_ln45_1_reg_8140_pp0_iter11_reg <= trunc_ln45_1_reg_8140_pp0_iter10_reg;
        trunc_ln45_1_reg_8140_pp0_iter12_reg <= trunc_ln45_1_reg_8140_pp0_iter11_reg;
        trunc_ln45_1_reg_8140_pp0_iter13_reg <= trunc_ln45_1_reg_8140_pp0_iter12_reg;
        trunc_ln45_1_reg_8140_pp0_iter2_reg <= trunc_ln45_1_reg_8140_pp0_iter1_reg;
        trunc_ln45_1_reg_8140_pp0_iter3_reg <= trunc_ln45_1_reg_8140_pp0_iter2_reg;
        trunc_ln45_1_reg_8140_pp0_iter4_reg <= trunc_ln45_1_reg_8140_pp0_iter3_reg;
        trunc_ln45_1_reg_8140_pp0_iter5_reg <= trunc_ln45_1_reg_8140_pp0_iter4_reg;
        trunc_ln45_1_reg_8140_pp0_iter6_reg <= trunc_ln45_1_reg_8140_pp0_iter5_reg;
        trunc_ln45_1_reg_8140_pp0_iter7_reg <= trunc_ln45_1_reg_8140_pp0_iter6_reg;
        trunc_ln45_1_reg_8140_pp0_iter8_reg <= trunc_ln45_1_reg_8140_pp0_iter7_reg;
        trunc_ln45_1_reg_8140_pp0_iter9_reg <= trunc_ln45_1_reg_8140_pp0_iter8_reg;
        trunc_ln45_2_reg_8153_pp0_iter10_reg <= trunc_ln45_2_reg_8153_pp0_iter9_reg;
        trunc_ln45_2_reg_8153_pp0_iter11_reg <= trunc_ln45_2_reg_8153_pp0_iter10_reg;
        trunc_ln45_2_reg_8153_pp0_iter12_reg <= trunc_ln45_2_reg_8153_pp0_iter11_reg;
        trunc_ln45_2_reg_8153_pp0_iter2_reg <= trunc_ln45_2_reg_8153_pp0_iter1_reg;
        trunc_ln45_2_reg_8153_pp0_iter3_reg <= trunc_ln45_2_reg_8153_pp0_iter2_reg;
        trunc_ln45_2_reg_8153_pp0_iter4_reg <= trunc_ln45_2_reg_8153_pp0_iter3_reg;
        trunc_ln45_2_reg_8153_pp0_iter5_reg <= trunc_ln45_2_reg_8153_pp0_iter4_reg;
        trunc_ln45_2_reg_8153_pp0_iter6_reg <= trunc_ln45_2_reg_8153_pp0_iter5_reg;
        trunc_ln45_2_reg_8153_pp0_iter7_reg <= trunc_ln45_2_reg_8153_pp0_iter6_reg;
        trunc_ln45_2_reg_8153_pp0_iter8_reg <= trunc_ln45_2_reg_8153_pp0_iter7_reg;
        trunc_ln45_2_reg_8153_pp0_iter9_reg <= trunc_ln45_2_reg_8153_pp0_iter8_reg;
        trunc_ln45_3_reg_8146_pp0_iter10_reg <= trunc_ln45_3_reg_8146_pp0_iter9_reg;
        trunc_ln45_3_reg_8146_pp0_iter11_reg <= trunc_ln45_3_reg_8146_pp0_iter10_reg;
        trunc_ln45_3_reg_8146_pp0_iter2_reg <= trunc_ln45_3_reg_8146_pp0_iter1_reg;
        trunc_ln45_3_reg_8146_pp0_iter3_reg <= trunc_ln45_3_reg_8146_pp0_iter2_reg;
        trunc_ln45_3_reg_8146_pp0_iter4_reg <= trunc_ln45_3_reg_8146_pp0_iter3_reg;
        trunc_ln45_3_reg_8146_pp0_iter5_reg <= trunc_ln45_3_reg_8146_pp0_iter4_reg;
        trunc_ln45_3_reg_8146_pp0_iter6_reg <= trunc_ln45_3_reg_8146_pp0_iter5_reg;
        trunc_ln45_3_reg_8146_pp0_iter7_reg <= trunc_ln45_3_reg_8146_pp0_iter6_reg;
        trunc_ln45_3_reg_8146_pp0_iter8_reg <= trunc_ln45_3_reg_8146_pp0_iter7_reg;
        trunc_ln45_3_reg_8146_pp0_iter9_reg <= trunc_ln45_3_reg_8146_pp0_iter8_reg;
        trunc_ln45_reg_8299 <= trunc_ln45_fu_4314_p1;
        trunc_ln50_reg_10238 <= trunc_ln50_fu_8037_p1;
        trunc_ln5_reg_8306 <= {{add_ln45_fu_4309_p2[7:4]}};
        trunc_ln5_reg_8306_pp0_iter12_reg <= trunc_ln5_reg_8306;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        select_ln40_2_reg_8125 <= select_ln40_2_fu_4222_p3;
        select_ln40_2_reg_8125_pp0_iter1_reg <= select_ln40_2_reg_8125;
        select_ln40_reg_8120 <= select_ln40_fu_4194_p3;
        select_ln40_reg_8120_pp0_iter1_reg <= select_ln40_reg_8120;
        tmp_146_cast_reg_8160 <= {{mul_ln42_fu_4274_p2[16:10]}};
        tmp_146_cast_reg_8160_pp0_iter1_reg <= tmp_146_cast_reg_8160;
        trunc_ln41_reg_8133 <= trunc_ln41_fu_4236_p1;
        trunc_ln41_reg_8133_pp0_iter1_reg <= trunc_ln41_reg_8133;
        trunc_ln45_1_reg_8140 <= {{select_ln40_fu_4194_p3[7:4]}};
        trunc_ln45_1_reg_8140_pp0_iter1_reg <= trunc_ln45_1_reg_8140;
        trunc_ln45_2_reg_8153 <= {{add_ln45_1_fu_4250_p2[7:4]}};
        trunc_ln45_2_reg_8153_pp0_iter1_reg <= trunc_ln45_2_reg_8153;
        trunc_ln45_3_reg_8146 <= trunc_ln45_3_fu_4256_p1;
        trunc_ln45_3_reg_8146_pp0_iter1_reg <= trunc_ln45_3_reg_8146;
    end
end

always @ (*) begin
    if (((icmp_ln40_fu_4170_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_244;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_load = 8'd1;
    end else begin
        ap_sig_allocacmp_x_load = x_fu_236;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_y_load = 8'd1;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_240;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5165)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_10_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_10_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_10_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_10_address0 = 'bx;
        end
    end else begin
        frame_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3))) begin
            frame_10_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_10_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3))) begin
            frame_10_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_10_address1 = 'bx;
        end
    end else begin
        frame_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5168)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_10_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_10_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_10_address2 = 'bx;
        end
    end else begin
        frame_10_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd3)))) begin
        frame_10_ce0 = 1'b1;
    end else begin
        frame_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3)))) begin
        frame_10_ce1 = 1'b1;
    end else begin
        frame_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_10_ce2 = 1'b1;
    end else begin
        frame_10_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5165)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_11_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_11_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_11_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_11_address0 = 'bx;
        end
    end else begin
        frame_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3))) begin
            frame_11_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_11_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3))) begin
            frame_11_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_11_address1 = 'bx;
        end
    end else begin
        frame_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5168)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_11_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_11_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_11_address2 = 'bx;
        end
    end else begin
        frame_11_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd3)))) begin
        frame_11_ce0 = 1'b1;
    end else begin
        frame_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3)))) begin
        frame_11_ce1 = 1'b1;
    end else begin
        frame_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_11_ce2 = 1'b1;
    end else begin
        frame_11_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5171)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_12_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_12_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_12_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_12_address0 = 'bx;
        end
    end else begin
        frame_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4))) begin
            frame_12_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_12_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4))) begin
            frame_12_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_12_address1 = 'bx;
        end
    end else begin
        frame_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5174)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_12_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_12_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_12_address2 = 'bx;
        end
    end else begin
        frame_12_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd4)))) begin
        frame_12_ce0 = 1'b1;
    end else begin
        frame_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4)))) begin
        frame_12_ce1 = 1'b1;
    end else begin
        frame_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_12_ce2 = 1'b1;
    end else begin
        frame_12_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5171)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_13_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_13_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_13_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_13_address0 = 'bx;
        end
    end else begin
        frame_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4))) begin
            frame_13_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_13_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4))) begin
            frame_13_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_13_address1 = 'bx;
        end
    end else begin
        frame_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5174)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_13_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_13_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_13_address2 = 'bx;
        end
    end else begin
        frame_13_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd4)))) begin
        frame_13_ce0 = 1'b1;
    end else begin
        frame_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4)))) begin
        frame_13_ce1 = 1'b1;
    end else begin
        frame_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_13_ce2 = 1'b1;
    end else begin
        frame_13_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5171)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_14_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_14_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_14_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_14_address0 = 'bx;
        end
    end else begin
        frame_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4))) begin
            frame_14_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_14_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4))) begin
            frame_14_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_14_address1 = 'bx;
        end
    end else begin
        frame_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5174)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_14_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_14_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_14_address2 = 'bx;
        end
    end else begin
        frame_14_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd4)))) begin
        frame_14_ce0 = 1'b1;
    end else begin
        frame_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd4)))) begin
        frame_14_ce1 = 1'b1;
    end else begin
        frame_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd4) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_14_ce2 = 1'b1;
    end else begin
        frame_14_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5177)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_15_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_15_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_15_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_15_address0 = 'bx;
        end
    end else begin
        frame_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5))) begin
            frame_15_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_15_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5))) begin
            frame_15_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_15_address1 = 'bx;
        end
    end else begin
        frame_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5180)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_15_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_15_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_15_address2 = 'bx;
        end
    end else begin
        frame_15_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd5)))) begin
        frame_15_ce0 = 1'b1;
    end else begin
        frame_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5)))) begin
        frame_15_ce1 = 1'b1;
    end else begin
        frame_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_15_ce2 = 1'b1;
    end else begin
        frame_15_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5177)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_16_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_16_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_16_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_16_address0 = 'bx;
        end
    end else begin
        frame_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5))) begin
            frame_16_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_16_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5))) begin
            frame_16_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_16_address1 = 'bx;
        end
    end else begin
        frame_16_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5180)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_16_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_16_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_16_address2 = 'bx;
        end
    end else begin
        frame_16_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd5)))) begin
        frame_16_ce0 = 1'b1;
    end else begin
        frame_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5)))) begin
        frame_16_ce1 = 1'b1;
    end else begin
        frame_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_16_ce2 = 1'b1;
    end else begin
        frame_16_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5177)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_17_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_17_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_17_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_17_address0 = 'bx;
        end
    end else begin
        frame_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5))) begin
            frame_17_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_17_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5))) begin
            frame_17_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_17_address1 = 'bx;
        end
    end else begin
        frame_17_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5180)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_17_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_17_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_17_address2 = 'bx;
        end
    end else begin
        frame_17_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd5)))) begin
        frame_17_ce0 = 1'b1;
    end else begin
        frame_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd5)))) begin
        frame_17_ce1 = 1'b1;
    end else begin
        frame_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd5) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_17_ce2 = 1'b1;
    end else begin
        frame_17_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5183)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_18_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_18_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_18_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_18_address0 = 'bx;
        end
    end else begin
        frame_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6))) begin
            frame_18_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_18_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6))) begin
            frame_18_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_18_address1 = 'bx;
        end
    end else begin
        frame_18_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5186)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_18_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_18_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_18_address2 = 'bx;
        end
    end else begin
        frame_18_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd6)))) begin
        frame_18_ce0 = 1'b1;
    end else begin
        frame_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6)))) begin
        frame_18_ce1 = 1'b1;
    end else begin
        frame_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_18_ce2 = 1'b1;
    end else begin
        frame_18_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5183)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_19_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_19_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_19_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_19_address0 = 'bx;
        end
    end else begin
        frame_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6))) begin
            frame_19_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_19_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6))) begin
            frame_19_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_19_address1 = 'bx;
        end
    end else begin
        frame_19_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5186)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_19_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_19_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_19_address2 = 'bx;
        end
    end else begin
        frame_19_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd6)))) begin
        frame_19_ce0 = 1'b1;
    end else begin
        frame_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6)))) begin
        frame_19_ce1 = 1'b1;
    end else begin
        frame_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_19_ce2 = 1'b1;
    end else begin
        frame_19_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5189)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_1_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_1_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_1_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_1_address0 = 'bx;
        end
    end else begin
        frame_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0))) begin
            frame_1_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_1_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0))) begin
            frame_1_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_1_address1 = 'bx;
        end
    end else begin
        frame_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5192)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_1_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_1_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_1_address2 = 'bx;
        end
    end else begin
        frame_1_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd0)))) begin
        frame_1_ce0 = 1'b1;
    end else begin
        frame_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_1_ce1 = 1'b1;
    end else begin
        frame_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_1_ce2 = 1'b1;
    end else begin
        frame_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5183)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_20_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_20_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_20_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_20_address0 = 'bx;
        end
    end else begin
        frame_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6))) begin
            frame_20_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_20_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6))) begin
            frame_20_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_20_address1 = 'bx;
        end
    end else begin
        frame_20_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5186)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_20_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_20_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_20_address2 = 'bx;
        end
    end else begin
        frame_20_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd6)))) begin
        frame_20_ce0 = 1'b1;
    end else begin
        frame_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd6)))) begin
        frame_20_ce1 = 1'b1;
    end else begin
        frame_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd6) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_20_ce2 = 1'b1;
    end else begin
        frame_20_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5195)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_21_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_21_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_21_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_21_address0 = 'bx;
        end
    end else begin
        frame_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7))) begin
            frame_21_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_21_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7))) begin
            frame_21_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_21_address1 = 'bx;
        end
    end else begin
        frame_21_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5198)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_21_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_21_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_21_address2 = 'bx;
        end
    end else begin
        frame_21_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd7)))) begin
        frame_21_ce0 = 1'b1;
    end else begin
        frame_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7)))) begin
        frame_21_ce1 = 1'b1;
    end else begin
        frame_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_21_ce2 = 1'b1;
    end else begin
        frame_21_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5195)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_22_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_22_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_22_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_22_address0 = 'bx;
        end
    end else begin
        frame_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7))) begin
            frame_22_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_22_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7))) begin
            frame_22_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_22_address1 = 'bx;
        end
    end else begin
        frame_22_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5198)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_22_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_22_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_22_address2 = 'bx;
        end
    end else begin
        frame_22_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd7)))) begin
        frame_22_ce0 = 1'b1;
    end else begin
        frame_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7)))) begin
        frame_22_ce1 = 1'b1;
    end else begin
        frame_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_22_ce2 = 1'b1;
    end else begin
        frame_22_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5195)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_23_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_23_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_23_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_23_address0 = 'bx;
        end
    end else begin
        frame_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7))) begin
            frame_23_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_23_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7))) begin
            frame_23_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_23_address1 = 'bx;
        end
    end else begin
        frame_23_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5198)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_23_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_23_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_23_address2 = 'bx;
        end
    end else begin
        frame_23_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd7)))) begin
        frame_23_ce0 = 1'b1;
    end else begin
        frame_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd7)))) begin
        frame_23_ce1 = 1'b1;
    end else begin
        frame_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd7) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_23_ce2 = 1'b1;
    end else begin
        frame_23_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5201)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_24_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_24_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_24_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_24_address0 = 'bx;
        end
    end else begin
        frame_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8))) begin
            frame_24_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_24_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8))) begin
            frame_24_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_24_address1 = 'bx;
        end
    end else begin
        frame_24_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5204)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_24_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_24_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_24_address2 = 'bx;
        end
    end else begin
        frame_24_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd8)))) begin
        frame_24_ce0 = 1'b1;
    end else begin
        frame_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8)))) begin
        frame_24_ce1 = 1'b1;
    end else begin
        frame_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_24_ce2 = 1'b1;
    end else begin
        frame_24_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5201)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_25_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_25_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_25_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_25_address0 = 'bx;
        end
    end else begin
        frame_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8))) begin
            frame_25_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_25_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8))) begin
            frame_25_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_25_address1 = 'bx;
        end
    end else begin
        frame_25_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5204)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_25_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_25_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_25_address2 = 'bx;
        end
    end else begin
        frame_25_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd8)))) begin
        frame_25_ce0 = 1'b1;
    end else begin
        frame_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8)))) begin
        frame_25_ce1 = 1'b1;
    end else begin
        frame_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_25_ce2 = 1'b1;
    end else begin
        frame_25_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5201)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_26_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_26_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_26_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_26_address0 = 'bx;
        end
    end else begin
        frame_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8))) begin
            frame_26_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_26_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8))) begin
            frame_26_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_26_address1 = 'bx;
        end
    end else begin
        frame_26_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5204)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_26_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_26_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_26_address2 = 'bx;
        end
    end else begin
        frame_26_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd8)))) begin
        frame_26_ce0 = 1'b1;
    end else begin
        frame_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd8)))) begin
        frame_26_ce1 = 1'b1;
    end else begin
        frame_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd8) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_26_ce2 = 1'b1;
    end else begin
        frame_26_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5207)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_27_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_27_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_27_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_27_address0 = 'bx;
        end
    end else begin
        frame_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9))) begin
            frame_27_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_27_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9))) begin
            frame_27_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_27_address1 = 'bx;
        end
    end else begin
        frame_27_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5210)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_27_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_27_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_27_address2 = 'bx;
        end
    end else begin
        frame_27_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd9)))) begin
        frame_27_ce0 = 1'b1;
    end else begin
        frame_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9)))) begin
        frame_27_ce1 = 1'b1;
    end else begin
        frame_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_27_ce2 = 1'b1;
    end else begin
        frame_27_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5207)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_28_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_28_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_28_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_28_address0 = 'bx;
        end
    end else begin
        frame_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9))) begin
            frame_28_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_28_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9))) begin
            frame_28_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_28_address1 = 'bx;
        end
    end else begin
        frame_28_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5210)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_28_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_28_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_28_address2 = 'bx;
        end
    end else begin
        frame_28_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd9)))) begin
        frame_28_ce0 = 1'b1;
    end else begin
        frame_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9)))) begin
        frame_28_ce1 = 1'b1;
    end else begin
        frame_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_28_ce2 = 1'b1;
    end else begin
        frame_28_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5207)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_29_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_29_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_29_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_29_address0 = 'bx;
        end
    end else begin
        frame_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9))) begin
            frame_29_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_29_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9))) begin
            frame_29_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_29_address1 = 'bx;
        end
    end else begin
        frame_29_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5210)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_29_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_29_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_29_address2 = 'bx;
        end
    end else begin
        frame_29_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd9)))) begin
        frame_29_ce0 = 1'b1;
    end else begin
        frame_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd9)))) begin
        frame_29_ce1 = 1'b1;
    end else begin
        frame_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd9) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_29_ce2 = 1'b1;
    end else begin
        frame_29_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5189)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_2_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_2_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_2_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_2_address0 = 'bx;
        end
    end else begin
        frame_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0))) begin
            frame_2_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_2_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0))) begin
            frame_2_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_2_address1 = 'bx;
        end
    end else begin
        frame_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5192)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_2_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_2_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_2_address2 = 'bx;
        end
    end else begin
        frame_2_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd0)))) begin
        frame_2_ce0 = 1'b1;
    end else begin
        frame_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd2)))) begin
        frame_2_ce1 = 1'b1;
    end else begin
        frame_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_2_ce2 = 1'b1;
    end else begin
        frame_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5213)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_30_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_30_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_30_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_30_address0 = 'bx;
        end
    end else begin
        frame_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10))) begin
            frame_30_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_30_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10))) begin
            frame_30_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_30_address1 = 'bx;
        end
    end else begin
        frame_30_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5216)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_30_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_30_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_30_address2 = 'bx;
        end
    end else begin
        frame_30_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd10)))) begin
        frame_30_ce0 = 1'b1;
    end else begin
        frame_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10)))) begin
        frame_30_ce1 = 1'b1;
    end else begin
        frame_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_30_ce2 = 1'b1;
    end else begin
        frame_30_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5213)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_31_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_31_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_31_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_31_address0 = 'bx;
        end
    end else begin
        frame_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10))) begin
            frame_31_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_31_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10))) begin
            frame_31_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_31_address1 = 'bx;
        end
    end else begin
        frame_31_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5216)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_31_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_31_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_31_address2 = 'bx;
        end
    end else begin
        frame_31_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd10)))) begin
        frame_31_ce0 = 1'b1;
    end else begin
        frame_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10)))) begin
        frame_31_ce1 = 1'b1;
    end else begin
        frame_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_31_ce2 = 1'b1;
    end else begin
        frame_31_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5213)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_32_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_32_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_32_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_32_address0 = 'bx;
        end
    end else begin
        frame_32_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10))) begin
            frame_32_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_32_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10))) begin
            frame_32_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_32_address1 = 'bx;
        end
    end else begin
        frame_32_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5216)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_32_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_32_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_32_address2 = 'bx;
        end
    end else begin
        frame_32_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd10)))) begin
        frame_32_ce0 = 1'b1;
    end else begin
        frame_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd10)))) begin
        frame_32_ce1 = 1'b1;
    end else begin
        frame_32_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd10) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_32_ce2 = 1'b1;
    end else begin
        frame_32_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5219)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_33_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_33_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_33_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_33_address0 = 'bx;
        end
    end else begin
        frame_33_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11))) begin
            frame_33_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_33_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11))) begin
            frame_33_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_33_address1 = 'bx;
        end
    end else begin
        frame_33_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5222)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_33_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_33_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_33_address2 = 'bx;
        end
    end else begin
        frame_33_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd11)))) begin
        frame_33_ce0 = 1'b1;
    end else begin
        frame_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11)))) begin
        frame_33_ce1 = 1'b1;
    end else begin
        frame_33_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_33_ce2 = 1'b1;
    end else begin
        frame_33_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5219)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_34_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_34_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_34_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_34_address0 = 'bx;
        end
    end else begin
        frame_34_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11))) begin
            frame_34_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_34_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11))) begin
            frame_34_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_34_address1 = 'bx;
        end
    end else begin
        frame_34_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5222)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_34_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_34_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_34_address2 = 'bx;
        end
    end else begin
        frame_34_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd11)))) begin
        frame_34_ce0 = 1'b1;
    end else begin
        frame_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11)))) begin
        frame_34_ce1 = 1'b1;
    end else begin
        frame_34_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_34_ce2 = 1'b1;
    end else begin
        frame_34_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5219)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_35_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_35_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_35_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_35_address0 = 'bx;
        end
    end else begin
        frame_35_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11))) begin
            frame_35_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_35_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11))) begin
            frame_35_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_35_address1 = 'bx;
        end
    end else begin
        frame_35_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5222)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_35_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_35_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_35_address2 = 'bx;
        end
    end else begin
        frame_35_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd11)))) begin
        frame_35_ce0 = 1'b1;
    end else begin
        frame_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd11)))) begin
        frame_35_ce1 = 1'b1;
    end else begin
        frame_35_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd11) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_35_ce2 = 1'b1;
    end else begin
        frame_35_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5225)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_36_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_36_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_36_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_36_address0 = 'bx;
        end
    end else begin
        frame_36_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12))) begin
            frame_36_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_36_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12))) begin
            frame_36_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_36_address1 = 'bx;
        end
    end else begin
        frame_36_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5228)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_36_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_36_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_36_address2 = 'bx;
        end
    end else begin
        frame_36_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd12)))) begin
        frame_36_ce0 = 1'b1;
    end else begin
        frame_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12)))) begin
        frame_36_ce1 = 1'b1;
    end else begin
        frame_36_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_36_ce2 = 1'b1;
    end else begin
        frame_36_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5225)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_37_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_37_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_37_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_37_address0 = 'bx;
        end
    end else begin
        frame_37_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12))) begin
            frame_37_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_37_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12))) begin
            frame_37_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_37_address1 = 'bx;
        end
    end else begin
        frame_37_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5228)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_37_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_37_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_37_address2 = 'bx;
        end
    end else begin
        frame_37_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd12)))) begin
        frame_37_ce0 = 1'b1;
    end else begin
        frame_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12)))) begin
        frame_37_ce1 = 1'b1;
    end else begin
        frame_37_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_37_ce2 = 1'b1;
    end else begin
        frame_37_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5225)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_38_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_38_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_38_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_38_address0 = 'bx;
        end
    end else begin
        frame_38_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12))) begin
            frame_38_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_38_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12))) begin
            frame_38_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_38_address1 = 'bx;
        end
    end else begin
        frame_38_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5228)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_38_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_38_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_38_address2 = 'bx;
        end
    end else begin
        frame_38_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd12)))) begin
        frame_38_ce0 = 1'b1;
    end else begin
        frame_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd12)))) begin
        frame_38_ce1 = 1'b1;
    end else begin
        frame_38_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd12) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_38_ce2 = 1'b1;
    end else begin
        frame_38_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5231)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_39_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_39_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_39_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_39_address0 = 'bx;
        end
    end else begin
        frame_39_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13))) begin
            frame_39_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_39_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13))) begin
            frame_39_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_39_address1 = 'bx;
        end
    end else begin
        frame_39_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5234)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_39_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_39_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_39_address2 = 'bx;
        end
    end else begin
        frame_39_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd13)))) begin
        frame_39_ce0 = 1'b1;
    end else begin
        frame_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13)))) begin
        frame_39_ce1 = 1'b1;
    end else begin
        frame_39_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_39_ce2 = 1'b1;
    end else begin
        frame_39_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5237)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_3_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_3_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_3_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_3_address0 = 'bx;
        end
    end else begin
        frame_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1))) begin
            frame_3_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_3_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1))) begin
            frame_3_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_3_address1 = 'bx;
        end
    end else begin
        frame_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5240)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_3_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_3_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_3_address2 = 'bx;
        end
    end else begin
        frame_3_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd1)))) begin
        frame_3_ce0 = 1'b1;
    end else begin
        frame_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1)))) begin
        frame_3_ce1 = 1'b1;
    end else begin
        frame_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_3_ce2 = 1'b1;
    end else begin
        frame_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5231)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_40_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_40_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_40_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_40_address0 = 'bx;
        end
    end else begin
        frame_40_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13))) begin
            frame_40_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_40_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13))) begin
            frame_40_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_40_address1 = 'bx;
        end
    end else begin
        frame_40_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5234)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_40_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_40_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_40_address2 = 'bx;
        end
    end else begin
        frame_40_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd13)))) begin
        frame_40_ce0 = 1'b1;
    end else begin
        frame_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13)))) begin
        frame_40_ce1 = 1'b1;
    end else begin
        frame_40_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_40_ce2 = 1'b1;
    end else begin
        frame_40_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5231)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_41_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_41_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_41_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_41_address0 = 'bx;
        end
    end else begin
        frame_41_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13))) begin
            frame_41_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_41_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13))) begin
            frame_41_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_41_address1 = 'bx;
        end
    end else begin
        frame_41_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5234)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_41_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_41_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_41_address2 = 'bx;
        end
    end else begin
        frame_41_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd13)))) begin
        frame_41_ce0 = 1'b1;
    end else begin
        frame_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd13)))) begin
        frame_41_ce1 = 1'b1;
    end else begin
        frame_41_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd13) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_41_ce2 = 1'b1;
    end else begin
        frame_41_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5243)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_42_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_42_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_42_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_42_address0 = 'bx;
        end
    end else begin
        frame_42_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14))) begin
            frame_42_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_42_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14))) begin
            frame_42_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_42_address1 = 'bx;
        end
    end else begin
        frame_42_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5246)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_42_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_42_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_42_address2 = 'bx;
        end
    end else begin
        frame_42_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd14)))) begin
        frame_42_ce0 = 1'b1;
    end else begin
        frame_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14)))) begin
        frame_42_ce1 = 1'b1;
    end else begin
        frame_42_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_42_ce2 = 1'b1;
    end else begin
        frame_42_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5243)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_43_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_43_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_43_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_43_address0 = 'bx;
        end
    end else begin
        frame_43_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14))) begin
            frame_43_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_43_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14))) begin
            frame_43_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_43_address1 = 'bx;
        end
    end else begin
        frame_43_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5246)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_43_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_43_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_43_address2 = 'bx;
        end
    end else begin
        frame_43_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd14)))) begin
        frame_43_ce0 = 1'b1;
    end else begin
        frame_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14)))) begin
        frame_43_ce1 = 1'b1;
    end else begin
        frame_43_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_43_ce2 = 1'b1;
    end else begin
        frame_43_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5243)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_44_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_44_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_44_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_44_address0 = 'bx;
        end
    end else begin
        frame_44_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14))) begin
            frame_44_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_44_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14))) begin
            frame_44_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_44_address1 = 'bx;
        end
    end else begin
        frame_44_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5246)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_44_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_44_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_44_address2 = 'bx;
        end
    end else begin
        frame_44_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd14)))) begin
        frame_44_ce0 = 1'b1;
    end else begin
        frame_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd14)))) begin
        frame_44_ce1 = 1'b1;
    end else begin
        frame_44_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd14) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_44_ce2 = 1'b1;
    end else begin
        frame_44_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5249)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_45_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_45_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_45_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_45_address0 = 'bx;
        end
    end else begin
        frame_45_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15))) begin
            frame_45_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_45_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15))) begin
            frame_45_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_45_address1 = 'bx;
        end
    end else begin
        frame_45_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5252)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_45_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_45_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_45_address2 = 'bx;
        end
    end else begin
        frame_45_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd15)))) begin
        frame_45_ce0 = 1'b1;
    end else begin
        frame_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15)))) begin
        frame_45_ce1 = 1'b1;
    end else begin
        frame_45_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_45_ce2 = 1'b1;
    end else begin
        frame_45_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5249)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_46_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_46_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_46_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_46_address0 = 'bx;
        end
    end else begin
        frame_46_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15))) begin
            frame_46_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_46_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15))) begin
            frame_46_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_46_address1 = 'bx;
        end
    end else begin
        frame_46_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5252)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_46_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_46_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_46_address2 = 'bx;
        end
    end else begin
        frame_46_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd15)))) begin
        frame_46_ce0 = 1'b1;
    end else begin
        frame_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15)))) begin
        frame_46_ce1 = 1'b1;
    end else begin
        frame_46_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_46_ce2 = 1'b1;
    end else begin
        frame_46_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5249)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_47_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_47_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_47_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_47_address0 = 'bx;
        end
    end else begin
        frame_47_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15))) begin
            frame_47_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_47_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15))) begin
            frame_47_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_47_address1 = 'bx;
        end
    end else begin
        frame_47_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5252)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_47_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_47_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_47_address2 = 'bx;
        end
    end else begin
        frame_47_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd15)))) begin
        frame_47_ce0 = 1'b1;
    end else begin
        frame_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd15)))) begin
        frame_47_ce1 = 1'b1;
    end else begin
        frame_47_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd15) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_47_ce2 = 1'b1;
    end else begin
        frame_47_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5237)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_4_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_4_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_4_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_4_address0 = 'bx;
        end
    end else begin
        frame_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1))) begin
            frame_4_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_4_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1))) begin
            frame_4_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_4_address1 = 'bx;
        end
    end else begin
        frame_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5240)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_4_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_4_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_4_address2 = 'bx;
        end
    end else begin
        frame_4_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd1)))) begin
        frame_4_ce0 = 1'b1;
    end else begin
        frame_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1)))) begin
        frame_4_ce1 = 1'b1;
    end else begin
        frame_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_4_ce2 = 1'b1;
    end else begin
        frame_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5237)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_5_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_5_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_5_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_5_address0 = 'bx;
        end
    end else begin
        frame_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1))) begin
            frame_5_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_5_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1))) begin
            frame_5_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_5_address1 = 'bx;
        end
    end else begin
        frame_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5240)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_5_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_5_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_5_address2 = 'bx;
        end
    end else begin
        frame_5_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd1)))) begin
        frame_5_ce0 = 1'b1;
    end else begin
        frame_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd1)))) begin
        frame_5_ce1 = 1'b1;
    end else begin
        frame_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd1) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_5_ce2 = 1'b1;
    end else begin
        frame_5_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5255)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_6_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_6_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_6_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_6_address0 = 'bx;
        end
    end else begin
        frame_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2))) begin
            frame_6_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_6_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2))) begin
            frame_6_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_6_address1 = 'bx;
        end
    end else begin
        frame_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5258)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_6_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_6_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_6_address2 = 'bx;
        end
    end else begin
        frame_6_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd2)))) begin
        frame_6_ce0 = 1'b1;
    end else begin
        frame_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2)))) begin
        frame_6_ce1 = 1'b1;
    end else begin
        frame_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_6_ce2 = 1'b1;
    end else begin
        frame_6_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5255)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_7_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_7_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_7_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_7_address0 = 'bx;
        end
    end else begin
        frame_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2))) begin
            frame_7_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd1))) begin
            frame_7_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2))) begin
            frame_7_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_7_address1 = 'bx;
        end
    end else begin
        frame_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5258)) begin
        if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_7_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_7_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_7_address2 = 'bx;
        end
    end else begin
        frame_7_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd2)))) begin
        frame_7_ce0 = 1'b1;
    end else begin
        frame_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2)))) begin
        frame_7_ce1 = 1'b1;
    end else begin
        frame_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_7_ce2 = 1'b1;
    end else begin
        frame_7_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5255)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_8_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_8_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_8_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_8_address0 = 'bx;
        end
    end else begin
        frame_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2))) begin
            frame_8_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd2))) begin
            frame_8_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2))) begin
            frame_8_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_8_address1 = 'bx;
        end
    end else begin
        frame_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5258)) begin
        if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_8_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_8_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_8_address2 = 'bx;
        end
    end else begin
        frame_8_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd2)))) begin
        frame_8_ce0 = 1'b1;
    end else begin
        frame_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd2)))) begin
        frame_8_ce1 = 1'b1;
    end else begin
        frame_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd2) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_8_ce2 = 1'b1;
    end else begin
        frame_8_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5165)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_9_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_9_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_9_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_9_address0 = 'bx;
        end
    end else begin
        frame_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3))) begin
            frame_9_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_9_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3))) begin
            frame_9_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_9_address1 = 'bx;
        end
    end else begin
        frame_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5168)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_9_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_9_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_9_address2 = 'bx;
        end
    end else begin
        frame_9_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd3)))) begin
        frame_9_ce0 = 1'b1;
    end else begin
        frame_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd3)))) begin
        frame_9_ce1 = 1'b1;
    end else begin
        frame_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd3) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_9_ce2 = 1'b1;
    end else begin
        frame_9_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5189)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_address0 = zext_ln45_16_fu_4789_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd0)) begin
            frame_address0 = zext_ln45_7_fu_4615_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_address0 = zext_ln45_6_fu_4556_p1;
        end else begin
            frame_address0 = 'bx;
        end
    end else begin
        frame_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if (((trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0))) begin
            frame_address1 = zext_ln45_15_fu_4731_p1;
        end else if (((trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd0))) begin
            frame_address1 = zext_ln45_2_fu_4438_p1;
        end else if (((trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0))) begin
            frame_address1 = zext_ln45_4_fu_4497_p1;
        end else begin
            frame_address1 = 'bx;
        end
    end else begin
        frame_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5192)) begin
        if ((trunc_ln40_reg_8167 == 2'd2)) begin
            frame_address2 = zext_ln45_14_fu_4673_p1;
        end else if ((trunc_ln40_reg_8167 == 2'd1)) begin
            frame_address2 = zext_ln45_1_fu_4379_p1;
        end else begin
            frame_address2 = 'bx;
        end
    end else begin
        frame_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd0) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd0)))) begin
        frame_ce0 = 1'b1;
    end else begin
        frame_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd2) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln40_reg_8167 == 2'd1) & (trunc_ln45_1_reg_8140_pp0_iter11_reg == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd0)))) begin
        frame_ce1 = 1'b1;
    end else begin
        frame_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd0) & (trunc_ln40_reg_8167 == 2'd1)))) begin
        frame_ce2 = 1'b1;
    end else begin
        frame_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_10_ce0 = 1'b1;
    end else begin
        output_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd10))) begin
        output_10_we0 = 1'b1;
    end else begin
        output_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_11_ce0 = 1'b1;
    end else begin
        output_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd11))) begin
        output_11_we0 = 1'b1;
    end else begin
        output_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_12_ce0 = 1'b1;
    end else begin
        output_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd12))) begin
        output_12_we0 = 1'b1;
    end else begin
        output_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_13_ce0 = 1'b1;
    end else begin
        output_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd13))) begin
        output_13_we0 = 1'b1;
    end else begin
        output_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_14_ce0 = 1'b1;
    end else begin
        output_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd14))) begin
        output_14_we0 = 1'b1;
    end else begin
        output_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_15_ce0 = 1'b1;
    end else begin
        output_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd15))) begin
        output_15_we0 = 1'b1;
    end else begin
        output_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_1_ce0 = 1'b1;
    end else begin
        output_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd1))) begin
        output_1_we0 = 1'b1;
    end else begin
        output_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_2_ce0 = 1'b1;
    end else begin
        output_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd2))) begin
        output_2_we0 = 1'b1;
    end else begin
        output_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_3_ce0 = 1'b1;
    end else begin
        output_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd3))) begin
        output_3_we0 = 1'b1;
    end else begin
        output_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_4_ce0 = 1'b1;
    end else begin
        output_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd4))) begin
        output_4_we0 = 1'b1;
    end else begin
        output_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_5_ce0 = 1'b1;
    end else begin
        output_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd5))) begin
        output_5_we0 = 1'b1;
    end else begin
        output_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_6_ce0 = 1'b1;
    end else begin
        output_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd6))) begin
        output_6_we0 = 1'b1;
    end else begin
        output_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_7_ce0 = 1'b1;
    end else begin
        output_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd7))) begin
        output_7_we0 = 1'b1;
    end else begin
        output_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_8_ce0 = 1'b1;
    end else begin
        output_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd8))) begin
        output_8_we0 = 1'b1;
    end else begin
        output_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_9_ce0 = 1'b1;
    end else begin
        output_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd9))) begin
        output_9_we0 = 1'b1;
    end else begin
        output_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln45_1_reg_8140_pp0_iter13_reg == 4'd0))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abs4_fu_8003_p3 = ((abscond3_fu_7997_p2[0:0] == 1'b1) ? py_fu_7961_p2 : neg2_fu_7991_p2);

assign abs_cast_fu_7987_p1 = abs_fu_7979_p3;

assign abs_fu_7979_p3 = ((abscond_fu_7973_p2[0:0] == 1'b1) ? px_fu_7921_p2 : neg_fu_7967_p2);

assign abscond3_fu_7997_p2 = (($signed(py_fu_7961_p2) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign abscond_fu_7973_p2 = (($signed(px_fu_7921_p2) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign add_ln40_1_fu_4347_p2 = ($signed(select_ln40_2_reg_8125_pp0_iter11_reg) + $signed(8'd255));

assign add_ln40_2_fu_4202_p2 = (ap_sig_allocacmp_y_load + 8'd2);

assign add_ln40_3_fu_4208_p2 = (ap_sig_allocacmp_y_load + 8'd1);

assign add_ln40_fu_4176_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 16'd1);

assign add_ln45_1_fu_4250_p2 = (select_ln40_fu_4194_p3 + 8'd1);

assign add_ln45_2_fu_7909_p2 = ($signed(sext_ln45_fu_7905_p1) + $signed(zext_ln45_10_fu_5974_p1));

assign add_ln45_fu_4309_p2 = ($signed(select_ln40_reg_8120_pp0_iter10_reg) + $signed(8'd255));

assign add_ln46_fu_7955_p2 = ($signed(sext_ln46_fu_7941_p1) + $signed(sub_ln45_cast1_fu_7887_p1));

assign add_ln49_fu_8015_p2 = ($signed(abs4_fu_8003_p3) + $signed(abs_fu_7979_p3));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_5165 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd3));
end

always @ (*) begin
    ap_condition_5168 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd3));
end

always @ (*) begin
    ap_condition_5171 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd4));
end

always @ (*) begin
    ap_condition_5174 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd4));
end

always @ (*) begin
    ap_condition_5177 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd5));
end

always @ (*) begin
    ap_condition_5180 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd5));
end

always @ (*) begin
    ap_condition_5183 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd6));
end

always @ (*) begin
    ap_condition_5186 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd6));
end

always @ (*) begin
    ap_condition_5189 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd0));
end

always @ (*) begin
    ap_condition_5192 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd0));
end

always @ (*) begin
    ap_condition_5195 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd7));
end

always @ (*) begin
    ap_condition_5198 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd7));
end

always @ (*) begin
    ap_condition_5201 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd8));
end

always @ (*) begin
    ap_condition_5204 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd8));
end

always @ (*) begin
    ap_condition_5207 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd9));
end

always @ (*) begin
    ap_condition_5210 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd9));
end

always @ (*) begin
    ap_condition_5213 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd10));
end

always @ (*) begin
    ap_condition_5216 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd10));
end

always @ (*) begin
    ap_condition_5219 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd11));
end

always @ (*) begin
    ap_condition_5222 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd11));
end

always @ (*) begin
    ap_condition_5225 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd12));
end

always @ (*) begin
    ap_condition_5228 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd12));
end

always @ (*) begin
    ap_condition_5231 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd13));
end

always @ (*) begin
    ap_condition_5234 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd13));
end

always @ (*) begin
    ap_condition_5237 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd1));
end

always @ (*) begin
    ap_condition_5240 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd1));
end

always @ (*) begin
    ap_condition_5243 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd14));
end

always @ (*) begin
    ap_condition_5246 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd14));
end

always @ (*) begin
    ap_condition_5249 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd15));
end

always @ (*) begin
    ap_condition_5252 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd15));
end

always @ (*) begin
    ap_condition_5255 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln45_2_reg_8153_pp0_iter11_reg == 4'd2));
end

always @ (*) begin
    ap_condition_5258 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln5_reg_8306 == 4'd2));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_4230_p0 = ((icmp_ln41_fu_4188_p2[0:0] == 1'b1) ? add_ln40_3_fu_4208_p2 : ap_sig_allocacmp_y_load);

assign grp_fu_4230_p1 = 8'd3;

assign icmp_ln40_fu_4170_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 16'd64516) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_4188_p2 = ((ap_sig_allocacmp_x_load == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_8067_p2 = (($signed(tmp_147_reg_10233) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign magnitude_fu_8021_p2 = ($signed(sext_ln49_fu_8011_p1) + $signed(abs_cast_fu_7987_p1));

assign mul_ln40_fu_4331_p0 = mul_ln40_fu_4331_p00;

assign mul_ln40_fu_4331_p00 = select_ln40_2_reg_8125_pp0_iter11_reg;

assign mul_ln40_fu_4331_p1 = 17'd342;

assign mul_ln42_fu_4274_p0 = mul_ln42_fu_4274_p00;

assign mul_ln42_fu_4274_p00 = select_ln40_1_fu_4214_p3;

assign mul_ln42_fu_4274_p1 = 17'd342;

assign mul_ln45_fu_4356_p0 = mul_ln45_fu_4356_p00;

assign mul_ln45_fu_4356_p00 = add_ln40_1_fu_4347_p2;

assign mul_ln45_fu_4356_p1 = 17'd342;

assign neg2_fu_7991_p2 = (11'd0 - py_fu_7961_p2);

assign neg_fu_7967_p2 = (11'd0 - px_fu_7921_p2);

assign output_10_address0 = zext_ln50_fu_8047_p1;

assign output_10_d0 = select_ln50_fu_8072_p3;

assign output_11_address0 = zext_ln50_fu_8047_p1;

assign output_11_d0 = select_ln50_fu_8072_p3;

assign output_12_address0 = zext_ln50_fu_8047_p1;

assign output_12_d0 = select_ln50_fu_8072_p3;

assign output_13_address0 = zext_ln50_fu_8047_p1;

assign output_13_d0 = select_ln50_fu_8072_p3;

assign output_14_address0 = zext_ln50_fu_8047_p1;

assign output_14_d0 = select_ln50_fu_8072_p3;

assign output_15_address0 = zext_ln50_fu_8047_p1;

assign output_15_d0 = select_ln50_fu_8072_p3;

assign output_1_address0 = zext_ln50_fu_8047_p1;

assign output_1_d0 = select_ln50_fu_8072_p3;

assign output_2_address0 = zext_ln50_fu_8047_p1;

assign output_2_d0 = select_ln50_fu_8072_p3;

assign output_3_address0 = zext_ln50_fu_8047_p1;

assign output_3_d0 = select_ln50_fu_8072_p3;

assign output_4_address0 = zext_ln50_fu_8047_p1;

assign output_4_d0 = select_ln50_fu_8072_p3;

assign output_5_address0 = zext_ln50_fu_8047_p1;

assign output_5_d0 = select_ln50_fu_8072_p3;

assign output_6_address0 = zext_ln50_fu_8047_p1;

assign output_6_d0 = select_ln50_fu_8072_p3;

assign output_7_address0 = zext_ln50_fu_8047_p1;

assign output_7_d0 = select_ln50_fu_8072_p3;

assign output_8_address0 = zext_ln50_fu_8047_p1;

assign output_8_d0 = select_ln50_fu_8072_p3;

assign output_9_address0 = zext_ln50_fu_8047_p1;

assign output_9_d0 = select_ln50_fu_8072_p3;

assign output_r_address0 = zext_ln50_fu_8047_p1;

assign output_r_d0 = select_ln50_fu_8072_p3;

assign px_fu_7921_p2 = ($signed(sub_ln45_1_fu_7915_p2) + $signed(sub_ln45_cast1_fu_7887_p1));

assign py_fu_7961_p2 = ($signed(add_ln46_fu_7955_p2) + $signed(sext_ln46_1_fu_7951_p1));

assign select_ln40_1_fu_4214_p3 = ((icmp_ln41_fu_4188_p2[0:0] == 1'b1) ? add_ln40_2_fu_4202_p2 : add_ln40_3_fu_4208_p2);

assign select_ln40_2_fu_4222_p3 = ((icmp_ln41_fu_4188_p2[0:0] == 1'b1) ? add_ln40_3_fu_4208_p2 : ap_sig_allocacmp_y_load);

assign select_ln40_fu_4194_p3 = ((icmp_ln41_fu_4188_p2[0:0] == 1'b1) ? 8'd1 : ap_sig_allocacmp_x_load);

assign select_ln50_fu_8072_p3 = ((icmp_ln50_fu_8067_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln50_reg_10238);

assign sext_ln45_fu_7905_p1 = $signed(tmp_145_fu_7897_p3);

assign sext_ln46_1_fu_7951_p1 = $signed(sub_ln46_fu_7945_p2);

assign sext_ln46_fu_7941_p1 = $signed(tmp_146_fu_7933_p3);

assign sext_ln49_fu_8011_p1 = abs4_fu_8003_p3;

assign sub_ln45_1_fu_7915_p2 = (add_ln45_2_fu_7909_p2 - zext_ln45_17_fu_7115_p1);

assign sub_ln45_cast1_fu_7887_p1 = $signed(sub_ln45_fu_7881_p2);

assign sub_ln45_fu_7881_p2 = (zext_ln45_13_fu_7877_p1 - zext_ln45_3_fu_5216_p1);

assign sub_ln46_fu_7945_p2 = (zext_ln45_11_fu_7119_p1 - zext_ln45_8_fu_5978_p1);

assign tmp6_fu_7927_p2 = (zext_ln45_12_fu_7498_p1 - zext_ln45_5_fu_5595_p1);

assign tmp_100_fu_7025_p7 = 'bx;

assign tmp_101_fu_7044_p33 = 'bx;

assign tmp_102_fu_7123_p7 = 'bx;

assign tmp_103_fu_7142_p7 = 'bx;

assign tmp_104_fu_7161_p7 = 'bx;

assign tmp_105_fu_7180_p7 = 'bx;

assign tmp_106_fu_7199_p7 = 'bx;

assign tmp_107_fu_7218_p7 = 'bx;

assign tmp_108_fu_7237_p7 = 'bx;

assign tmp_109_fu_7256_p7 = 'bx;

assign tmp_10_fu_5031_p7 = 'bx;

assign tmp_110_fu_7275_p7 = 'bx;

assign tmp_111_fu_7294_p7 = 'bx;

assign tmp_112_fu_7313_p7 = 'bx;

assign tmp_113_fu_7332_p7 = 'bx;

assign tmp_114_fu_7351_p7 = 'bx;

assign tmp_115_fu_7370_p7 = 'bx;

assign tmp_116_fu_7389_p7 = 'bx;

assign tmp_117_fu_7408_p7 = 'bx;

assign tmp_118_fu_7427_p33 = 'bx;

assign tmp_119_fu_7502_p7 = 'bx;

assign tmp_11_fu_5050_p7 = 'bx;

assign tmp_120_fu_7521_p7 = 'bx;

assign tmp_121_fu_7540_p7 = 'bx;

assign tmp_122_fu_7559_p7 = 'bx;

assign tmp_123_fu_7578_p7 = 'bx;

assign tmp_124_fu_7597_p7 = 'bx;

assign tmp_125_fu_7616_p7 = 'bx;

assign tmp_126_fu_7635_p7 = 'bx;

assign tmp_127_fu_7654_p7 = 'bx;

assign tmp_128_fu_7673_p7 = 'bx;

assign tmp_129_fu_7692_p7 = 'bx;

assign tmp_12_fu_5069_p7 = 'bx;

assign tmp_130_fu_7711_p7 = 'bx;

assign tmp_131_fu_7730_p7 = 'bx;

assign tmp_132_fu_7749_p7 = 'bx;

assign tmp_133_fu_7768_p7 = 'bx;

assign tmp_134_fu_7787_p7 = 'bx;

assign tmp_135_fu_7806_p33 = 'bx;

assign tmp_136_fu_4372_p3 = {{tmp_139_cast_fu_4362_p4}, {trunc_ln45_reg_8299}};

assign tmp_137_fu_4431_p3 = {{tmp_138_cast_fu_4337_p4}, {trunc_ln45_reg_8299}};

assign tmp_138_cast_fu_4337_p4 = {{mul_ln40_fu_4331_p2[16:10]}};

assign tmp_138_fu_4490_p3 = {{tmp_139_cast_fu_4362_p4}, {trunc_ln41_reg_8133_pp0_iter11_reg}};

assign tmp_139_cast_fu_4362_p4 = {{mul_ln45_fu_4356_p2[16:10]}};

assign tmp_139_fu_8041_p3 = {{select_ln40_2_reg_8125_pp0_iter13_reg}, {trunc_ln41_reg_8133_pp0_iter13_reg}};

assign tmp_13_fu_5088_p7 = 'bx;

assign tmp_140_fu_4549_p3 = {{tmp_139_cast_fu_4362_p4}, {trunc_ln45_3_reg_8146_pp0_iter11_reg}};

assign tmp_141_fu_4608_p3 = {{tmp_138_cast_fu_4337_p4}, {trunc_ln45_3_reg_8146_pp0_iter11_reg}};

assign tmp_142_fu_4667_p3 = {{tmp_146_cast_reg_8160_pp0_iter11_reg}, {trunc_ln45_reg_8299}};

assign tmp_143_fu_4725_p3 = {{tmp_146_cast_reg_8160_pp0_iter11_reg}, {trunc_ln41_reg_8133_pp0_iter11_reg}};

assign tmp_144_fu_4783_p3 = {{tmp_146_cast_reg_8160_pp0_iter11_reg}, {trunc_ln45_3_reg_8146_pp0_iter11_reg}};

assign tmp_145_fu_7897_p3 = {{tmp_fu_7891_p2}, {1'd0}};

assign tmp_146_fu_7933_p3 = {{tmp6_fu_7927_p2}, {1'd0}};

assign tmp_14_fu_5107_p7 = 'bx;

assign tmp_15_fu_5126_p7 = 'bx;

assign tmp_16_fu_5145_p33 = 'bx;

assign tmp_17_fu_5220_p7 = 'bx;

assign tmp_18_fu_5239_p7 = 'bx;

assign tmp_19_fu_5258_p7 = 'bx;

assign tmp_1_fu_4841_p7 = 'bx;

assign tmp_20_fu_5277_p7 = 'bx;

assign tmp_21_fu_5296_p7 = 'bx;

assign tmp_22_fu_5315_p7 = 'bx;

assign tmp_23_fu_5334_p7 = 'bx;

assign tmp_24_fu_5353_p7 = 'bx;

assign tmp_25_fu_5372_p7 = 'bx;

assign tmp_26_fu_5391_p7 = 'bx;

assign tmp_27_fu_5410_p7 = 'bx;

assign tmp_28_fu_5429_p7 = 'bx;

assign tmp_29_fu_5448_p7 = 'bx;

assign tmp_2_fu_4860_p7 = 'bx;

assign tmp_30_fu_5467_p7 = 'bx;

assign tmp_31_fu_5486_p7 = 'bx;

assign tmp_32_fu_5505_p7 = 'bx;

assign tmp_33_fu_5524_p33 = 'bx;

assign tmp_34_fu_5599_p7 = 'bx;

assign tmp_35_fu_5618_p7 = 'bx;

assign tmp_36_fu_5637_p7 = 'bx;

assign tmp_37_fu_5656_p7 = 'bx;

assign tmp_38_fu_5675_p7 = 'bx;

assign tmp_39_fu_5694_p7 = 'bx;

assign tmp_3_fu_4879_p7 = 'bx;

assign tmp_40_fu_5713_p7 = 'bx;

assign tmp_41_fu_5732_p7 = 'bx;

assign tmp_42_fu_5751_p7 = 'bx;

assign tmp_43_fu_5770_p7 = 'bx;

assign tmp_44_fu_5789_p7 = 'bx;

assign tmp_45_fu_5808_p7 = 'bx;

assign tmp_46_fu_5827_p7 = 'bx;

assign tmp_47_fu_5846_p7 = 'bx;

assign tmp_48_fu_5865_p7 = 'bx;

assign tmp_49_fu_5884_p7 = 'bx;

assign tmp_4_fu_4898_p7 = 'bx;

assign tmp_50_fu_5903_p33 = 'bx;

assign tmp_51_fu_5982_p7 = 'bx;

assign tmp_52_fu_6001_p7 = 'bx;

assign tmp_53_fu_6020_p7 = 'bx;

assign tmp_54_fu_6039_p7 = 'bx;

assign tmp_55_fu_6058_p7 = 'bx;

assign tmp_56_fu_6077_p7 = 'bx;

assign tmp_57_fu_6096_p7 = 'bx;

assign tmp_58_fu_6115_p7 = 'bx;

assign tmp_59_fu_6134_p7 = 'bx;

assign tmp_5_fu_4917_p7 = 'bx;

assign tmp_60_fu_6153_p7 = 'bx;

assign tmp_61_fu_6172_p7 = 'bx;

assign tmp_62_fu_6191_p7 = 'bx;

assign tmp_63_fu_6210_p7 = 'bx;

assign tmp_64_fu_6229_p7 = 'bx;

assign tmp_65_fu_6248_p7 = 'bx;

assign tmp_66_fu_6267_p7 = 'bx;

assign tmp_67_fu_6286_p33 = 'bx;

assign tmp_68_fu_6361_p7 = 'bx;

assign tmp_69_fu_6380_p7 = 'bx;

assign tmp_6_fu_4936_p7 = 'bx;

assign tmp_70_fu_6399_p7 = 'bx;

assign tmp_71_fu_6418_p7 = 'bx;

assign tmp_72_fu_6437_p7 = 'bx;

assign tmp_73_fu_6456_p7 = 'bx;

assign tmp_74_fu_6475_p7 = 'bx;

assign tmp_75_fu_6494_p7 = 'bx;

assign tmp_76_fu_6513_p7 = 'bx;

assign tmp_77_fu_6532_p7 = 'bx;

assign tmp_78_fu_6551_p7 = 'bx;

assign tmp_79_fu_6570_p7 = 'bx;

assign tmp_7_fu_4955_p7 = 'bx;

assign tmp_80_fu_6589_p7 = 'bx;

assign tmp_81_fu_6608_p7 = 'bx;

assign tmp_82_fu_6627_p7 = 'bx;

assign tmp_83_fu_6646_p7 = 'bx;

assign tmp_84_fu_6665_p33 = 'bx;

assign tmp_85_fu_6740_p7 = 'bx;

assign tmp_86_fu_6759_p7 = 'bx;

assign tmp_87_fu_6778_p7 = 'bx;

assign tmp_88_fu_6797_p7 = 'bx;

assign tmp_89_fu_6816_p7 = 'bx;

assign tmp_8_fu_4974_p7 = 'bx;

assign tmp_90_fu_6835_p7 = 'bx;

assign tmp_91_fu_6854_p7 = 'bx;

assign tmp_92_fu_6873_p7 = 'bx;

assign tmp_93_fu_6892_p7 = 'bx;

assign tmp_94_fu_6911_p7 = 'bx;

assign tmp_95_fu_6930_p7 = 'bx;

assign tmp_96_fu_6949_p7 = 'bx;

assign tmp_97_fu_6968_p7 = 'bx;

assign tmp_98_fu_6987_p7 = 'bx;

assign tmp_99_fu_7006_p7 = 'bx;

assign tmp_9_fu_4993_p7 = 'bx;

assign tmp_fu_7891_p2 = (zext_ln42_fu_6736_p1 - zext_ln45_9_fu_6357_p1);

assign tmp_s_fu_5012_p7 = 'bx;

assign trunc_ln40_fu_4305_p1 = grp_fu_4230_p2[1:0];

assign trunc_ln41_fu_4236_p1 = select_ln40_fu_4194_p3[3:0];

assign trunc_ln45_3_fu_4256_p1 = add_ln45_1_fu_4250_p2[3:0];

assign trunc_ln45_fu_4314_p1 = add_ln45_fu_4309_p2[3:0];

assign trunc_ln50_fu_8037_p1 = add_ln49_fu_8015_p2[7:0];

assign zext_ln42_fu_6736_p1 = tmp_84_fu_6665_p35;

assign zext_ln45_10_fu_5974_p1 = tmp_50_fu_5903_p35;

assign zext_ln45_11_fu_7119_p1 = tmp_101_fu_7044_p35;

assign zext_ln45_12_fu_7498_p1 = tmp_118_fu_7427_p35;

assign zext_ln45_13_fu_7877_p1 = tmp_135_fu_7806_p35;

assign zext_ln45_14_fu_4673_p1 = tmp_142_fu_4667_p3;

assign zext_ln45_15_fu_4731_p1 = tmp_143_fu_4725_p3;

assign zext_ln45_16_fu_4789_p1 = tmp_144_fu_4783_p3;

assign zext_ln45_17_fu_7115_p1 = tmp_101_fu_7044_p35;

assign zext_ln45_1_fu_4379_p1 = tmp_136_fu_4372_p3;

assign zext_ln45_2_fu_4438_p1 = tmp_137_fu_4431_p3;

assign zext_ln45_3_fu_5216_p1 = tmp_16_fu_5145_p35;

assign zext_ln45_4_fu_4497_p1 = tmp_138_fu_4490_p3;

assign zext_ln45_5_fu_5595_p1 = tmp_33_fu_5524_p35;

assign zext_ln45_6_fu_4556_p1 = tmp_140_fu_4549_p3;

assign zext_ln45_7_fu_4615_p1 = tmp_141_fu_4608_p3;

assign zext_ln45_8_fu_5978_p1 = tmp_50_fu_5903_p35;

assign zext_ln45_9_fu_6357_p1 = tmp_67_fu_6286_p35;

assign zext_ln50_fu_8047_p1 = tmp_139_fu_8041_p3;

endmodule //sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
