#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar  7 16:33:08 2024
# Process ID: 11064
# Current directory: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5804 C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.xpr
# Log file: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/vivado.log
# Journal file: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya\vivado.jou
# Running On: DESKTOP-TN92N90, OS: Windows, CPU Frequency: 3014 MHz, CPU Physical cores: 2, Host memory: 8588 MB
#-----------------------------------------------------------
start_guopWARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 957.949 ; gain = 82.949
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  7 16:37:11 2024...
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
<C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - result_fase
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - reset_n
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - enable_and_reset
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - result_cuad
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - M_and_Nma
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - finished
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - fifo_1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - fifo_3
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - fifo_2
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_0
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_1
Adding component instance block -- xilinx.com:module_ref:drive_leds:1.0 - drive_leds_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - bits_ruido
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - seleccion_ruido
Adding component instance block -- xilinx.com:module_ref:data_source:1.0 - data_source_0
Adding component instance block -- xilinx.com:module_ref:signal_processing_LI:1.0 - lock_in
Successfully read diagram <system> from block design file <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 1147.109 ; gain = 22.172
update_compile_order -fileset sources_1
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1304.676 ; gain = 14.270
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1304.676 ; gain = 14.270
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Thu Mar  7 17:25:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Thu Mar  7 17:25:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:20 ; elapsed = 00:02:30 . Memory (MB): peak = 1571.527 ; gain = 265.016
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 1718.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 822 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2417.840 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2417.840 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2417.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 2515.125 ; gain = 940.789
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2519.977 ; gain = 2.004
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2591.059 ; gain = 0.000
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd}
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Thu Mar  7 18:47:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Thu Mar  7 18:47:18 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:00 ; elapsed = 00:02:04 . Memory (MB): peak = 2625.547 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2630.699 ; gain = 5.152
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Thu Mar  7 19:58:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Thu Mar  7 19:58:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:57 ; elapsed = 00:01:27 . Memory (MB): peak = 2636.172 ; gain = 5.473
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata3]
delete_bd_objs [get_bd_nets lock_in_data_out2_valid] [get_bd_pins uP/axi_str_rxd_tvalid2]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd}
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 2636.820 ; gain = 0.648
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Thu Mar  7 21:06:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Thu Mar  7 21:06:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:59 ; elapsed = 00:01:46 . Memory (MB): peak = 2639.266 ; gain = 2.445
update_compile_order -fileset sources_1
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Thu Mar  7 21:20:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Thu Mar  7 21:20:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:01:25 . Memory (MB): peak = 2642.840 ; gain = 2.875
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2650.582 ; gain = 7.742
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Thu Mar  7 22:49:36 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Thu Mar  7 22:49:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:01:22 . Memory (MB): peak = 2650.727 ; gain = 0.145
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2674.496 ; gain = 12.164
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Fri Mar  8 00:30:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Fri Mar  8 00:30:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 2675.109 ; gain = 0.613
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2675.645 ; gain = 0.535
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Fri Mar  8 01:20:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Fri Mar  8 01:20:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:55 ; elapsed = 00:01:32 . Memory (MB): peak = 2681.410 ; gain = 5.766
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2695.215 ; gain = 13.805
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Fri Mar  8 02:47:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Fri Mar  8 02:47:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:01:40 . Memory (MB): peak = 2695.562 ; gain = 0.348
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 2696.223 ; gain = 0.660
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Fri Mar  8 04:05:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Fri Mar  8 04:05:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 2696.750 ; gain = 0.527
add_files -norecurse C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/imports/user_ip/my_cores/sumador_ripple_carry.v
update_compile_order -fileset sources_1
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 11 13:43:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Mon Mar 11 13:43:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:02 ; elapsed = 00:02:02 . Memory (MB): peak = 2721.496 ; gain = 7.918
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2721.535 ; gain = 0.039
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 11 13:50:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Mon Mar 11 13:50:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:57 ; elapsed = 00:01:36 . Memory (MB): peak = 2721.551 ; gain = 0.016
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets result_fase_low_Dout]
delete_bd_objs [get_bd_nets result_fase_high_Dout]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tdata2] [get_bd_pins lock_in/data_out2_high]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tdata1] [get_bd_pins lock_in/data_out2_low]
connect_bd_net [get_bd_pins lock_in/data_out1_high] [get_bd_pins uP_control/gpio_io_i]
connect_bd_net [get_bd_pins lock_in/data_out1_low] [get_bd_pins uP_control/gpio_io_i1]
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_nets uP_control/gpio_io_i_1]
delete_bd_objs [get_bd_nets lock_in_data_out1_high]
connect_bd_net [get_bd_pins uP_control/result_fase/gpio2_io_i] [get_bd_pins lock_in/data_out1_high]
WARNING: [BD 41-1306] The connection to interface pin </uP_control/result_fase/gpio2_io_i> is being overridden by the user with net <gpio2_io_i1_1>. This pin will not be connected as a part of interface connection <GPIO2>.
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2740.316 ; gain = 0.102
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/uP_control/gpio_io_i
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 11 15:21:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Mon Mar 11 15:21:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 2740.566 ; gain = 0.250
update_module_reference system_signal_processing_LI_0_0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.566 ; gain = 0.000
INFO: [Common 17-344] 'update_module_reference' was cancelled
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\referencias.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\filtro_ma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\multiplicate_ref_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\lockin_segmentado.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\multiplicador.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\referencias.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\filtro_ma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\multiplicate_ref_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\lockin_segmentado.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\multiplicador.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\referencias.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\filtro_ma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\multiplicate_ref_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\lockin_segmentado.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\multiplicador.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\referencias.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\filtro_ma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\multiplicate_ref_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\lockin_segmentado.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\imports\user_ip\my_cores\multiplicador.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/uP_control/gpio_io_i
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 11 15:47:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Mon Mar 11 15:47:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 2744.977 ; gain = 4.348
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXI.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
WARNING: [IP_Flow 19-4684] Expected long value for param AXI_STR_RXD.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_s_axi.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXI.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
WARNING: [IP_Flow 19-4684] Expected long value for param AXI_STR_RXD.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_s_axi.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
regenerate_bd_layout
regenerate_bd_layout
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/system_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/uP_control/gpio_io_i
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/system.bd
INFO: [Common 17-681] Processing pending cancel.
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tdata1_1] [get_bd_intf_nets uP/ps7_0_axi_periph_M07_AXI] [get_bd_cells uP/fifo_2]
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tvalid1_1] [get_bd_nets uP/axi_str_rxd_tdata2_1] [get_bd_intf_nets uP/ps7_0_axi_periph_M08_AXI] [get_bd_cells uP/fifo_3]
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tvalid_1] [get_bd_nets uP/axi_str_rxd_tdata_1] [get_bd_intf_nets uP/ps7_0_axi_periph_M00_AXI] [get_bd_cells uP/fifo_1]
regenerate_bd_layout
regenerate_bd_layout
set_property location {3 612 935} [get_bd_cells lock_in]
set_property location {2 265 909} [get_bd_cells data_source_0]
set_property location {1 59 1037} [get_bd_cells seleccion_ruido]
set_property location {1 98 884} [get_bd_cells bits_ruido]
regenerate_bd_layout
delete_bd_objs [get_bd_pins uP/axi_str_rxd_tvalid]
delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata]
delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata1]'
delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata2]
delete_bd_objs [get_bd_nets lock_in_data_out1_valid] [get_bd_pins uP/axi_str_rxd_tvalid1]
delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets lock_in_data_out1_valid] [get_bd_pins uP/axi_str_rxd_tvalid1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata2]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_pins uP/axi_str_rxd_tvalid]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'set_property location {1 98 884} [get_bd_cells bits_ruido]'
undo
INFO: [Common 17-17] undo 'set_property location {1 59 1037} [get_bd_cells seleccion_ruido]'
undo
INFO: [Common 17-17] undo 'set_property location {2 265 909} [get_bd_cells data_source_0]'
undo
INFO: [Common 17-17] undo 'set_property location {3 612 935} [get_bd_cells lock_in]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets uP/axi_str_rxd_tvalid_1] [get_bd_nets uP/axi_str_rxd_tdata_1] [get_bd_intf_nets uP/ps7_0_axi_periph_M00_AXI] [get_bd_cells uP/fifo_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets uP/axi_str_rxd_tvalid1_1] [get_bd_nets uP/axi_str_rxd_tdata2_1] [get_bd_intf_nets uP/ps7_0_axi_periph_M08_AXI] [get_bd_cells uP/fifo_3]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets uP/axi_str_rxd_tdata1_1] [get_bd_intf_nets uP/ps7_0_axi_periph_M07_AXI] [get_bd_cells uP/fifo_2]'
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tdata2_1] [get_bd_intf_nets uP/ps7_0_axi_periph_M08_AXI] [get_bd_cells uP/fifo_3]
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tvalid1_1] [get_bd_nets uP/axi_str_rxd_tdata1_1] [get_bd_intf_nets uP/ps7_0_axi_periph_M07_AXI] [get_bd_cells uP/fifo_2]
delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata1]
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2770.309 ; gain = 0.000
delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata2]
delete_bd_objs [get_bd_nets lock_in_data_out1_valid] [get_bd_pins uP/axi_str_rxd_tvalid1]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_pins uP_control/S_AXI2]
delete_bd_objs [get_bd_intf_pins uP_control/S_AXI5]
regenerate_bd_layout
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M07_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC/cfg_data
/uP_control/led_o
/uP_control/gpio_io_i
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/lock_in/bypass

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 11 17:08:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/synth_1/runme.log
[Mon Mar 11 17:08:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:55 ; elapsed = 00:01:38 . Memory (MB): peak = 2785.621 ; gain = 15.312
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 18:27:55 2024...
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
