### File Name: /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fil_test_fil.log
### Created: 12-Dec-2020 16:10:38
### Generated by MATLAB 9.9 

### FPGA-in-the-Loop Summary
###    Board: My Arty Z7
###    DUT frequency: 25MHz

### Generating Vivado project and running programming file generation ...
###    Project:
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.xpr
###    Target Device:
###       Zynq xc7z020-1clg400
###    Property Settings:
###    User design files:
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fil_test.vhd
###    Generating Xilinx DCM and FIFO IP
###    Generated files:
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/jtag_mac.v
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/jtag_mac_fifo_wrapper.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/simcycle_fifo_wrapper.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_dpscram.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_udfifo.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_bus2dut.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_chifcore.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_controller.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_dut2bus.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/fil_test_wrapper.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_chiftop.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/fil_test_fil.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/fil_test_fil.xdc
### Running BitGeneration
### Running Implementation

### Programming file generation completed.

