=====
SETUP
0.117
17.592
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/ff_dy_10_s6
14.897
15.268
u_v9958/u_command/ff_dy_10_s4
15.438
15.809
u_v9958/u_command/n1493_s2
16.770
17.232
u_v9958/u_command/ff_dy_1_s1
17.592
=====
SETUP
0.117
17.592
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/ff_dy_10_s6
14.897
15.268
u_v9958/u_command/ff_dy_10_s4
15.438
15.809
u_v9958/u_command/n1493_s2
16.770
17.232
u_v9958/u_command/ff_dy_3_s1
17.592
=====
SETUP
0.139
17.569
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/ff_dy_10_s6
14.897
15.268
u_v9958/u_command/ff_dy_10_s4
15.438
15.809
u_v9958/u_command/n1493_s2
16.770
17.232
u_v9958/u_command/ff_dy_2_s1
17.569
=====
SETUP
0.139
17.569
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/ff_dy_10_s6
14.897
15.268
u_v9958/u_command/ff_dy_10_s4
15.438
15.809
u_v9958/u_command/n1493_s2
16.770
17.232
u_v9958/u_command/ff_dy_4_s1
17.569
=====
SETUP
0.139
17.569
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/ff_dy_10_s6
14.897
15.268
u_v9958/u_command/ff_dy_10_s4
15.438
15.809
u_v9958/u_command/n1493_s2
16.770
17.232
u_v9958/u_command/ff_dy_5_s1
17.569
=====
SETUP
0.139
17.569
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/ff_dy_10_s6
14.897
15.268
u_v9958/u_command/ff_dy_10_s4
15.438
15.809
u_v9958/u_command/n1493_s2
16.770
17.232
u_v9958/u_command/ff_dy_6_s1
17.569
=====
SETUP
0.145
17.564
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/ff_dy_10_s6
14.897
15.268
u_v9958/u_command/ff_dy_10_s4
15.438
15.809
u_v9958/u_command/n1493_s2
16.770
17.232
u_v9958/u_command/ff_dy_7_s1
17.564
=====
SETUP
0.146
17.562
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/ff_dy_10_s6
14.897
15.268
u_v9958/u_command/ff_dy_10_s4
15.438
15.809
u_v9958/u_command/ff_dy_10_s3
16.770
17.232
u_v9958/u_command/ff_dy_8_s0
17.562
=====
SETUP
0.146
17.562
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/ff_dy_10_s6
14.897
15.268
u_v9958/u_command/ff_dy_10_s4
15.438
15.809
u_v9958/u_command/ff_dy_10_s3
16.770
17.232
u_v9958/u_command/ff_dy_10_s0
17.562
=====
SETUP
0.180
17.528
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/ff_wait_count_5_s10
13.727
14.244
u_v9958/u_command/ff_next_state_5_s15
15.178
15.640
u_v9958/u_command/ff_next_state_5_s13
15.641
16.158
u_v9958/u_command/ff_next_state_1_s10
16.418
16.988
u_v9958/u_command/ff_next_state_1_s0
17.528
=====
SETUP
0.302
17.406
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/ff_wait_count_5_s10
13.727
14.244
u_v9958/u_command/ff_cache_vram_write_s15
14.963
15.334
u_v9958/u_command/ff_cache_vram_address_17_s21
15.347
15.917
u_v9958/u_command/ff_cache_vram_address_17_s18
16.090
16.417
u_v9958/u_command/ff_cache_vram_address_12_s0
17.406
=====
SETUP
0.306
17.403
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/ff_wait_count_5_s10
13.727
14.244
u_v9958/u_command/ff_cache_vram_write_s15
14.963
15.334
u_v9958/u_command/ff_cache_vram_address_17_s21
15.347
15.917
u_v9958/u_command/ff_cache_vram_address_17_s18
16.090
16.417
u_v9958/u_command/ff_cache_vram_address_9_s0
17.403
=====
SETUP
0.307
17.402
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/ff_wait_count_5_s10
13.727
14.244
u_v9958/u_command/ff_cache_vram_write_s15
14.963
15.334
u_v9958/u_command/ff_cache_vram_address_17_s21
15.347
15.917
u_v9958/u_command/ff_cache_vram_address_17_s18
16.090
16.417
u_v9958/u_command/ff_cache_vram_address_8_s0
17.402
=====
SETUP
0.310
17.399
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/ff_wait_count_5_s10
13.727
14.244
u_v9958/u_command/ff_cache_vram_write_s15
14.963
15.334
u_v9958/u_command/ff_cache_vram_address_17_s21
15.347
15.917
u_v9958/u_command/ff_cache_vram_address_17_s18
16.090
16.417
u_v9958/u_command/ff_cache_vram_address_14_s0
17.399
=====
SETUP
0.325
17.384
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/ff_wait_count_5_s10
13.727
14.244
u_v9958/u_command/ff_cache_vram_write_s15
14.963
15.334
u_v9958/u_command/ff_cache_vram_address_17_s21
15.347
15.917
u_v9958/u_command/ff_cache_vram_address_17_s18
16.090
16.417
u_v9958/u_command/ff_cache_vram_address_16_s0
17.384
=====
SETUP
0.329
17.380
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/ff_dy_10_s6
14.897
15.268
u_v9958/u_command/ff_dy_10_s4
15.438
15.809
u_v9958/u_command/n1493_s2
16.770
17.232
u_v9958/u_command/ff_dy_0_s1
17.380
=====
SETUP
0.330
17.379
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/ff_dy_10_s6
14.897
15.268
u_v9958/u_command/ff_dy_10_s4
15.438
15.809
u_v9958/u_command/ff_dy_10_s3
16.770
17.232
u_v9958/u_command/ff_dy_9_s0
17.379
=====
SETUP
0.370
17.339
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/ff_wait_count_5_s10
13.727
14.244
u_v9958/u_command/ff_next_state_5_s15
15.178
15.640
u_v9958/u_command/ff_next_state_5_s13
15.641
16.158
u_v9958/u_command/ff_next_state_0_s12
16.827
17.154
u_v9958/u_command/ff_next_state_0_s0
17.339
=====
SETUP
0.391
17.318
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/n1937_s4
14.451
15.006
u_v9958/u_command/n1936_s5
15.882
16.335
u_v9958/u_command/n1936_s3
16.748
17.318
u_v9958/u_command/ff_nx_7_s1
17.318
=====
SETUP
0.391
17.318
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/ff_wait_count_5_s10
13.727
14.244
u_v9958/u_command/ff_cache_vram_write_s15
14.963
15.334
u_v9958/u_command/ff_xsel_1_s13
15.513
16.083
u_v9958/u_command/ff_xsel_1_s11
16.085
16.634
u_v9958/u_command/ff_xsel_0_s0
17.318
=====
SETUP
0.455
17.254
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/n1937_s4
14.451
15.006
u_v9958/u_command/n1933_s5
15.716
16.271
u_v9958/u_command/n1933_s3
16.684
17.254
u_v9958/u_command/ff_nx_10_s1
17.254
=====
SETUP
0.474
17.235
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/n1937_s15
13.417
13.934
u_v9958/u_command/n1937_s4
14.451
15.006
u_v9958/u_command/n1327_s4
15.279
15.650
u_v9958/u_command/n1334_s3
16.686
17.235
u_v9958/u_command/ff_dx_1_s1
17.235
=====
SETUP
0.486
17.223
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/ff_wait_count_5_s10
13.727
14.244
u_v9958/u_command/ff_cache_vram_write_s15
14.963
15.334
u_v9958/u_command/ff_cache_vram_address_17_s21
15.347
15.917
u_v9958/u_command/ff_cache_vram_address_17_s18
16.090
16.417
u_v9958/u_command/ff_cache_vram_address_10_s0
17.223
=====
SETUP
0.486
17.223
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/ff_wait_count_5_s10
13.727
14.244
u_v9958/u_command/ff_cache_vram_write_s15
14.963
15.334
u_v9958/u_command/ff_cache_vram_address_17_s21
15.347
15.917
u_v9958/u_command/ff_cache_vram_address_17_s18
16.090
16.417
u_v9958/u_command/ff_cache_vram_address_11_s0
17.223
=====
SETUP
0.493
17.215
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
6.528
7.045
u_v9958/u_command/w_next_0_s4
7.475
7.992
u_v9958/u_command/w_next_0_s5
9.168
9.717
u_v9958/u_command/w_next_1_s3
9.723
10.094
u_v9958/u_command/w_next_dx[1]_1_s
10.754
11.324
u_v9958/u_command/w_next_dx[2]_1_s
11.324
11.359
u_v9958/u_command/w_next_dx[3]_1_s
11.359
11.394
u_v9958/u_command/w_next_dx[4]_1_s
11.394
11.430
u_v9958/u_command/w_next_dx[5]_1_s
11.430
11.465
u_v9958/u_command/w_next_dx[6]_1_s
11.465
11.500
u_v9958/u_command/w_next_dx[7]_1_s
11.500
11.535
u_v9958/u_command/w_next_dx[8]_1_s
11.535
12.005
u_v9958/u_command/n1937_s11
12.193
12.748
u_v9958/u_command/ff_wait_count_5_s10
13.727
14.244
u_v9958/u_command/ff_cache_vram_write_s15
14.963
15.334
u_v9958/u_command/ff_cache_vram_address_17_s21
15.347
15.917
u_v9958/u_command/ff_cache_vram_address_17_s18
16.090
16.417
u_v9958/u_command/ff_cache_vram_address_7_s0
17.215
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_24_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.669
=====
HOLD
0.322
5.676
5.354
u_v9958/u_color_palette/ff_palette_num_8_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_7_s0
5.676
=====
HOLD
0.322
5.676
5.354
u_v9958/u_timing_control/u_sprite/u_divide_table/ff_mgx0_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_divide_table/ff_exp2_2_s0
5.676
=====
HOLD
0.336
5.689
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_2_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s
5.689
=====
HOLD
0.338
5.930
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.930
=====
HOLD
0.339
5.692
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_2_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.692
=====
HOLD
0.344
5.697
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_1_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.697
=====
HOLD
0.345
5.698
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_3_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s
5.698
=====
HOLD
0.345
5.698
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_0_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.698
=====
HOLD
0.346
5.807
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_0_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.350
5.942
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.942
=====
HOLD
0.358
5.819
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.364
5.956
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.956
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_17_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_22_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_18_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_16_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_15_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.957
