;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 10/12/2016 1:45:53 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x1BFD0000  	7165
0x0008	0x1F050000  	7941
0x000C	0x1F050000  	7941
0x0010	0x1F050000  	7941
0x0014	0x1F050000  	7941
0x0018	0x1F050000  	7941
0x001C	0x1F050000  	7941
0x0020	0x1F050000  	7941
0x0024	0x1F050000  	7941
0x0028	0x1F050000  	7941
0x002C	0x1F050000  	7941
0x0030	0x1F050000  	7941
0x0034	0x1F050000  	7941
0x0038	0x1F050000  	7941
0x003C	0x1F050000  	7941
0x0040	0x1F050000  	7941
0x0044	0x1F050000  	7941
0x0048	0x1F050000  	7941
0x004C	0x1F050000  	7941
0x0050	0x1F050000  	7941
0x0054	0x1F050000  	7941
0x0058	0x1F050000  	7941
0x005C	0x1F050000  	7941
0x0060	0x1F050000  	7941
0x0064	0x1F050000  	7941
0x0068	0x1F050000  	7941
0x006C	0x1F050000  	7941
0x0070	0x1F050000  	7941
0x0074	0x1F050000  	7941
0x0078	0x1F050000  	7941
0x007C	0x1F050000  	7941
0x0080	0x1F050000  	7941
0x0084	0x1F050000  	7941
0x0088	0x1F050000  	7941
0x008C	0x1F050000  	7941
0x0090	0x1F050000  	7941
0x0094	0x1F050000  	7941
0x0098	0x1F050000  	7941
0x009C	0x1F050000  	7941
0x00A0	0x1F050000  	7941
0x00A4	0x1F050000  	7941
0x00A8	0x1F050000  	7941
0x00AC	0x1F050000  	7941
0x00B0	0x17D90000  	6105
0x00B4	0x179D0000  	6045
0x00B8	0x1F050000  	7941
0x00BC	0x1F050000  	7941
0x00C0	0x1F050000  	7941
0x00C4	0x1F050000  	7941
0x00C8	0x1F050000  	7941
0x00CC	0x1F050000  	7941
0x00D0	0x1F050000  	7941
0x00D4	0x1F050000  	7941
0x00D8	0x1F050000  	7941
0x00DC	0x1F050000  	7941
0x00E0	0x17C10000  	6081
0x00E4	0x1F050000  	7941
0x00E8	0x1F050000  	7941
0x00EC	0x1F050000  	7941
0x00F0	0x1F050000  	7941
0x00F4	0x1F050000  	7941
0x00F8	0x1F050000  	7941
0x00FC	0x1F050000  	7941
0x0100	0x1F050000  	7941
0x0104	0x1F050000  	7941
0x0108	0x1F050000  	7941
0x010C	0x1F050000  	7941
0x0110	0x1F050000  	7941
0x0114	0x1F050000  	7941
0x0118	0x1F050000  	7941
0x011C	0x1F050000  	7941
0x0120	0x1F050000  	7941
0x0124	0x1F050000  	7941
0x0128	0x1F050000  	7941
0x012C	0x1F050000  	7941
0x0130	0x1F050000  	7941
0x0134	0x1F050000  	7941
0x0138	0x1F050000  	7941
0x013C	0x1F050000  	7941
0x0140	0x1F050000  	7941
0x0144	0x1F050000  	7941
0x0148	0x1F050000  	7941
0x014C	0x1F050000  	7941
0x0150	0x1F050000  	7941
0x0154	0x1F050000  	7941
0x0158	0x1F050000  	7941
0x015C	0x1F050000  	7941
0x0160	0x1F050000  	7941
0x0164	0x1F050000  	7941
0x0168	0x1F050000  	7941
0x016C	0x1F050000  	7941
0x0170	0x1F050000  	7941
0x0174	0x1F050000  	7941
0x0178	0x1F050000  	7941
0x017C	0x1F050000  	7941
0x0180	0x1F050000  	7941
0x0184	0x1F050000  	7941
; end of ____SysVT
_main:
;input_capture_demo.c, 81 :: 		void main() {
0x1BFC	0xB087    SUB	SP, SP, #28
0x1BFE	0xF7FFFE4D  BL	6300
0x1C02	0xF7FFFE35  BL	6256
0x1C06	0xF000FB0D  BL	8740
0x1C0A	0xF000F97F  BL	7948
0x1C0E	0xF000FABB  BL	8584
;input_capture_demo.c, 84 :: 		init_hardware();                                                           // Initialize GPIO hardware
0x1C12	0xF7FEFFF7  BL	_init_hardware+0
;input_capture_demo.c, 85 :: 		init_timer3();
0x1C16	0xF7FFFC09  BL	_init_timer3+0
;input_capture_demo.c, 86 :: 		init_tim2_input_capture();                                                 // Initialize input capture
0x1C1A	0xF7FFFAE3  BL	_init_tim2_input_capture+0
;input_capture_demo.c, 87 :: 		init_serial_comm();                                                        // Initialize UART1 (Wired)
0x1C1E	0xF7FFFBEF  BL	_init_serial_comm+0
;input_capture_demo.c, 90 :: 		strncpy(testOutput, "\rProgram Has Started\n\r", STR_MAX);
0x1C22	0x4890    LDR	R0, [PC, #576]
0x1C24	0x220F    MOVS	R2, #15
0x1C26	0xB212    SXTH	R2, R2
0x1C28	0x4601    MOV	R1, R0
0x1C2A	0x488F    LDR	R0, [PC, #572]
0x1C2C	0xF7FFFD88  BL	_strncpy+0
;input_capture_demo.c, 91 :: 		UART1_Write_Text(testOutput);
0x1C30	0x488D    LDR	R0, [PC, #564]
0x1C32	0xF7FFFDA5  BL	_UART1_Write_Text+0
;input_capture_demo.c, 94 :: 		while(1) {
L_main0:
;input_capture_demo.c, 95 :: 		if (poll_flag && print_counter >= 15) {
0x1C36	0x488D    LDR	R0, [PC, #564]
0x1C38	0x8800    LDRH	R0, [R0, #0]
0x1C3A	0x2800    CMP	R0, #0
0x1C3C	0xF0008101  BEQ	L__main16
0x1C40	0x488B    LDR	R0, [PC, #556]
0x1C42	0x8800    LDRH	R0, [R0, #0]
0x1C44	0x280F    CMP	R0, #15
0x1C46	0xF0C080FC  BCC	L__main15
L__main14:
;input_capture_demo.c, 96 :: 		poll_flag = 0;                                                       // Clear state entry flag
0x1C4A	0x2100    MOVS	R1, #0
0x1C4C	0x4887    LDR	R0, [PC, #540]
0x1C4E	0x8001    STRH	R1, [R0, #0]
;input_capture_demo.c, 102 :: 		totalOverflowTime = (long double) timer2_overflow_period_ms * overflowCountTemp;
0x1C50	0x4888    LDR	R0, [PC, #544]
0x1C52	0xE9D00100  LDRD	R0, R1, [R0, #0]
0x1C56	0xE9CD0102  STRD	R0, R1, [SP, #8]
0x1C5A	0x4887    LDR	R0, [PC, #540]
0x1C5C	0x9006    STR	R0, [SP, #24]
0x1C5E	0x8800    LDRH	R0, [R0, #0]
0x1C60	0xF7FFFBB8  BL	__UnsignedIntegralToLongDouble+0
0x1C64	0xED9D0B02  VLDR.64	D0, [SP, #8]
0x1C68	0xEE102A10  VMOV	R2, S0
0x1C6C	0xEE103A90  VMOV	R3, S1
0x1C70	0xF7FFFC08  BL	__Mul_DP+0
0x1C74	0x4A81    LDR	R2, [PC, #516]
0x1C76	0x9202    STR	R2, [SP, #8]
0x1C78	0xE9C20100  STRD	R0, R1, [R2, #0]
;input_capture_demo.c, 103 :: 		totalInputTime = (long double) endTime * timer2_tick_period_ms;
0x1C7C	0x4880    LDR	R0, [PC, #512]
0x1C7E	0x9005    STR	R0, [SP, #20]
0x1C80	0xED101B00  VLDR.64	D2, [R0, #0]
0x1C84	0x487F    LDR	R0, [PC, #508]
0x1C86	0x9004    STR	R0, [SP, #16]
0x1C88	0xED100B00  VLDR.64	D0, [R0, #0]
0x1C8C	0xEE100A10  VMOV	R0, S0
0x1C90	0xEE101A90  VMOV	R1, S1
0x1C94	0xEE112A10  VMOV	R2, S2
0x1C98	0xEE113A90  VMOV	R3, S3
0x1C9C	0xF7FFFBF2  BL	__Mul_DP+0
0x1CA0	0x4A79    LDR	R2, [PC, #484]
0x1CA2	0xE9C20100  STRD	R0, R1, [R2, #0]
;input_capture_demo.c, 104 :: 		inputPeriod = (long double) totalOverflowTime + totalInputTime;
0x1CA6	0x9A02    LDR	R2, [SP, #8]
0x1CA8	0xED120B00  VLDR.64	D0, [R2, #0]
0x1CAC	0xEE102A10  VMOV	R2, S0
0x1CB0	0xEE103A90  VMOV	R3, S1
0x1CB4	0xF7FFFC6A  BL	__Add_DP+0
0x1CB8	0xE9CD0102  STRD	R0, R1, [SP, #8]
0x1CBC	0x4873    LDR	R0, [PC, #460]
0x1CBE	0xE9CD1200  STRD	R1, R2, [SP, #0]
0x1CC2	0xE9DD1202  LDRD	R1, R2, [SP, #8]
0x1CC6	0xE9C01200  STRD	R1, R2, [R0, #0]
0x1CCA	0xE9DD1200  LDRD	R1, R2, [SP, #0]
;input_capture_demo.c, 105 :: 		inputFrequency = (long double) 1 / inputPeriod;
0x1CCE	0xF04F507E  MOV	R0, #1065353216
0x1CD2	0x2100    MOVS	R1, #0
0x1CD4	0xEE000A10  VMOV	S0, R0
0x1CD8	0xEE001A90  VMOV	S1, R1
0x1CDC	0xE9CD2300  STRD	R2, R3, [SP, #0]
0x1CE0	0xE9DD2302  LDRD	R2, R3, [SP, #8]
0x1CE4	0xEE100A10  VMOV	R0, S0
0x1CE8	0xEE101A90  VMOV	R1, S1
0x1CEC	0xF7FEFEB2  BL	__Div_DP+0
0x1CF0	0xE9DD2300  LDRD	R2, R3, [SP, #0]
0x1CF4	0x4A66    LDR	R2, [PC, #408]
0x1CF6	0xE9C20100  STRD	R0, R1, [R2, #0]
;input_capture_demo.c, 110 :: 		pulseTicks = ((long) (overflowCountTemp * (ENCODER_TIM_RELOAD)) + (endTime));
0x1CFA	0x4866    LDR	R0, [PC, #408]
0x1CFC	0x6801    LDR	R1, [R0, #0]
0x1CFE	0x9806    LDR	R0, [SP, #24]
0x1D00	0x8800    LDRH	R0, [R0, #0]
0x1D02	0x4348    MULS	R0, R1, R0
0x1D04	0xF7FFFA54  BL	__SignedIntegralToLongDouble+0
0x1D08	0x9A04    LDR	R2, [SP, #16]
0x1D0A	0xED120B00  VLDR.64	D0, [R2, #0]
0x1D0E	0xEE102A10  VMOV	R2, S0
0x1D12	0xEE103A90  VMOV	R3, S1
0x1D16	0xF7FFFC39  BL	__Add_DP+0
0x1D1A	0xF7FEFF8D  BL	__LongDoubleToSignedIntegral+0
0x1D1E	0x495E    LDR	R1, [PC, #376]
0x1D20	0x6008    STR	R0, [R1, #0]
;input_capture_demo.c, 116 :: 		LongDoubleToStr(timer2_tick_period_ms, timePerTickInText);                                  // Convert number of overflows to a string
0x1D22	0x9805    LDR	R0, [SP, #20]
0x1D24	0xE9D00100  LDRD	R0, R1, [R0, #0]
0x1D28	0xEE000A10  VMOV	S0, R0
0x1D2C	0xEE001A90  VMOV	S1, R1
0x1D30	0x485A    LDR	R0, [PC, #360]
0x1D32	0xF7FEFFAB  BL	_LongDoubleToStr+0
;input_capture_demo.c, 117 :: 		UART1_Write_Text("Time per tick: ");
0x1D36	0x485A    LDR	R0, [PC, #360]
0x1D38	0xF7FFFD22  BL	_UART1_Write_Text+0
;input_capture_demo.c, 118 :: 		UART1_Write_Text(timePerTickInText);
0x1D3C	0x4857    LDR	R0, [PC, #348]
0x1D3E	0xF7FFFD1F  BL	_UART1_Write_Text+0
;input_capture_demo.c, 119 :: 		UART1_Write_Text("\n\r");
0x1D42	0x4858    LDR	R0, [PC, #352]
0x1D44	0xF7FFFD1C  BL	_UART1_Write_Text+0
;input_capture_demo.c, 122 :: 		IntToStr(overflowCountTemp, overflowsInText);                                  // Convert number of overflows to a string
0x1D48	0x484B    LDR	R0, [PC, #300]
0x1D4A	0x8800    LDRH	R0, [R0, #0]
0x1D4C	0x4956    LDR	R1, [PC, #344]
0x1D4E	0xF7FFF9ED  BL	_IntToStr+0
;input_capture_demo.c, 123 :: 		UART1_Write_Text("Total number of timer overflows: ");
0x1D52	0x4856    LDR	R0, [PC, #344]
0x1D54	0xF7FFFD14  BL	_UART1_Write_Text+0
;input_capture_demo.c, 124 :: 		UART1_Write_Text(overflowsInText);
0x1D58	0x4853    LDR	R0, [PC, #332]
0x1D5A	0xF7FFFD11  BL	_UART1_Write_Text+0
;input_capture_demo.c, 125 :: 		UART1_Write_Text("\n\r");
0x1D5E	0x4854    LDR	R0, [PC, #336]
0x1D60	0xF7FFFD0E  BL	_UART1_Write_Text+0
;input_capture_demo.c, 128 :: 		LongDoubleToStr(totalOverflowTime, totalOverflowTimeInText);                                  // Convert number of overflows to a string
0x1D64	0x4845    LDR	R0, [PC, #276]
0x1D66	0xE9D00100  LDRD	R0, R1, [R0, #0]
0x1D6A	0xEE000A10  VMOV	S0, R0
0x1D6E	0xEE001A90  VMOV	S1, R1
0x1D72	0x4850    LDR	R0, [PC, #320]
0x1D74	0xF7FEFF8A  BL	_LongDoubleToStr+0
;input_capture_demo.c, 129 :: 		UART1_Write_Text("Calculated Overflow Time : ");
0x1D78	0x484F    LDR	R0, [PC, #316]
0x1D7A	0xF7FFFD01  BL	_UART1_Write_Text+0
;input_capture_demo.c, 130 :: 		UART1_Write_Text(totalOverflowTimeInText);
0x1D7E	0x484D    LDR	R0, [PC, #308]
0x1D80	0xF7FFFCFE  BL	_UART1_Write_Text+0
;input_capture_demo.c, 131 :: 		UART1_Write_Text("\n\r");
0x1D84	0x484D    LDR	R0, [PC, #308]
0x1D86	0xF7FFFCFB  BL	_UART1_Write_Text+0
;input_capture_demo.c, 134 :: 		LongDoubleToStr(endTime, endTimeInText);                                  // Convert number of overflows to a string
0x1D8A	0x483E    LDR	R0, [PC, #248]
0x1D8C	0xE9D00100  LDRD	R0, R1, [R0, #0]
0x1D90	0xEE000A10  VMOV	S0, R0
0x1D94	0xEE001A90  VMOV	S1, R1
0x1D98	0x4849    LDR	R0, [PC, #292]
0x1D9A	0xF7FEFF77  BL	_LongDoubleToStr+0
;input_capture_demo.c, 135 :: 		UART1_Write_Text("Time read from CCP1 Register: ");
0x1D9E	0x4849    LDR	R0, [PC, #292]
0x1DA0	0xF7FFFCEE  BL	_UART1_Write_Text+0
;input_capture_demo.c, 136 :: 		UART1_Write_Text(endTimeInText);
0x1DA4	0x4846    LDR	R0, [PC, #280]
0x1DA6	0xF7FFFCEB  BL	_UART1_Write_Text+0
;input_capture_demo.c, 137 :: 		UART1_Write_Text("\n\r");
0x1DAA	0x4847    LDR	R0, [PC, #284]
0x1DAC	0xF7FFFCE8  BL	_UART1_Write_Text+0
;input_capture_demo.c, 140 :: 		LongToStr(pulseTicks, ticksInText);                                  // Convert number of ticks to a string
0x1DB0	0x4839    LDR	R0, [PC, #228]
0x1DB2	0x6800    LDR	R0, [R0, #0]
0x1DB4	0x4945    LDR	R1, [PC, #276]
0x1DB6	0xF7FFF983  BL	_LongToStr+0
;input_capture_demo.c, 141 :: 		UART1_Write_Text("Total number of ticks between events: ");
0x1DBA	0x4845    LDR	R0, [PC, #276]
0x1DBC	0xF7FFFCE0  BL	_UART1_Write_Text+0
;input_capture_demo.c, 142 :: 		UART1_Write_Text(ticksInText);
0x1DC0	0x4842    LDR	R0, [PC, #264]
0x1DC2	0xF7FFFCDD  BL	_UART1_Write_Text+0
;input_capture_demo.c, 143 :: 		UART1_Write_Text("\n\r");
0x1DC6	0x4843    LDR	R0, [PC, #268]
0x1DC8	0xF7FFFCDA  BL	_UART1_Write_Text+0
;input_capture_demo.c, 145 :: 		LongDoubleToStr(inputPeriod, periodInText);                               // Convert period float to string
0x1DCC	0x482F    LDR	R0, [PC, #188]
0x1DCE	0xE9D00100  LDRD	R0, R1, [R0, #0]
0x1DD2	0xEE000A10  VMOV	S0, R0
0x1DD6	0xEE001A90  VMOV	S1, R1
0x1DDA	0x483F    LDR	R0, [PC, #252]
0x1DDC	0xF7FEFF56  BL	_LongDoubleToStr+0
;input_capture_demo.c, 146 :: 		UART1_Write_Text("Period of incoming signal (ms): ");
0x1DE0	0x483E    LDR	R0, [PC, #248]
0x1DE2	0xF7FFFCCD  BL	_UART1_Write_Text+0
;input_capture_demo.c, 147 :: 		UART1_Write_Text(periodInText);
0x1DE6	0x483C    LDR	R0, [PC, #240]
0x1DE8	0xF7FFFCCA  BL	_UART1_Write_Text+0
;input_capture_demo.c, 148 :: 		UART1_Write_Text("\n\r");
0x1DEC	0x483C    LDR	R0, [PC, #240]
0x1DEE	0xF7FFFCC7  BL	_UART1_Write_Text+0
;input_capture_demo.c, 150 :: 		LongDoubleToStr(inputFrequency, frequencyInText);                         // Convert Frequency float to string
0x1DF2	0x4827    LDR	R0, [PC, #156]
0x1DF4	0xE9D00100  LDRD	R0, R1, [R0, #0]
0x1DF8	0xEE000A10  VMOV	S0, R0
0x1DFC	0xEE001A90  VMOV	S1, R1
0x1E00	0x4838    LDR	R0, [PC, #224]
0x1E02	0xF7FEFF43  BL	_LongDoubleToStr+0
;input_capture_demo.c, 151 :: 		UART1_Write_Text("Frequency of incoming signal (Hz): ");
0x1E06	0x4838    LDR	R0, [PC, #224]
0x1E08	0xF7FFFCBA  BL	_UART1_Write_Text+0
;input_capture_demo.c, 152 :: 		UART1_Write_Text(frequencyInText);
0x1E0C	0x4835    LDR	R0, [PC, #212]
0x1E0E	0xF7FFFCB7  BL	_UART1_Write_Text+0
;input_capture_demo.c, 153 :: 		UART1_Write_Text("\n\r");
0x1E12	0x4836    LDR	R0, [PC, #216]
0x1E14	0xF7FFFCB4  BL	_UART1_Write_Text+0
;input_capture_demo.c, 155 :: 		LongToStr(inputEventCounter, eventCounterInText);                    // Convert input event counter long to string
0x1E18	0x4835    LDR	R0, [PC, #212]
0x1E1A	0x6800    LDR	R0, [R0, #0]
0x1E1C	0x4935    LDR	R1, [PC, #212]
0x1E1E	0xF7FFF94F  BL	_LongToStr+0
;input_capture_demo.c, 156 :: 		UART1_Write_Text("Number of input capture events: ");
0x1E22	0x4835    LDR	R0, [PC, #212]
0x1E24	0xF7FFFCAC  BL	_UART1_Write_Text+0
;input_capture_demo.c, 157 :: 		UART1_Write_Text(eventCounterInText);
0x1E28	0x4832    LDR	R0, [PC, #200]
0x1E2A	0xF7FFFCA9  BL	_UART1_Write_Text+0
;input_capture_demo.c, 158 :: 		UART1_Write_Text("\n\n\n\r");
0x1E2E	0x4833    LDR	R0, [PC, #204]
0x1E30	0xF7FFFCA6  BL	_UART1_Write_Text+0
;input_capture_demo.c, 160 :: 		inputEventCounter = 0;                                               // Reset input event counter for next
0x1E34	0x2100    MOVS	R1, #0
0x1E36	0x482E    LDR	R0, [PC, #184]
0x1E38	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 161 :: 		print_counter = 0;
0x1E3A	0x2100    MOVS	R1, #0
0x1E3C	0x480C    LDR	R0, [PC, #48]
0x1E3E	0x8001    STRH	R1, [R0, #0]
;input_capture_demo.c, 162 :: 		}
0x1E40	0xE00E    B	L_main5
;input_capture_demo.c, 95 :: 		if (poll_flag && print_counter >= 15) {
L__main16:
L__main15:
;input_capture_demo.c, 164 :: 		else if (poll_flag && !inputEventCounter) {
0x1E42	0x480A    LDR	R0, [PC, #40]
0x1E44	0x8800    LDRH	R0, [R0, #0]
0x1E46	0xB158    CBZ	R0, L__main18
0x1E48	0x4829    LDR	R0, [PC, #164]
0x1E4A	0x6800    LDR	R0, [R0, #0]
0x1E4C	0xB940    CBNZ	R0, L__main17
L__main13:
;input_capture_demo.c, 165 :: 		UART1_Write_Text("No Events Detected\n\n\r");
0x1E4E	0x482C    LDR	R0, [PC, #176]
0x1E50	0xF7FFFC96  BL	_UART1_Write_Text+0
;input_capture_demo.c, 166 :: 		poll_flag = 0;
0x1E54	0x2100    MOVS	R1, #0
0x1E56	0x4805    LDR	R0, [PC, #20]
0x1E58	0x8001    STRH	R1, [R0, #0]
;input_capture_demo.c, 167 :: 		inputEventCounter = 0;
0x1E5A	0x2100    MOVS	R1, #0
0x1E5C	0x4824    LDR	R0, [PC, #144]
0x1E5E	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 164 :: 		else if (poll_flag && !inputEventCounter) {
L__main18:
L__main17:
;input_capture_demo.c, 168 :: 		}
L_main5:
;input_capture_demo.c, 169 :: 		}
0x1E60	0xE6E9    B	L_main0
;input_capture_demo.c, 170 :: 		}
L_end_main:
L__main_end_loop:
0x1E62	0xE7FE    B	L__main_end_loop
0x1E64	0x00002000  	?lstr1_input_capture_demo+0
0x1E68	0x017E2000  	_testOutput+0
0x1E6C	0x00182000  	_poll_flag+0
0x1E70	0x001A2000  	_print_counter+0
0x1E74	0x01982000  	_timer2_overflow_period_ms+0
0x1E78	0x001C2000  	_overflowCountTemp+0
0x1E7C	0x01902000  	_totalOverflowTime+0
0x1E80	0x01A82000  	_timer2_tick_period_ms+0
0x1E84	0x00202000  	_endTime+0
0x1E88	0x01A02000  	_totalInputTime+0
0x1E8C	0x01B02000  	_inputPeriod+0
0x1E90	0x01B82000  	_inputFrequency+0
0x1E94	0x002C2000  	_ENCODER_TIM_RELOAD+0
0x1E98	0x00282000  	_pulseTicks+0
0x1E9C	0x01C02000  	_timePerTickInText+0
0x1EA0	0x00302000  	?lstr2_input_capture_demo+0
0x1EA4	0x00402000  	?lstr3_input_capture_demo+0
0x1EA8	0x01CF2000  	_overflowsInText+0
0x1EAC	0x00432000  	?lstr4_input_capture_demo+0
0x1EB0	0x00652000  	?lstr5_input_capture_demo+0
0x1EB4	0x01DE2000  	_totalOverflowTimeInText+0
0x1EB8	0x00682000  	?lstr6_input_capture_demo+0
0x1EBC	0x00842000  	?lstr7_input_capture_demo+0
0x1EC0	0x01ED2000  	_endTimeInText+0
0x1EC4	0x00872000  	?lstr8_input_capture_demo+0
0x1EC8	0x00A62000  	?lstr9_input_capture_demo+0
0x1ECC	0x01FC2000  	_ticksInText+0
0x1ED0	0x00A92000  	?lstr10_input_capture_demo+0
0x1ED4	0x00D02000  	?lstr11_input_capture_demo+0
0x1ED8	0x020B2000  	_periodInText+0
0x1EDC	0x00D32000  	?lstr12_input_capture_demo+0
0x1EE0	0x00F42000  	?lstr13_input_capture_demo+0
0x1EE4	0x021A2000  	_frequencyInText+0
0x1EE8	0x00F72000  	?lstr14_input_capture_demo+0
0x1EEC	0x011B2000  	?lstr15_input_capture_demo+0
0x1EF0	0x01202000  	_inputEventCounter+0
0x1EF4	0x02292000  	_eventCounterInText+0
0x1EF8	0x01242000  	?lstr16_input_capture_demo+0
0x1EFC	0x01452000  	?lstr17_input_capture_demo+0
0x1F00	0x014A2000  	?lstr18_input_capture_demo+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x119C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x119E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x11A2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x11A6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x11AA	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x11AC	0xB001    ADD	SP, SP, #4
0x11AE	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x0FB8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x0FBA	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x0FBE	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x0FC2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x0FC6	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x0FC8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x0FCC	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x0FCE	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x0FD0	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x0FD2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x0FD6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x0FDA	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x0FDC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x0FE0	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x0FE2	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x0FE4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x0FE8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0FEC	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x0FEE	0xB001    ADD	SP, SP, #4
0x0FF0	0x4770    BX	LR
; end of ___FillZeros
_init_hardware:
;input_capture_demo.c, 232 :: 		void init_hardware() {
0x0C04	0xB081    SUB	SP, SP, #4
0x0C06	0xF8CDE000  STR	LR, [SP, #0]
;input_capture_demo.c, 235 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_10);                        // Enable digital output on E10
0x0C0A	0xF2404100  MOVW	R1, #1024
0x0C0E	0x4807    LDR	R0, [PC, #28]
0x0C10	0xF7FFFFC6  BL	_GPIO_Digital_Output+0
;input_capture_demo.c, 236 :: 		GPIOE_ODR.B10 = 0;                                                         // Set pin E10 low
0x0C14	0x2100    MOVS	R1, #0
0x0C16	0xB249    SXTB	R1, R1
0x0C18	0x4805    LDR	R0, [PC, #20]
0x0C1A	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 239 :: 		GPIO_Alternate_Function_Enable(&_GPIO_MODULE_TIM2_CH1_PA0);
0x0C1C	0x4805    LDR	R0, [PC, #20]
0x0C1E	0xF7FFFFCD  BL	_GPIO_Alternate_Function_Enable+0
;input_capture_demo.c, 250 :: 		}
L_end_init_hardware:
0x0C22	0xF8DDE000  LDR	LR, [SP, #0]
0x0C26	0xB001    ADD	SP, SP, #4
0x0C28	0x4770    BX	LR
0x0C2A	0xBF00    NOP
0x0C2C	0x10004002  	GPIOE_BASE+0
0x0C30	0x02A84242  	GPIOE_ODR+0
0x0C34	0x21040000  	__GPIO_MODULE_TIM2_CH1_PA0+0
; end of _init_hardware
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0BA0	0xB081    SUB	SP, SP, #4
0x0BA2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x0BA6	0x4A04    LDR	R2, [PC, #16]
0x0BA8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0BAA	0xF7FFFD51  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x0BAE	0xF8DDE000  LDR	LR, [SP, #0]
0x0BB2	0xB001    ADD	SP, SP, #4
0x0BB4	0x4770    BX	LR
0x0BB6	0xBF00    NOP
0x0BB8	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0650	0xB084    SUB	SP, SP, #16
0x0652	0xF8CDE000  STR	LR, [SP, #0]
0x0656	0xB28D    UXTH	R5, R1
0x0658	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x065A	0x4B86    LDR	R3, [PC, #536]
0x065C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0660	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0662	0x4618    MOV	R0, R3
0x0664	0xF7FFFD96  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0668	0xF1B50FFF  CMP	R5, #255
0x066C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x066E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0670	0x4B81    LDR	R3, [PC, #516]
0x0672	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0676	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0678	0x4B80    LDR	R3, [PC, #512]
0x067A	0x429E    CMP	R6, R3
0x067C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x067E	0xF2455355  MOVW	R3, #21845
0x0682	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0686	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0688	0x1D3D    ADDS	R5, R7, #4
0x068A	0x682C    LDR	R4, [R5, #0]
0x068C	0xF06F03FF  MVN	R3, #255
0x0690	0xEA040303  AND	R3, R4, R3, LSL #0
0x0694	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0696	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x069A	0x682C    LDR	R4, [R5, #0]
0x069C	0xF64F73FF  MOVW	R3, #65535
0x06A0	0xEA440303  ORR	R3, R4, R3, LSL #0
0x06A4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x06A6	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x06A8	0x2E42    CMP	R6, #66
0x06AA	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x06AC	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x06AE	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x06B0	0xF64F73FF  MOVW	R3, #65535
0x06B4	0x429D    CMP	R5, R3
0x06B6	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x06B8	0x4B70    LDR	R3, [PC, #448]
0x06BA	0x429E    CMP	R6, R3
0x06BC	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x06BE	0xF04F3355  MOV	R3, #1431655765
0x06C2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x06C4	0x1D3C    ADDS	R4, R7, #4
0x06C6	0x2300    MOVS	R3, #0
0x06C8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x06CA	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x06CE	0xF04F33FF  MOV	R3, #-1
0x06D2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x06D4	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x06D6	0x2E42    CMP	R6, #66
0x06D8	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x06DA	0x2300    MOVS	R3, #0
0x06DC	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x06DE	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x06E0	0xF0060301  AND	R3, R6, #1
0x06E4	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x06E6	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x06E8	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x06EA	0xF0060308  AND	R3, R6, #8
0x06EE	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x06F0	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x06F2	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x06F4	0xF0060304  AND	R3, R6, #4
0x06F8	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x06FA	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x06FC	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x06FE	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x0700	0xF4062301  AND	R3, R6, #528384
0x0704	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x0706	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0708	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x070A	0xF4066300  AND	R3, R6, #2048
0x070E	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0710	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x0712	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0714	0xF4066380  AND	R3, R6, #1024
0x0718	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x071A	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x071C	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x071E	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0720	0xF0060320  AND	R3, R6, #32
0x0724	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0726	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0728	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x072A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x072C	0xF4067380  AND	R3, R6, #256
0x0730	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0732	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0734	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0736	0xF0060380  AND	R3, R6, #128
0x073A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x073C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x073E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0740	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0742	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0746	0x9201    STR	R2, [SP, #4]
0x0748	0xFA1FF985  UXTH	R9, R5
0x074C	0x46B0    MOV	R8, R6
0x074E	0x4606    MOV	R6, R0
0x0750	0x4618    MOV	R0, R3
0x0752	0x460A    MOV	R2, R1
0x0754	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0756	0xF1BA0F10  CMP	R10, #16
0x075A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x075E	0xF04F0301  MOV	R3, #1
0x0762	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0766	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x076A	0x42A3    CMP	R3, R4
0x076C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0770	0xEA4F044A  LSL	R4, R10, #1
0x0774	0xF04F0303  MOV	R3, #3
0x0778	0x40A3    LSLS	R3, R4
0x077A	0x43DC    MVN	R4, R3
0x077C	0x683B    LDR	R3, [R7, #0]
0x077E	0x4023    ANDS	R3, R4
0x0780	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0782	0xEA4F034A  LSL	R3, R10, #1
0x0786	0xFA06F403  LSL	R4, R6, R3
0x078A	0x683B    LDR	R3, [R7, #0]
0x078C	0x4323    ORRS	R3, R4
0x078E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0790	0xF008030C  AND	R3, R8, #12
0x0794	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0796	0xF2070508  ADDW	R5, R7, #8
0x079A	0xEA4F044A  LSL	R4, R10, #1
0x079E	0xF04F0303  MOV	R3, #3
0x07A2	0x40A3    LSLS	R3, R4
0x07A4	0x43DC    MVN	R4, R3
0x07A6	0x682B    LDR	R3, [R5, #0]
0x07A8	0x4023    ANDS	R3, R4
0x07AA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x07AC	0xF2070508  ADDW	R5, R7, #8
0x07B0	0xEA4F034A  LSL	R3, R10, #1
0x07B4	0xFA02F403  LSL	R4, R2, R3
0x07B8	0x682B    LDR	R3, [R5, #0]
0x07BA	0x4323    ORRS	R3, R4
0x07BC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x07BE	0x1D3D    ADDS	R5, R7, #4
0x07C0	0xFA1FF48A  UXTH	R4, R10
0x07C4	0xF04F0301  MOV	R3, #1
0x07C8	0x40A3    LSLS	R3, R4
0x07CA	0x43DC    MVN	R4, R3
0x07CC	0x682B    LDR	R3, [R5, #0]
0x07CE	0x4023    ANDS	R3, R4
0x07D0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x07D2	0x1D3D    ADDS	R5, R7, #4
0x07D4	0xFA1FF48A  UXTH	R4, R10
0x07D8	0xB28B    UXTH	R3, R1
0x07DA	0xFA03F404  LSL	R4, R3, R4
0x07DE	0xB2A4    UXTH	R4, R4
0x07E0	0x682B    LDR	R3, [R5, #0]
0x07E2	0x4323    ORRS	R3, R4
0x07E4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x07E6	0xF207050C  ADDW	R5, R7, #12
0x07EA	0xFA1FF38A  UXTH	R3, R10
0x07EE	0x005C    LSLS	R4, R3, #1
0x07F0	0xB2A4    UXTH	R4, R4
0x07F2	0xF04F0303  MOV	R3, #3
0x07F6	0x40A3    LSLS	R3, R4
0x07F8	0x43DC    MVN	R4, R3
0x07FA	0x682B    LDR	R3, [R5, #0]
0x07FC	0x4023    ANDS	R3, R4
0x07FE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x0800	0xF207050C  ADDW	R5, R7, #12
0x0804	0xEA4F034A  LSL	R3, R10, #1
0x0808	0xFA00F403  LSL	R4, R0, R3
0x080C	0x682B    LDR	R3, [R5, #0]
0x080E	0x4323    ORRS	R3, R4
0x0810	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x0812	0xF0080308  AND	R3, R8, #8
0x0816	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0818	0xF4080370  AND	R3, R8, #15728640
0x081C	0x0D1B    LSRS	R3, R3, #20
0x081E	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0822	0xF1BA0F07  CMP	R10, #7
0x0826	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0828	0xF2070324  ADDW	R3, R7, #36
0x082C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x082E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0832	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0834	0xF2070320  ADDW	R3, R7, #32
0x0838	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x083A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x083C	0x00AC    LSLS	R4, R5, #2
0x083E	0xF04F030F  MOV	R3, #15
0x0842	0x40A3    LSLS	R3, R4
0x0844	0x43DC    MVN	R4, R3
0x0846	0x9B02    LDR	R3, [SP, #8]
0x0848	0x681B    LDR	R3, [R3, #0]
0x084A	0xEA030404  AND	R4, R3, R4, LSL #0
0x084E	0x9B02    LDR	R3, [SP, #8]
0x0850	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0852	0xF89D400C  LDRB	R4, [SP, #12]
0x0856	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0858	0x409C    LSLS	R4, R3
0x085A	0x9B02    LDR	R3, [SP, #8]
0x085C	0x681B    LDR	R3, [R3, #0]
0x085E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0862	0x9B02    LDR	R3, [SP, #8]
0x0864	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0866	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x086A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x086C	0xF8DDE000  LDR	LR, [SP, #0]
0x0870	0xB004    ADD	SP, SP, #16
0x0872	0x4770    BX	LR
0x0874	0xFC00FFFF  	#-1024
0x0878	0x0000FFFF  	#-65536
0x087C	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0194	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0196	0x491E    LDR	R1, [PC, #120]
0x0198	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x019C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x019E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x01A0	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01A2	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x01A4	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01A6	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x01A8	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01AA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01AC	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01AE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01B0	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01B2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01B4	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01B6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01B8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01BA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01BC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01BE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01C0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01C2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01C6	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01C8	0x4912    LDR	R1, [PC, #72]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01CE	0x4912    LDR	R1, [PC, #72]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01D4	0x4911    LDR	R1, [PC, #68]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01DA	0x4911    LDR	R1, [PC, #68]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01E0	0x4910    LDR	R1, [PC, #64]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01E6	0x4910    LDR	R1, [PC, #64]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01EC	0x490F    LDR	R1, [PC, #60]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01F2	0x490F    LDR	R1, [PC, #60]
0x01F4	0x4288    CMP	R0, R1
0x01F6	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01F8	0x490E    LDR	R1, [PC, #56]
0x01FA	0x4288    CMP	R0, R1
0x01FC	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01FE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0200	0x490D    LDR	R1, [PC, #52]
0x0202	0x6809    LDR	R1, [R1, #0]
0x0204	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0208	0x490B    LDR	R1, [PC, #44]
0x020A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x020C	0xB001    ADD	SP, SP, #4
0x020E	0x4770    BX	LR
0x0210	0xFC00FFFF  	#-1024
0x0214	0x00004002  	#1073872896
0x0218	0x04004002  	#1073873920
0x021C	0x08004002  	#1073874944
0x0220	0x0C004002  	#1073875968
0x0224	0x10004002  	#1073876992
0x0228	0x14004002  	#1073878016
0x022C	0x18004002  	#1073879040
0x0230	0x1C004002  	#1073880064
0x0234	0x20004002  	#1073881088
0x0238	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0BBC	0xB083    SUB	SP, SP, #12
0x0BBE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x0BC2	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0BC4	0x00A1    LSLS	R1, R4, #2
0x0BC6	0x1841    ADDS	R1, R0, R1
0x0BC8	0x6809    LDR	R1, [R1, #0]
0x0BCA	0xF1B13FFF  CMP	R1, #-1
0x0BCE	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0BD0	0xF2000134  ADDW	R1, R0, #52
0x0BD4	0x00A3    LSLS	R3, R4, #2
0x0BD6	0x18C9    ADDS	R1, R1, R3
0x0BD8	0x6809    LDR	R1, [R1, #0]
0x0BDA	0x460A    MOV	R2, R1
0x0BDC	0x18C1    ADDS	R1, R0, R3
0x0BDE	0x6809    LDR	R1, [R1, #0]
0x0BE0	0x9001    STR	R0, [SP, #4]
0x0BE2	0xF8AD4008  STRH	R4, [SP, #8]
0x0BE6	0x4608    MOV	R0, R1
0x0BE8	0x4611    MOV	R1, R2
0x0BEA	0xF7FFFCB3  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x0BEE	0xF8BD4008  LDRH	R4, [SP, #8]
0x0BF2	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x0BF4	0x1C64    ADDS	R4, R4, #1
0x0BF6	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0BF8	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0BFA	0xF8DDE000  LDR	LR, [SP, #0]
0x0BFE	0xB003    ADD	SP, SP, #12
0x0C00	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0554	0xB083    SUB	SP, SP, #12
0x0556	0xF8CDE000  STR	LR, [SP, #0]
0x055A	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x055C	0xF00403FF  AND	R3, R4, #255
0x0560	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0562	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0564	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0568	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x056A	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x056C	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x0570	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x0572	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x0574	0x4A2D    LDR	R2, [PC, #180]
0x0576	0x9202    STR	R2, [SP, #8]
0x0578	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x057A	0x4A2D    LDR	R2, [PC, #180]
0x057C	0x9202    STR	R2, [SP, #8]
0x057E	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x0580	0x4A2C    LDR	R2, [PC, #176]
0x0582	0x9202    STR	R2, [SP, #8]
0x0584	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x0586	0x4A2C    LDR	R2, [PC, #176]
0x0588	0x9202    STR	R2, [SP, #8]
0x058A	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x058C	0x4A2B    LDR	R2, [PC, #172]
0x058E	0x9202    STR	R2, [SP, #8]
0x0590	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x0592	0x4A2B    LDR	R2, [PC, #172]
0x0594	0x9202    STR	R2, [SP, #8]
0x0596	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x0598	0x4A2A    LDR	R2, [PC, #168]
0x059A	0x9202    STR	R2, [SP, #8]
0x059C	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x059E	0x4A2A    LDR	R2, [PC, #168]
0x05A0	0x9202    STR	R2, [SP, #8]
0x05A2	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x05A4	0x4A29    LDR	R2, [PC, #164]
0x05A6	0x9202    STR	R2, [SP, #8]
0x05A8	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x05AA	0x2800    CMP	R0, #0
0x05AC	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x05AE	0x2801    CMP	R0, #1
0x05B0	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x05B2	0x2802    CMP	R0, #2
0x05B4	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x05B6	0x2803    CMP	R0, #3
0x05B8	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x05BA	0x2804    CMP	R0, #4
0x05BC	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x05BE	0x2805    CMP	R0, #5
0x05C0	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x05C2	0x2806    CMP	R0, #6
0x05C4	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x05C6	0x2807    CMP	R0, #7
0x05C8	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x05CA	0x2808    CMP	R0, #8
0x05CC	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x05CE	0x2201    MOVS	R2, #1
0x05D0	0xB212    SXTH	R2, R2
0x05D2	0xFA02F20C  LSL	R2, R2, R12
0x05D6	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x05DA	0x9802    LDR	R0, [SP, #8]
0x05DC	0x460A    MOV	R2, R1
0x05DE	0xF8BD1004  LDRH	R1, [SP, #4]
0x05E2	0xF000F835  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x05E6	0x9A02    LDR	R2, [SP, #8]
0x05E8	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x05EC	0xF1BC0F07  CMP	R12, #7
0x05F0	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x05F2	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x05F4	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x05F6	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x05FA	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x05FC	0x9101    STR	R1, [SP, #4]
0x05FE	0x4601    MOV	R1, R0
0x0600	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0602	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0604	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0606	0x0083    LSLS	R3, R0, #2
0x0608	0xF04F020F  MOV	R2, #15
0x060C	0x409A    LSLS	R2, R3
0x060E	0x43D3    MVN	R3, R2
0x0610	0x680A    LDR	R2, [R1, #0]
0x0612	0x401A    ANDS	R2, R3
0x0614	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0616	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0618	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x061C	0x680A    LDR	R2, [R1, #0]
0x061E	0x431A    ORRS	R2, R3
0x0620	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0622	0xF8DDE000  LDR	LR, [SP, #0]
0x0626	0xB003    ADD	SP, SP, #12
0x0628	0x4770    BX	LR
0x062A	0xBF00    NOP
0x062C	0x00004002  	#1073872896
0x0630	0x04004002  	#1073873920
0x0634	0x08004002  	#1073874944
0x0638	0x0C004002  	#1073875968
0x063C	0x10004002  	#1073876992
0x0640	0x14004002  	#1073878016
0x0644	0x18004002  	#1073879040
0x0648	0x1C004002  	#1073880064
0x064C	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_init_timer3:
;input_capture_demo.c, 262 :: 		void init_timer3(){                                                              // Interrupts every 100ms
0x142C	0xB081    SUB	SP, SP, #4
0x142E	0xF8CDE000  STR	LR, [SP, #0]
;input_capture_demo.c, 263 :: 		RCC_APB1ENR.TIM3EN = 1;
0x1432	0x2101    MOVS	R1, #1
0x1434	0xB249    SXTB	R1, R1
0x1436	0x480E    LDR	R0, [PC, #56]
0x1438	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 264 :: 		TIM3_CR1.CEN = 0;
0x143A	0x2100    MOVS	R1, #0
0x143C	0xB249    SXTB	R1, R1
0x143E	0x480D    LDR	R0, [PC, #52]
0x1440	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 265 :: 		TIM3_PSC = 279;
0x1442	0xF2401117  MOVW	R1, #279
0x1446	0x480C    LDR	R0, [PC, #48]
0x1448	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 266 :: 		TIM3_ARR = 59999;
0x144A	0xF64E215F  MOVW	R1, #59999
0x144E	0x480B    LDR	R0, [PC, #44]
0x1450	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 267 :: 		NVIC_IntEnable(IVT_INT_TIM3);
0x1452	0xF240002D  MOVW	R0, #45
0x1456	0xF7FFFF81  BL	_NVIC_IntEnable+0
;input_capture_demo.c, 268 :: 		TIM3_DIER.UIE = 1;
0x145A	0x2101    MOVS	R1, #1
0x145C	0xB249    SXTB	R1, R1
0x145E	0x4808    LDR	R0, [PC, #32]
0x1460	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 269 :: 		TIM3_CR1.CEN = 1;
0x1462	0x4804    LDR	R0, [PC, #16]
0x1464	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 270 :: 		}
L_end_init_timer3:
0x1466	0xF8DDE000  LDR	LR, [SP, #0]
0x146A	0xB001    ADD	SP, SP, #4
0x146C	0x4770    BX	LR
0x146E	0xBF00    NOP
0x1470	0x08044247  	RCC_APB1ENR+0
0x1474	0x80004200  	TIM3_CR1+0
0x1478	0x04284000  	TIM3_PSC+0
0x147C	0x042C4000  	TIM3_ARR+0
0x1480	0x81804200  	TIM3_DIER+0
; end of _init_timer3
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x135C	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x135E	0x2804    CMP	R0, #4
0x1360	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x1362	0x4919    LDR	R1, [PC, #100]
0x1364	0x6809    LDR	R1, [R1, #0]
0x1366	0xF4413280  ORR	R2, R1, #65536
0x136A	0x4917    LDR	R1, [PC, #92]
0x136C	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x136E	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x1370	0x2805    CMP	R0, #5
0x1372	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x1374	0x4914    LDR	R1, [PC, #80]
0x1376	0x6809    LDR	R1, [R1, #0]
0x1378	0xF4413200  ORR	R2, R1, #131072
0x137C	0x4912    LDR	R1, [PC, #72]
0x137E	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x1380	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x1382	0x2806    CMP	R0, #6
0x1384	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x1386	0x4910    LDR	R1, [PC, #64]
0x1388	0x6809    LDR	R1, [R1, #0]
0x138A	0xF4412280  ORR	R2, R1, #262144
0x138E	0x490E    LDR	R1, [PC, #56]
0x1390	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x1392	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x1394	0x280F    CMP	R0, #15
0x1396	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x1398	0x490C    LDR	R1, [PC, #48]
0x139A	0x6809    LDR	R1, [R1, #0]
0x139C	0xF0410202  ORR	R2, R1, #2
0x13A0	0x490A    LDR	R1, [PC, #40]
0x13A2	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x13A4	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x13A6	0x2810    CMP	R0, #16
0x13A8	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x13AA	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x13AE	0x0961    LSRS	R1, R4, #5
0x13B0	0x008A    LSLS	R2, R1, #2
0x13B2	0x4907    LDR	R1, [PC, #28]
0x13B4	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x13B6	0xF004021F  AND	R2, R4, #31
0x13BA	0xF04F0101  MOV	R1, #1
0x13BE	0x4091    LSLS	R1, R2
0x13C0	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x13C2	0xB001    ADD	SP, SP, #4
0x13C4	0x4770    BX	LR
0x13C6	0xBF00    NOP
0x13C8	0xED24E000  	SCB_SHCRS+0
0x13CC	0xE010E000  	STK_CTRL+0
0x13D0	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_init_tim2_input_capture:
;input_capture_demo.c, 174 :: 		void init_tim2_input_capture() {
0x11E4	0xB089    SUB	SP, SP, #36
0x11E6	0xF8CDE000  STR	LR, [SP, #0]
;input_capture_demo.c, 176 :: 		RCC_APB1ENR.TIM2EN = 1;                                                    // Enable clock gating for timer module 2
0x11EA	0x2201    MOVS	R2, #1
0x11EC	0xB252    SXTB	R2, R2
0x11EE	0x4849    LDR	R0, [PC, #292]
0x11F0	0x6002    STR	R2, [R0, #0]
;input_capture_demo.c, 177 :: 		TIM2_CR1.CEN = 0;                                                          // Disable timer/counter
0x11F2	0x2100    MOVS	R1, #0
0x11F4	0xB249    SXTB	R1, R1
0x11F6	0x4848    LDR	R0, [PC, #288]
0x11F8	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 178 :: 		TIM2_PSC = ENCODER_TIM_PSC;                                                // Set timer 2 prescaler (need to determine value)
0x11FA	0x4848    LDR	R0, [PC, #288]
0x11FC	0x9005    STR	R0, [SP, #20]
0x11FE	0x8801    LDRH	R1, [R0, #0]
0x1200	0x4847    LDR	R0, [PC, #284]
0x1202	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 179 :: 		TIM2_ARR = ENCODER_TIM_RELOAD;                                             // Set timer 2 overflow value at max
0x1204	0x4847    LDR	R0, [PC, #284]
0x1206	0x9003    STR	R0, [SP, #12]
0x1208	0x6801    LDR	R1, [R0, #0]
0x120A	0x4847    LDR	R0, [PC, #284]
0x120C	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 180 :: 		TIM2_CR1 |= 0x10;                                                          // Set counter direction as upcounting (DIR bit)
0x120E	0x4847    LDR	R0, [PC, #284]
0x1210	0x6800    LDR	R0, [R0, #0]
0x1212	0xF0400110  ORR	R1, R0, #16
0x1216	0x4845    LDR	R0, [PC, #276]
0x1218	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 181 :: 		TIM2_CCMR1_Input |= 0x01;                                                  // Set capture channel 1 as input (CC1S = 01)
0x121A	0x4845    LDR	R0, [PC, #276]
0x121C	0x6800    LDR	R0, [R0, #0]
0x121E	0xF0400101  ORR	R1, R0, #1
0x1222	0x4843    LDR	R0, [PC, #268]
0x1224	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 182 :: 		TIM2_CCER.CC1P = 1;                                                        // Set capture on rising edge event
0x1226	0x4843    LDR	R0, [PC, #268]
0x1228	0x6002    STR	R2, [R0, #0]
;input_capture_demo.c, 183 :: 		TIM2_CCER.CC1E = 1;                                                        // Enable capture on channel 1
0x122A	0x4843    LDR	R0, [PC, #268]
0x122C	0x6002    STR	R2, [R0, #0]
;input_capture_demo.c, 184 :: 		TIM2_DIER.CC1IE = 1;                                                       // Enable capture 1 interrupt
0x122E	0x4843    LDR	R0, [PC, #268]
0x1230	0x6002    STR	R2, [R0, #0]
;input_capture_demo.c, 185 :: 		TIM2_DIER.UIE = 1;                                                         // CC1 Update Interrupt Enable
0x1232	0x4843    LDR	R0, [PC, #268]
0x1234	0x6002    STR	R2, [R0, #0]
;input_capture_demo.c, 186 :: 		NVIC_IntEnable(IVT_INT_TIM2);                                              // Enable timer 2 interrupt
0x1236	0xF240002C  MOVW	R0, #44
0x123A	0xF000F88F  BL	_NVIC_IntEnable+0
;input_capture_demo.c, 188 :: 		TIM2_CNT = 0x00;
0x123E	0x2100    MOVS	R1, #0
0x1240	0x4840    LDR	R0, [PC, #256]
0x1242	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 189 :: 		TIM2_CR1.CEN = 1;                                                          // Enable timer/counter
0x1244	0x2101    MOVS	R1, #1
0x1246	0xB249    SXTB	R1, R1
0x1248	0x4833    LDR	R0, [PC, #204]
0x124A	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 191 :: 		timer2_overflow_frequency = (long double) MCU_FREQUENCY / ((ENCODER_TIM_PSC + 1) * (ENCODER_TIM_RELOAD + 1));
0x124C	0x483E    LDR	R0, [PC, #248]
0x124E	0xED100A00  VLDR.32	S0, [R0, #0]
0x1252	0xEE100A10  VMOV	R0, S0
0x1256	0xF000F8BD  BL	__UnsignedIntegralToLongDouble+0
0x125A	0x4602    MOV	R2, R0
0x125C	0x460B    MOV	R3, R1
0x125E	0x9805    LDR	R0, [SP, #20]
0x1260	0xE9CD2307  STRD	R2, R3, [SP, #28]
0x1264	0x8800    LDRH	R0, [R0, #0]
0x1266	0x1C41    ADDS	R1, R0, #1
0x1268	0xB289    UXTH	R1, R1
0x126A	0x9803    LDR	R0, [SP, #12]
0x126C	0x6800    LDR	R0, [R0, #0]
0x126E	0x1C40    ADDS	R0, R0, #1
0x1270	0x9005    STR	R0, [SP, #20]
0x1272	0x4348    MULS	R0, R1, R0
0x1274	0xF000F8AE  BL	__UnsignedIntegralToLongDouble+0
0x1278	0xE9CD0103  STRD	R0, R1, [SP, #12]
0x127C	0xED9D0B07  VLDR.64	D0, [SP, #28]
0x1280	0xE9CD2301  STRD	R2, R3, [SP, #4]
0x1284	0xE9DD2303  LDRD	R2, R3, [SP, #12]
0x1288	0xEE100A10  VMOV	R0, S0
0x128C	0xEE101A90  VMOV	R1, S1
0x1290	0xF7FFFBE0  BL	__Div_DP+0
0x1294	0xE9CD0103  STRD	R0, R1, [SP, #12]
0x1298	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x129C	0x482B    LDR	R0, [PC, #172]
0x129E	0xE9CD1201  STRD	R1, R2, [SP, #4]
0x12A2	0xE9DD1203  LDRD	R1, R2, [SP, #12]
0x12A6	0xE9C01200  STRD	R1, R2, [R0, #0]
0x12AA	0xE9DD1201  LDRD	R1, R2, [SP, #4]
;input_capture_demo.c, 192 :: 		timer2_overflow_period_ms = (long double) 100000 / timer2_overflow_frequency;
0x12AE	0x4828    LDR	R0, [PC, #160]
0x12B0	0x2100    MOVS	R1, #0
0x12B2	0xEE000A10  VMOV	S0, R0
0x12B6	0xEE001A90  VMOV	S1, R1
0x12BA	0xE9CD2301  STRD	R2, R3, [SP, #4]
0x12BE	0xE9DD2303  LDRD	R2, R3, [SP, #12]
0x12C2	0xEE100A10  VMOV	R0, S0
0x12C6	0xEE101A90  VMOV	R1, S1
0x12CA	0xF7FFFBC3  BL	__Div_DP+0
0x12CE	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x12D2	0x4A20    LDR	R2, [PC, #128]
0x12D4	0xE9C20100  STRD	R0, R1, [R2, #0]
;input_capture_demo.c, 193 :: 		timer2_tick_period_ms = (long double) timer2_overflow_period_ms / (ENCODER_TIM_RELOAD + 1);
0x12D8	0x4602    MOV	R2, R0
0x12DA	0x460B    MOV	R3, R1
0x12DC	0x9805    LDR	R0, [SP, #20]
0x12DE	0xE9CD2305  STRD	R2, R3, [SP, #20]
0x12E2	0xF000F877  BL	__UnsignedIntegralToLongDouble+0
0x12E6	0xE9CD0103  STRD	R0, R1, [SP, #12]
0x12EA	0xED9D0B05  VLDR.64	D0, [SP, #20]
0x12EE	0xE9CD2301  STRD	R2, R3, [SP, #4]
0x12F2	0xE9DD2303  LDRD	R2, R3, [SP, #12]
0x12F6	0xEE100A10  VMOV	R0, S0
0x12FA	0xEE101A90  VMOV	R1, S1
0x12FE	0xF7FFFBA9  BL	__Div_DP+0
0x1302	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x1306	0x4A14    LDR	R2, [PC, #80]
0x1308	0xE9C20100  STRD	R0, R1, [R2, #0]
;input_capture_demo.c, 194 :: 		}
L_end_init_tim2_input_capture:
0x130C	0xF8DDE000  LDR	LR, [SP, #0]
0x1310	0xB009    ADD	SP, SP, #36
0x1312	0x4770    BX	LR
0x1314	0x08004247  	RCC_APB1ENR+0
0x1318	0x00004200  	TIM2_CR1+0
0x131C	0x001E2000  	_ENCODER_TIM_PSC+0
0x1320	0x00284000  	TIM2_PSC+0
0x1324	0x002C2000  	_ENCODER_TIM_RELOAD+0
0x1328	0x002C4000  	TIM2_ARR+0
0x132C	0x00004000  	TIM2_CR1+0
0x1330	0x00184000  	TIM2_CCMR1_Input+0
0x1334	0x04044200  	TIM2_CCER+0
0x1338	0x04004200  	TIM2_CCER+0
0x133C	0x01844200  	TIM2_DIER+0
0x1340	0x01804200  	TIM2_DIER+0
0x1344	0x00244000  	TIM2_CNT+0
0x1348	0x01602000  	_MCU_FREQUENCY+0
0x134C	0x02382000  	_timer2_overflow_frequency+0
0x1350	0x500047C3  	#1203982336
0x1354	0x01982000  	_timer2_overflow_period_ms+0
0x1358	0x01A82000  	_timer2_tick_period_ms+0
; end of _init_tim2_input_capture
__UnsignedIntegralToLongDouble:
;__Lib_MathDouble.c, 295 :: 		
0x13D4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 297 :: 		
0x13D6	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 298 :: 		
0x13D8	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 299 :: 		
0x13DA	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 301 :: 		
0x13DE	0xE00A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 303 :: 		
0x13E0	0x0001    MOVS	R1, R0
;__Lib_MathDouble.c, 304 :: 		
0x13E2	0x211F    MOVS	R1, #31
;__Lib_MathDouble.c, 305 :: 		
0x13E4	0xF5116180  ADDS	R1, R1, #1024
;__Lib_MathDouble.c, 307 :: 		
__me_loop:
0x13E8	0x1E49    SUBS	R1, R1, #1
;__Lib_MathDouble.c, 308 :: 		
0x13EA	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 311 :: 		
0x13EC	0xD3FC    BCC	__me_loop
;__Lib_MathDouble.c, 313 :: 		
0x13EE	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 314 :: 		
0x13F0	0xEA413110  ORR	R1, R1, R0, LSR #12
;__Lib_MathDouble.c, 315 :: 		
0x13F4	0x0500    LSLS	R0, R0, #20
;__Lib_MathDouble.c, 316 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 319 :: 		
L_end__UnsignedIntegralToLongDouble:
0x13F6	0xB001    ADD	SP, SP, #4
0x13F8	0x4770    BX	LR
; end of __UnsignedIntegralToLongDouble
__Div_DP:
;__Lib_MathDouble.c, 1385 :: 		
0x0A54	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1387 :: 		
0x0A56	0xE92D41FC  PUSH	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1389 :: 		
0x0A5A	0xEA910803  EORS	R8, R1, R3, LSL #0
;__Lib_MathDouble.c, 1390 :: 		
0x0A5E	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 1391 :: 		
0x0A60	0xF04F4800  MOVMI	R8, #-2147483648
;__Lib_MathDouble.c, 1392 :: 		
0x0A64	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 1394 :: 		
0x0A68	0xEA4F3503  LSL	R5, R3, #12
;__Lib_MathDouble.c, 1395 :: 		
0x0A6C	0xEA4F3515  LSR	R5, R5, #12
;__Lib_MathDouble.c, 1396 :: 		
0x0A70	0x0056    LSLS	R6, R2, #1
;__Lib_MathDouble.c, 1397 :: 		
0x0A72	0x416D    ADCS	R5, R5
;__Lib_MathDouble.c, 1398 :: 		
0x0A74	0xEA4F0743  LSL	R7, R3, #1
;__Lib_MathDouble.c, 1399 :: 		
0x0A78	0xEA5F5757  LSRS	R7, R7, #21
;__Lib_MathDouble.c, 1402 :: 		
0x0A7C	0xBF1C    ITT	NE
;__Lib_MathDouble.c, 1403 :: 		
0x0A7E	0xF4451500  ORRNE	R5, R5, #2097152
;__Lib_MathDouble.c, 1404 :: 		
0x0A82	0xE008    BNE	__me_jump
;__Lib_MathDouble.c, 1405 :: 		
0x0A84	0xF2400100  MOVW	R1, #0
;__Lib_MathDouble.c, 1406 :: 		
0x0A88	0xF6C771F0  MOVT	R1, #32752
;__Lib_MathDouble.c, 1407 :: 		
0x0A8C	0xEA410108  ORR	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1408 :: 		
0x0A90	0xF04F0000  MOV	R0, #0
;__Lib_MathDouble.c, 1410 :: 		
0x0A94	0xE07F    B	__me_lab_end
;__Lib_MathDouble.c, 1412 :: 		
__me_jump:
;__Lib_MathDouble.c, 1413 :: 		
0x0A96	0xF44F6EE0  MOV	LR, #1792
;__Lib_MathDouble.c, 1414 :: 		
0x0A9A	0xF11E0EFF  ADDS	LR, LR, #255
;__Lib_MathDouble.c, 1415 :: 		
0x0A9E	0x4577    CMP	R7, LR
;__Lib_MathDouble.c, 1416 :: 		
0x0AA0	0xD070    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1418 :: 		
0x0AA2	0xEA4F3301  LSL	R3, R1, #12
;__Lib_MathDouble.c, 1419 :: 		
0x0AA6	0xEA4F3313  LSR	R3, R3, #12
;__Lib_MathDouble.c, 1420 :: 		
0x0AAA	0x0042    LSLS	R2, R0, #1
;__Lib_MathDouble.c, 1421 :: 		
0x0AAC	0x415B    ADCS	R3, R3
;__Lib_MathDouble.c, 1422 :: 		
0x0AAE	0xEA4F0441  LSL	R4, R1, #1
;__Lib_MathDouble.c, 1423 :: 		
0x0AB2	0x0D64    LSRS	R4, R4, #21
;__Lib_MathDouble.c, 1424 :: 		
0x0AB4	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 1425 :: 		
0x0AB6	0xF4431300  ORRNE	R3, R3, #2097152
;__Lib_MathDouble.c, 1426 :: 		
0x0ABA	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1427 :: 		
0x0ABE	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1429 :: 		
0x0AC2	0xE068    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1431 :: 		
0x0AC4	0x4574    CMP	R4, LR
;__Lib_MathDouble.c, 1432 :: 		
0x0AC6	0xD05D    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1434 :: 		
0x0AC8	0x1BE4    SUBS	R4, R4, R7
;__Lib_MathDouble.c, 1437 :: 		
0x0ACA	0x2100    MOVS	R1, #0
;__Lib_MathDouble.c, 1438 :: 		
0x0ACC	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 1439 :: 		
0x0ACE	0xF05F0E36  MOVS	LR, #54
;__Lib_MathDouble.c, 1441 :: 		
__me_fdivb:
0x0AD2	0x42AB    CMP	R3, R5
;__Lib_MathDouble.c, 1442 :: 		
0x0AD4	0xD100    BNE	__me_lab1
;__Lib_MathDouble.c, 1443 :: 		
0x0AD6	0x42B2    CMP	R2, R6
;__Lib_MathDouble.c, 1444 :: 		
__me_lab1:
0x0AD8	0xD305    BCC	__me_lab2
;__Lib_MathDouble.c, 1445 :: 		
0x0ADA	0x4140    ADCS	R0, R0
;__Lib_MathDouble.c, 1446 :: 		
0x0ADC	0x4149    ADCS	R1, R1
;__Lib_MathDouble.c, 1447 :: 		
0x0ADE	0x1B92    SUBS	R2, R2, R6
;__Lib_MathDouble.c, 1448 :: 		
0x0AE0	0xEB630305  SBC	R3, R3, R5, LSL #0
;__Lib_MathDouble.c, 1449 :: 		
0x0AE4	0xE001    B	__me_lab3
;__Lib_MathDouble.c, 1450 :: 		
__me_lab2:
0x0AE6	0x4140    ADCS	R0, R0
;__Lib_MathDouble.c, 1451 :: 		
0x0AE8	0x4149    ADCS	R1, R1
;__Lib_MathDouble.c, 1452 :: 		
__me_lab3:
0x0AEA	0xF1BE0E01  SUBS	LR, LR, #1
;__Lib_MathDouble.c, 1453 :: 		
0x0AEE	0xD005    BEQ	__me_fdive
;__Lib_MathDouble.c, 1454 :: 		
0x0AF0	0xEA530702  ORRS	R7, R3, R2, LSL #0
;__Lib_MathDouble.c, 1455 :: 		
0x0AF4	0xD002    BEQ	__me_fdive
;__Lib_MathDouble.c, 1456 :: 		
0x0AF6	0x0052    LSLS	R2, R2, #1
;__Lib_MathDouble.c, 1457 :: 		
0x0AF8	0x415B    ADCS	R3, R3
;__Lib_MathDouble.c, 1458 :: 		
0x0AFA	0xE7EA    B	__me_fdivb
;__Lib_MathDouble.c, 1460 :: 		
__me_fdive:
0x0AFC	0xF1BE0F20  CMP	LR, #32
;__Lib_MathDouble.c, 1461 :: 		
0x0B00	0xD209    BCS	__me_low
;__Lib_MathDouble.c, 1462 :: 		
0x0B02	0xF1BE0F16  CMP	LR, #22
;__Lib_MathDouble.c, 1463 :: 		
0x0B06	0xD30C    BCC	__me_high
;__Lib_MathDouble.c, 1465 :: 		
__me_mid:
0x0B08	0xF1CE0720  RSB	R7, LR, #32
;__Lib_MathDouble.c, 1466 :: 		
0x0B0C	0xFA20F107  LSR	R1, R0, R7
;__Lib_MathDouble.c, 1467 :: 		
0x0B10	0xFA00F00E  LSL	R0, R0, LR
;__Lib_MathDouble.c, 1468 :: 		
0x0B14	0xE00F    B	__me_cont
;__Lib_MathDouble.c, 1470 :: 		
__me_low:
0x0B16	0xF1AE0E20  SUB	LR, LR, #32
;__Lib_MathDouble.c, 1471 :: 		
0x0B1A	0xFA00F10E  LSL	R1, R0, LR
;__Lib_MathDouble.c, 1472 :: 		
0x0B1E	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 1473 :: 		
0x0B20	0xE009    B	__me_cont
;__Lib_MathDouble.c, 1475 :: 		
__me_high:
0x0B22	0xFA01F10E  LSL	R1, R1, LR
;__Lib_MathDouble.c, 1476 :: 		
0x0B26	0xF1CE0720  RSB	R7, LR, #32
;__Lib_MathDouble.c, 1477 :: 		
0x0B2A	0xFA20F707  LSR	R7, R0, R7
;__Lib_MathDouble.c, 1478 :: 		
0x0B2E	0xEA410107  ORR	R1, R1, R7, LSL #0
;__Lib_MathDouble.c, 1479 :: 		
0x0B32	0xFA00F00E  LSL	R0, R0, LR
;__Lib_MathDouble.c, 1481 :: 		
__me_cont:
0x0B36	0xF4111F00  TST	R1, #2097152
;__Lib_MathDouble.c, 1482 :: 		
0x0B3A	0xD102    BNE	__me_lab4
;__Lib_MathDouble.c, 1483 :: 		
0x0B3C	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 1484 :: 		
0x0B3E	0x4149    ADCS	R1, R1
;__Lib_MathDouble.c, 1485 :: 		
0x0B40	0x1E64    SUBS	R4, R4, #1
;__Lib_MathDouble.c, 1487 :: 		
__me_lab4:
0x0B42	0x1C40    ADDS	R0, R0, #1
;__Lib_MathDouble.c, 1488 :: 		
0x0B44	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1489 :: 		
0x0B48	0xF4110F80  TST	R1, #4194304
;__Lib_MathDouble.c, 1490 :: 		
0x0B4C	0xBF1A    ITTE	NE
;__Lib_MathDouble.c, 1491 :: 		
0x0B4E	0x1C64    ADDNE	R4, R4, #1
;__Lib_MathDouble.c, 1492 :: 		
0x0B50	0xF4210180  BICNE	R1, R1, #4194304
;__Lib_MathDouble.c, 1493 :: 		
0x0B54	0xF4211100  BICEQ	R1, R1, #2097152
;__Lib_MathDouble.c, 1495 :: 		
0x0B58	0xF44F7740  MOV	R7, #768
;__Lib_MathDouble.c, 1496 :: 		
0x0B5C	0x37FF    ADDS	R7, #255
;__Lib_MathDouble.c, 1497 :: 		
0x0B5E	0x19E4    ADDS	R4, R4, R7
;__Lib_MathDouble.c, 1498 :: 		
0x0B60	0xBFDE    ITTT	LE
;__Lib_MathDouble.c, 1499 :: 		
0x0B62	0xF04F0100  MOVLE	R1, #0
;__Lib_MathDouble.c, 1500 :: 		
0x0B66	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 1502 :: 		
0x0B6A	0xE014    BLE	__me_lab_end
;__Lib_MathDouble.c, 1504 :: 		
0x0B6C	0xF5076780  ADD	R7, R7, #1024
;__Lib_MathDouble.c, 1505 :: 		
0x0B70	0x42BC    CMP	R4, R7
;__Lib_MathDouble.c, 1506 :: 		
0x0B72	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 1508 :: 		
0x0B74	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 1509 :: 		
0x0B76	0xEA4F0030  RRX	R0, R0
;__Lib_MathDouble.c, 1510 :: 		
0x0B7A	0xEA415104  ORR	R1, R1, R4, LSL #20
;__Lib_MathDouble.c, 1511 :: 		
0x0B7E	0xEA410108  ORR	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1514 :: 		
0x0B82	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 1516 :: 		
__me_ovfl:
0x0B84	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 1517 :: 		
0x0B86	0x21FF    MOVS	R1, #255
;__Lib_MathDouble.c, 1518 :: 		
0x0B88	0xEA4F01C1  LSL	R1, R1, #3
;__Lib_MathDouble.c, 1519 :: 		
0x0B8C	0x1DC9    ADDS	R1, R1, #7
;__Lib_MathDouble.c, 1520 :: 		
0x0B8E	0xEA4F5101  LSL	R1, R1, #20
;__Lib_MathDouble.c, 1521 :: 		
0x0B92	0xEA410108  ORR	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1522 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 1523 :: 		
0x0B96	0xE8BD41FC  POP	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1525 :: 		
L_end__Div_DP:
0x0B9A	0xB001    ADD	SP, SP, #4
0x0B9C	0x4770    BX	LR
; end of __Div_DP
_init_serial_comm:
;input_capture_demo.c, 254 :: 		void init_serial_comm() {
0x1400	0xB081    SUB	SP, SP, #4
0x1402	0xF8CDE000  STR	LR, [SP, #0]
;input_capture_demo.c, 256 :: 		UART1_Init(UART_BAUD_RATE);                                                // Configure UART 1
0x1406	0xF44F30E1  MOV	R0, #115200
0x140A	0xF7FFFA49  BL	_UART1_Init+0
;input_capture_demo.c, 257 :: 		Delay_ms(200);                                                             // Wait for UART to stabilize
0x140E	0xF24E57FE  MOVW	R7, #58878
0x1412	0xF2C007AA  MOVT	R7, #170
0x1416	0xBF00    NOP
0x1418	0xBF00    NOP
L_init_serial_comm11:
0x141A	0x1E7F    SUBS	R7, R7, #1
0x141C	0xD1FD    BNE	L_init_serial_comm11
0x141E	0xBF00    NOP
0x1420	0xBF00    NOP
0x1422	0xBF00    NOP
;input_capture_demo.c, 258 :: 		}
L_end_init_serial_comm:
0x1424	0xF8DDE000  LDR	LR, [SP, #0]
0x1428	0xB001    ADD	SP, SP, #4
0x142A	0x4770    BX	LR
; end of _init_serial_comm
_UART1_Init:
;__Lib_UART_123_45_6.c, 439 :: 		
; baud_rate start address is: 0 (R0)
0x08A0	0xB081    SUB	SP, SP, #4
0x08A2	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 440 :: 		
0x08A6	0x4A09    LDR	R2, [PC, #36]
0x08A8	0xF2400100  MOVW	R1, #0
0x08AC	0xB404    PUSH	(R2)
0x08AE	0xB402    PUSH	(R1)
0x08B0	0xF2400300  MOVW	R3, #0
0x08B4	0xF2400200  MOVW	R2, #0
0x08B8	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x08BA	0x4805    LDR	R0, [PC, #20]
0x08BC	0xF7FFFD00  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x08C0	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 441 :: 		
L_end_UART1_Init:
0x08C2	0xF8DDE000  LDR	LR, [SP, #0]
0x08C6	0xB001    ADD	SP, SP, #4
0x08C8	0x4770    BX	LR
0x08CA	0xBF00    NOP
0x08CC	0x20980000  	__GPIO_MODULE_USART1_PA9_10+0
0x08D0	0x10004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x02C0	0xB08B    SUB	SP, SP, #44
0x02C2	0xF8CDE000  STR	LR, [SP, #0]
0x02C6	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x02C8	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x02CC	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x02CE	0xAC06    ADD	R4, SP, #24
0x02D0	0xF8AD3004  STRH	R3, [SP, #4]
0x02D4	0xF8AD2008  STRH	R2, [SP, #8]
0x02D8	0x9103    STR	R1, [SP, #12]
0x02DA	0x9004    STR	R0, [SP, #16]
0x02DC	0x4620    MOV	R0, R4
0x02DE	0xF7FFFFAD  BL	_RCC_GetClocksFrequency+0
0x02E2	0x9804    LDR	R0, [SP, #16]
0x02E4	0x9903    LDR	R1, [SP, #12]
0x02E6	0xF8BD2008  LDRH	R2, [SP, #8]
0x02EA	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x02EE	0x4C71    LDR	R4, [PC, #452]
0x02F0	0x42A0    CMP	R0, R4
0x02F2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x02F4	0x2501    MOVS	R5, #1
0x02F6	0xB26D    SXTB	R5, R5
0x02F8	0x4C6F    LDR	R4, [PC, #444]
0x02FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x02FC	0x4D6F    LDR	R5, [PC, #444]
0x02FE	0x4C70    LDR	R4, [PC, #448]
0x0300	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x0302	0x4D70    LDR	R5, [PC, #448]
0x0304	0x4C70    LDR	R4, [PC, #448]
0x0306	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x0308	0x4D70    LDR	R5, [PC, #448]
0x030A	0x4C71    LDR	R4, [PC, #452]
0x030C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x030E	0x4D71    LDR	R5, [PC, #452]
0x0310	0x4C71    LDR	R4, [PC, #452]
0x0312	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0314	0x9C09    LDR	R4, [SP, #36]
0x0316	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0318	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x031A	0x4C70    LDR	R4, [PC, #448]
0x031C	0x42A0    CMP	R0, R4
0x031E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x0320	0x2501    MOVS	R5, #1
0x0322	0xB26D    SXTB	R5, R5
0x0324	0x4C6E    LDR	R4, [PC, #440]
0x0326	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x0328	0x4D6E    LDR	R5, [PC, #440]
0x032A	0x4C65    LDR	R4, [PC, #404]
0x032C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x032E	0x4D6E    LDR	R5, [PC, #440]
0x0330	0x4C65    LDR	R4, [PC, #404]
0x0332	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x0334	0x4D6D    LDR	R5, [PC, #436]
0x0336	0x4C66    LDR	R4, [PC, #408]
0x0338	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x033A	0x4D6D    LDR	R5, [PC, #436]
0x033C	0x4C66    LDR	R4, [PC, #408]
0x033E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x0340	0x9C08    LDR	R4, [SP, #32]
0x0342	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x0344	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x0346	0x4C6B    LDR	R4, [PC, #428]
0x0348	0x42A0    CMP	R0, R4
0x034A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x034C	0x2501    MOVS	R5, #1
0x034E	0xB26D    SXTB	R5, R5
0x0350	0x4C69    LDR	R4, [PC, #420]
0x0352	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x0354	0x4D69    LDR	R5, [PC, #420]
0x0356	0x4C5A    LDR	R4, [PC, #360]
0x0358	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x035A	0x4D69    LDR	R5, [PC, #420]
0x035C	0x4C5A    LDR	R4, [PC, #360]
0x035E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x0360	0x4D68    LDR	R5, [PC, #416]
0x0362	0x4C5B    LDR	R4, [PC, #364]
0x0364	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x0366	0x4D68    LDR	R5, [PC, #416]
0x0368	0x4C5B    LDR	R4, [PC, #364]
0x036A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x036C	0x9C08    LDR	R4, [SP, #32]
0x036E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x0370	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x0372	0x4C66    LDR	R4, [PC, #408]
0x0374	0x42A0    CMP	R0, R4
0x0376	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x0378	0x2501    MOVS	R5, #1
0x037A	0xB26D    SXTB	R5, R5
0x037C	0x4C64    LDR	R4, [PC, #400]
0x037E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x0380	0x4D64    LDR	R5, [PC, #400]
0x0382	0x4C4F    LDR	R4, [PC, #316]
0x0384	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x0386	0x4D64    LDR	R5, [PC, #400]
0x0388	0x4C4F    LDR	R4, [PC, #316]
0x038A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x038C	0x4D63    LDR	R5, [PC, #396]
0x038E	0x4C50    LDR	R4, [PC, #320]
0x0390	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x0392	0x4D63    LDR	R5, [PC, #396]
0x0394	0x4C50    LDR	R4, [PC, #320]
0x0396	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x0398	0x9C08    LDR	R4, [SP, #32]
0x039A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x039C	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x039E	0x4C61    LDR	R4, [PC, #388]
0x03A0	0x42A0    CMP	R0, R4
0x03A2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x03A4	0x2501    MOVS	R5, #1
0x03A6	0xB26D    SXTB	R5, R5
0x03A8	0x4C5F    LDR	R4, [PC, #380]
0x03AA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x03AC	0x4D5F    LDR	R5, [PC, #380]
0x03AE	0x4C44    LDR	R4, [PC, #272]
0x03B0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x03B2	0x4D5F    LDR	R5, [PC, #380]
0x03B4	0x4C44    LDR	R4, [PC, #272]
0x03B6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x03B8	0x4D5E    LDR	R5, [PC, #376]
0x03BA	0x4C45    LDR	R4, [PC, #276]
0x03BC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x03BE	0x4D5E    LDR	R5, [PC, #376]
0x03C0	0x4C45    LDR	R4, [PC, #276]
0x03C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x03C4	0x9C08    LDR	R4, [SP, #32]
0x03C6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x03C8	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x03CA	0x4C5C    LDR	R4, [PC, #368]
0x03CC	0x42A0    CMP	R0, R4
0x03CE	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x03D0	0x2501    MOVS	R5, #1
0x03D2	0xB26D    SXTB	R5, R5
0x03D4	0x4C5A    LDR	R4, [PC, #360]
0x03D6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x03D8	0x4D5A    LDR	R5, [PC, #360]
0x03DA	0x4C39    LDR	R4, [PC, #228]
0x03DC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x03DE	0x4D5A    LDR	R5, [PC, #360]
0x03E0	0x4C39    LDR	R4, [PC, #228]
0x03E2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x03E4	0x4D59    LDR	R5, [PC, #356]
0x03E6	0x4C3A    LDR	R4, [PC, #232]
0x03E8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x03EA	0x4D59    LDR	R5, [PC, #356]
0x03EC	0x4C3A    LDR	R4, [PC, #232]
0x03EE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x03F0	0x9C09    LDR	R4, [SP, #36]
0x03F2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x03F4	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x03F8	0xF8AD2008  STRH	R2, [SP, #8]
0x03FC	0x9103    STR	R1, [SP, #12]
0x03FE	0x9004    STR	R0, [SP, #16]
0x0400	0x4630    MOV	R0, R6
0x0402	0xF000FBDB  BL	_GPIO_Alternate_Function_Enable+0
0x0406	0x9804    LDR	R0, [SP, #16]
0x0408	0x9903    LDR	R1, [SP, #12]
0x040A	0xF8BD2008  LDRH	R2, [SP, #8]
0x040E	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x0412	0xF2000510  ADDW	R5, R0, #16
0x0416	0x2400    MOVS	R4, #0
0x0418	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x041A	0xF2000510  ADDW	R5, R0, #16
0x041E	0x682C    LDR	R4, [R5, #0]
0x0420	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x0422	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0424	0xF200050C  ADDW	R5, R0, #12
0x0428	0x2400    MOVS	R4, #0
0x042A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x042C	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x042E	0xF4426280  ORR	R2, R2, #1024
0x0432	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0434	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0436	0xF200050C  ADDW	R5, R0, #12
0x043A	0x682C    LDR	R4, [R5, #0]
0x043C	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x043E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x0440	0xF200060C  ADDW	R6, R0, #12
0x0444	0x2501    MOVS	R5, #1
0x0446	0x6834    LDR	R4, [R6, #0]
0x0448	0xF365344D  BFI	R4, R5, #13, #1
0x044C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x044E	0xF200060C  ADDW	R6, R0, #12
0x0452	0x2501    MOVS	R5, #1
0x0454	0x6834    LDR	R4, [R6, #0]
0x0456	0xF36504C3  BFI	R4, R5, #3, #1
0x045A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x045C	0xF200060C  ADDW	R6, R0, #12
0x0460	0x2501    MOVS	R5, #1
0x0462	0x6834    LDR	R4, [R6, #0]
0x0464	0xF3650482  BFI	R4, R5, #2, #1
0x0468	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x046A	0xF2000514  ADDW	R5, R0, #20
0x046E	0x2400    MOVS	R4, #0
0x0470	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x0472	0x9D05    LDR	R5, [SP, #20]
0x0474	0x2419    MOVS	R4, #25
0x0476	0x4365    MULS	R5, R4, R5
0x0478	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x047A	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x047E	0x2464    MOVS	R4, #100
0x0480	0xFBB7F4F4  UDIV	R4, R7, R4
0x0484	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0486	0x0935    LSRS	R5, R6, #4
0x0488	0x2464    MOVS	R4, #100
0x048A	0x436C    MULS	R4, R5, R4
0x048C	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x048E	0x0124    LSLS	R4, R4, #4
0x0490	0xF2040532  ADDW	R5, R4, #50
0x0494	0x2464    MOVS	R4, #100
0x0496	0xFBB5F4F4  UDIV	R4, R5, R4
0x049A	0xF004040F  AND	R4, R4, #15
0x049E	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x04A2	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x04A6	0xB2A4    UXTH	R4, R4
0x04A8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x04AA	0xF8DDE000  LDR	LR, [SP, #0]
0x04AE	0xB00B    ADD	SP, SP, #44
0x04B0	0x4770    BX	LR
0x04B2	0xBF00    NOP
0x04B4	0x10004001  	USART1_SR+0
0x04B8	0x08904247  	RCC_APB2ENR+0
0x04BC	0xFFFFFFFF  	_UART1_Write+0
0x04C0	0x02482000  	_UART_Wr_Ptr+0
0x04C4	0xFFFFFFFF  	_UART1_Read+0
0x04C8	0x024C2000  	_UART_Rd_Ptr+0
0x04CC	0xFFFFFFFF  	_UART1_Data_Ready+0
0x04D0	0x02502000  	_UART_Rdy_Ptr+0
0x04D4	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x04D8	0x02542000  	_UART_Tx_Idle_Ptr+0
0x04DC	0x44004000  	USART2_SR+0
0x04E0	0x08444247  	RCC_APB1ENR+0
0x04E4	0xFFFFFFFF  	_UART2_Write+0
0x04E8	0xFFFFFFFF  	_UART2_Read+0
0x04EC	0xFFFFFFFF  	_UART2_Data_Ready+0
0x04F0	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x04F4	0x48004000  	USART3_SR+0
0x04F8	0x08484247  	RCC_APB1ENR+0
0x04FC	0xFFFFFFFF  	_UART3_Write+0
0x0500	0xFFFFFFFF  	_UART3_Read+0
0x0504	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0508	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x050C	0x4C004000  	UART4_SR+0
0x0510	0x084C4247  	RCC_APB1ENR+0
0x0514	0xFFFFFFFF  	_UART4_Write+0
0x0518	0xFFFFFFFF  	_UART4_Read+0
0x051C	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0520	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0524	0x50004000  	UART5_SR+0
0x0528	0x08504247  	RCC_APB1ENR+0
0x052C	0xFFFFFFFF  	_UART5_Write+0
0x0530	0xFFFFFFFF  	_UART5_Read+0
0x0534	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0538	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x053C	0x14004001  	USART6_SR+0
0x0540	0x08944247  	RCC_APB2ENR+0
0x0544	0xFFFFFFFF  	_UART6_Write+0
0x0548	0xFFFFFFFF  	_UART6_Read+0
0x054C	0xFFFFFFFF  	_UART6_Data_Ready+0
0x0550	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x023C	0xB082    SUB	SP, SP, #8
0x023E	0xF8CDE000  STR	LR, [SP, #0]
0x0242	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0244	0x4619    MOV	R1, R3
0x0246	0x9101    STR	R1, [SP, #4]
0x0248	0xF7FFFF9E  BL	_Get_Fosc_kHz+0
0x024C	0xF24031E8  MOVW	R1, #1000
0x0250	0xFB00F201  MUL	R2, R0, R1
0x0254	0x9901    LDR	R1, [SP, #4]
0x0256	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0258	0x4917    LDR	R1, [PC, #92]
0x025A	0x6809    LDR	R1, [R1, #0]
0x025C	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x0260	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x0262	0x4916    LDR	R1, [PC, #88]
0x0264	0x1889    ADDS	R1, R1, R2
0x0266	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0268	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x026A	0x1D1A    ADDS	R2, R3, #4
0x026C	0x6819    LDR	R1, [R3, #0]
0x026E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0270	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x0272	0x4911    LDR	R1, [PC, #68]
0x0274	0x6809    LDR	R1, [R1, #0]
0x0276	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x027A	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x027C	0x490F    LDR	R1, [PC, #60]
0x027E	0x1889    ADDS	R1, R1, R2
0x0280	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0282	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0284	0xF2030208  ADDW	R2, R3, #8
0x0288	0x1D19    ADDS	R1, R3, #4
0x028A	0x6809    LDR	R1, [R1, #0]
0x028C	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x028E	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x0290	0x4909    LDR	R1, [PC, #36]
0x0292	0x6809    LDR	R1, [R1, #0]
0x0294	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0298	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x029A	0x4908    LDR	R1, [PC, #32]
0x029C	0x1889    ADDS	R1, R1, R2
0x029E	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x02A0	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x02A2	0xF203020C  ADDW	R2, R3, #12
0x02A6	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x02A8	0x6809    LDR	R1, [R1, #0]
0x02AA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x02AC	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x02AE	0xF8DDE000  LDR	LR, [SP, #0]
0x02B2	0xB002    ADD	SP, SP, #8
0x02B4	0x4770    BX	LR
0x02B6	0xBF00    NOP
0x02B8	0x38084002  	RCC_CFGR+0
0x02BC	0x016C2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0188	0x4801    LDR	R0, [PC, #4]
0x018A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x018C	0x4770    BX	LR
0x018E	0xBF00    NOP
0x0190	0x02402000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_strncpy:
;__Lib_CString.c, 173 :: 		
; size start address is: 8 (R2)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x1740	0xB081    SUB	SP, SP, #4
; size end address is: 8 (R2)
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; size start address is: 8 (R2)
;__Lib_CString.c, 176 :: 		
; cp start address is: 24 (R6)
0x1742	0x4606    MOV	R6, R0
; from end address is: 4 (R1)
; size end address is: 8 (R2)
; cp end address is: 24 (R6)
; to end address is: 0 (R0)
0x1744	0xB214    SXTH	R4, R2
0x1746	0x460A    MOV	R2, R1
;__Lib_CString.c, 177 :: 		
L_strncpy45:
; cp start address is: 24 (R6)
; size start address is: 16 (R4)
; from start address is: 8 (R2)
; to start address is: 0 (R0)
0x1748	0xB16C    CBZ	R4, L__strncpy94
;__Lib_CString.c, 178 :: 		
0x174A	0x1E61    SUBS	R1, R4, #1
0x174C	0xB209    SXTH	R1, R1
; size end address is: 16 (R4)
; size start address is: 4 (R1)
;__Lib_CString.c, 180 :: 		
0x174E	0x4635    MOV	R5, R6
0x1750	0x1C76    ADDS	R6, R6, #1
0x1752	0x4614    MOV	R4, R2
0x1754	0x1C52    ADDS	R2, R2, #1
0x1756	0x7823    LDRB	R3, [R4, #0]
0x1758	0x702B    STRB	R3, [R5, #0]
0x175A	0x782B    LDRB	R3, [R5, #0]
0x175C	0xB90B    CBNZ	R3, L_strncpy47
; from end address is: 8 (R2)
;__Lib_CString.c, 181 :: 		
0x175E	0x4632    MOV	R2, R6
0x1760	0xE003    B	L_strncpy46
L_strncpy47:
;__Lib_CString.c, 182 :: 		
; from start address is: 8 (R2)
; cp end address is: 24 (R6)
; from end address is: 8 (R2)
; size end address is: 4 (R1)
0x1762	0xB20C    SXTH	R4, R1
0x1764	0xE7F0    B	L_strncpy45
L__strncpy94:
;__Lib_CString.c, 177 :: 		
0x1766	0x4632    MOV	R2, R6
0x1768	0xB221    SXTH	R1, R4
;__Lib_CString.c, 182 :: 		
L_strncpy46:
;__Lib_CString.c, 183 :: 		
; cp start address is: 8 (R2)
; size start address is: 4 (R1)
; size start address is: 4 (R1)
; to end address is: 0 (R0)
; size end address is: 4 (R1)
; cp end address is: 8 (R2)
L_strncpy48:
; size start address is: 4 (R1)
; cp start address is: 8 (R2)
; to start address is: 0 (R0)
0x176A	0xB20C    SXTH	R4, R1
0x176C	0x1E4B    SUBS	R3, R1, #1
0x176E	0xB219    SXTH	R1, R3
; size end address is: 4 (R1)
0x1770	0xB11C    CBZ	R4, L_strncpy49
; size end address is: 4 (R1)
;__Lib_CString.c, 184 :: 		
; size start address is: 4 (R1)
0x1772	0x2300    MOVS	R3, #0
0x1774	0x7013    STRB	R3, [R2, #0]
0x1776	0x1C52    ADDS	R2, R2, #1
; size end address is: 4 (R1)
; cp end address is: 8 (R2)
0x1778	0xE7F7    B	L_strncpy48
L_strncpy49:
;__Lib_CString.c, 186 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 187 :: 		
L_end_strncpy:
0x177A	0xB001    ADD	SP, SP, #4
0x177C	0x4770    BX	LR
; end of _strncpy
_UART1_Write_Text:
;__Lib_UART_123_45_6.c, 78 :: 		
; uart_text start address is: 0 (R0)
0x1780	0xB081    SUB	SP, SP, #4
0x1782	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 79 :: 		
0x1786	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x1788	0x4803    LDR	R0, [PC, #12]
0x178A	0xF7FFF949  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 80 :: 		
L_end_UART1_Write_Text:
0x178E	0xF8DDE000  LDR	LR, [SP, #0]
0x1792	0xB001    ADD	SP, SP, #4
0x1794	0x4770    BX	LR
0x1796	0xBF00    NOP
0x1798	0x10004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0A20	0xB081    SUB	SP, SP, #4
0x0A22	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x0A26	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x0A28	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x0A2A	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0A2C	0x4605    MOV	R5, R0
0x0A2E	0xB2D8    UXTB	R0, R3
0x0A30	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x0A32	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0A34	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x0A36	0x4628    MOV	R0, R5
0x0A38	0xF7FFFF22  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x0A3C	0x1C72    ADDS	R2, R6, #1
0x0A3E	0xB2D2    UXTB	R2, R2
0x0A40	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x0A42	0x18A2    ADDS	R2, R4, R2
0x0A44	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x0A46	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x0A48	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x0A4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A4E	0xB001    ADD	SP, SP, #4
0x0A50	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0880	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0882	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0886	0x4601    MOV	R1, R0
0x0888	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x088C	0x680B    LDR	R3, [R1, #0]
0x088E	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0892	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0894	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x0896	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0898	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x089A	0xB001    ADD	SP, SP, #4
0x089C	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
__Mul_DP:
;__Lib_MathDouble.c, 1275 :: 		
0x1484	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1277 :: 		
0x1486	0xE92D41FC  PUSH	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1279 :: 		
0x148A	0xEA910803  EORS	R8, R1, R3, LSL #0
;__Lib_MathDouble.c, 1280 :: 		
0x148E	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 1281 :: 		
0x1490	0xF04F4800  MOVMI	R8, #-2147483648
;__Lib_MathDouble.c, 1282 :: 		
0x1494	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 1284 :: 		
0x1498	0xEA4F25C3  LSL	R5, R3, #11
;__Lib_MathDouble.c, 1285 :: 		
0x149C	0xEA455552  ORR	R5, R5, R2, LSR #21
;__Lib_MathDouble.c, 1286 :: 		
0x14A0	0xEA4F26C2  LSL	R6, R2, #11
;__Lib_MathDouble.c, 1287 :: 		
0x14A4	0xEA4F0743  LSL	R7, R3, #1
;__Lib_MathDouble.c, 1288 :: 		
0x14A8	0x0D7F    LSRS	R7, R7, #21
;__Lib_MathDouble.c, 1289 :: 		
0x14AA	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 1290 :: 		
0x14AC	0xF0454500  ORRNE	R5, R5, #-2147483648
;__Lib_MathDouble.c, 1291 :: 		
0x14B0	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1292 :: 		
0x14B4	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1294 :: 		
0x14B8	0xE063    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1296 :: 		
0x14BA	0xF45F6EE0  MOVS	LR, #1792
;__Lib_MathDouble.c, 1297 :: 		
0x14BE	0xF11E0EFF  ADDS	LR, LR, #255
;__Lib_MathDouble.c, 1298 :: 		
0x14C2	0x4577    CMP	R7, LR
;__Lib_MathDouble.c, 1299 :: 		
0x14C4	0xD056    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1301 :: 		
0x14C6	0xEA4F23C1  LSL	R3, R1, #11
;__Lib_MathDouble.c, 1302 :: 		
0x14CA	0xEA435350  ORR	R3, R3, R0, LSR #21
;__Lib_MathDouble.c, 1303 :: 		
0x14CE	0xEA4F22C0  LSL	R2, R0, #11
;__Lib_MathDouble.c, 1304 :: 		
0x14D2	0xEA4F0441  LSL	R4, R1, #1
;__Lib_MathDouble.c, 1305 :: 		
0x14D6	0x0D64    LSRS	R4, R4, #21
;__Lib_MathDouble.c, 1306 :: 		
0x14D8	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 1307 :: 		
0x14DA	0xF0434300  ORRNE	R3, R3, #-2147483648
;__Lib_MathDouble.c, 1308 :: 		
0x14DE	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1309 :: 		
0x14E2	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1311 :: 		
0x14E6	0xE04C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1313 :: 		
0x14E8	0x4574    CMP	R4, LR
;__Lib_MathDouble.c, 1314 :: 		
0x14EA	0xD043    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1316 :: 		
0x14EC	0x19E4    ADDS	R4, R4, R7
;__Lib_MathDouble.c, 1319 :: 		
0x14EE	0xFBA30105  UMULL	R0, R1, R3, R5
;__Lib_MathDouble.c, 1320 :: 		
0x14F2	0xFBA3E706  UMULL	LR, R7, R3, R6
;__Lib_MathDouble.c, 1321 :: 		
0x14F6	0xFBA26306  UMULL	R6, R3, R2, R6
;__Lib_MathDouble.c, 1322 :: 		
0x14FA	0xEB1E0E03  ADDS	LR, LR, R3, LSL #0
;__Lib_MathDouble.c, 1323 :: 		
0x14FE	0xF1570700  ADCS	R7, R7, #0
;__Lib_MathDouble.c, 1324 :: 		
0x1502	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1325 :: 		
0x1506	0xFBA26305  UMULL	R6, R3, R2, R5
;__Lib_MathDouble.c, 1326 :: 		
0x150A	0xEB1E0E06  ADDS	LR, LR, R6, LSL #0
;__Lib_MathDouble.c, 1327 :: 		
0x150E	0xF1570700  ADCS	R7, R7, #0
;__Lib_MathDouble.c, 1328 :: 		
0x1512	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1329 :: 		
0x1516	0x18FF    ADDS	R7, R7, R3
;__Lib_MathDouble.c, 1330 :: 		
0x1518	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1331 :: 		
0x151C	0x19C0    ADDS	R0, R0, R7
;__Lib_MathDouble.c, 1332 :: 		
0x151E	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1334 :: 		
0x1522	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 1335 :: 		
0x1524	0xF44F6E80  MOVMI	LR, #1024
;__Lib_MathDouble.c, 1336 :: 		
0x1528	0xF44F7E00  MOVPL	LR, #512
;__Lib_MathDouble.c, 1338 :: 		
0x152C	0xEB10000E  ADDS	R0, R0, LR, LSL #0
;__Lib_MathDouble.c, 1339 :: 		
0x1530	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1341 :: 		
0x1534	0xBF48    IT	MI
;__Lib_MathDouble.c, 1342 :: 		
0x1536	0x1C64    ADDMI	R4, R4, #1
;__Lib_MathDouble.c, 1343 :: 		
0x1538	0xD401    BMI	__me_lab1
;__Lib_MathDouble.c, 1344 :: 		
0x153A	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 1345 :: 		
0x153C	0x4149    ADCS	R1, R1
;__Lib_MathDouble.c, 1347 :: 		
__me_lab1:
0x153E	0xF45F7740  MOVS	R7, #768
;__Lib_MathDouble.c, 1348 :: 		
0x1542	0x37FF    ADDS	R7, #255
;__Lib_MathDouble.c, 1349 :: 		
0x1544	0x1BE4    SUBS	R4, R4, R7
;__Lib_MathDouble.c, 1350 :: 		
0x1546	0xBFDE    ITTT	LE
;__Lib_MathDouble.c, 1351 :: 		
0x1548	0xF04F0100  MOVLE	R1, #0
;__Lib_MathDouble.c, 1352 :: 		
0x154C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 1354 :: 		
0x1550	0xE017    BLE	__me_lab_end
;__Lib_MathDouble.c, 1356 :: 		
0x1552	0xF5176780  ADDS	R7, R7, #1024
;__Lib_MathDouble.c, 1357 :: 		
0x1556	0x42BC    CMP	R4, R7
;__Lib_MathDouble.c, 1358 :: 		
0x1558	0xD20C    BCS	__me_ovfl
;__Lib_MathDouble.c, 1360 :: 		
0x155A	0xEA4F20D0  LSR	R0, R0, #11
;__Lib_MathDouble.c, 1361 :: 		
0x155E	0xEA405041  ORR	R0, R0, R1, LSL #21
;__Lib_MathDouble.c, 1362 :: 		
0x1562	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 1363 :: 		
0x1566	0xEA4F3111  LSR	R1, R1, #12
;__Lib_MathDouble.c, 1364 :: 		
0x156A	0xEA415104  ORR	R1, R1, R4, LSL #20
;__Lib_MathDouble.c, 1365 :: 		
0x156E	0xEA410108  ORR	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1368 :: 		
0x1572	0xE006    B	__me_lab_end
;__Lib_MathDouble.c, 1371 :: 		
__me_ovfl:
0x1574	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 1372 :: 		
0x1576	0x21FF    MOVS	R1, #255
;__Lib_MathDouble.c, 1373 :: 		
0x1578	0x00C9    LSLS	R1, R1, #3
;__Lib_MathDouble.c, 1374 :: 		
0x157A	0x1DC9    ADDS	R1, R1, #7
;__Lib_MathDouble.c, 1375 :: 		
0x157C	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 1376 :: 		
0x157E	0xEA510108  ORRS	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1377 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 1378 :: 		
0x1582	0xE8BD41FC  POP	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1380 :: 		
L_end__Mul_DP:
0x1586	0xB001    ADD	SP, SP, #4
0x1588	0x4770    BX	LR
; end of __Mul_DP
__Add_DP:
;__Lib_MathDouble.c, 904 :: 		
0x158C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 906 :: 		
0x158E	0xE92D4FFC  PUSH	(R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R14)
;__Lib_MathDouble.c, 908 :: 		
0x1592	0x031F    LSLS	R7, R3, #12
;__Lib_MathDouble.c, 909 :: 		
0x1594	0x08FF    LSRS	R7, R7, #3
;__Lib_MathDouble.c, 910 :: 		
0x1596	0xEA4757D2  ORR	R7, R7, R2, LSR #23
;__Lib_MathDouble.c, 911 :: 		
0x159A	0xEA4F2842  LSL	R8, R2, #9
;__Lib_MathDouble.c, 912 :: 		
0x159E	0xEA4F0943  LSL	R9, R3, #1
;__Lib_MathDouble.c, 913 :: 		
0x15A2	0xEA5F5959  LSRS	R9, R9, #21
;__Lib_MathDouble.c, 914 :: 		
0x15A6	0xD107    BNE	__me_lab1
;__Lib_MathDouble.c, 916 :: 		
0x15A8	0xEA470A08  ORR	R10, R7, R8, LSL #0
;__Lib_MathDouble.c, 917 :: 		
0x15AC	0xBF1C    ITT	NE
;__Lib_MathDouble.c, 918 :: 		
0x15AE	0xF04F0100  MOVNE	R1, #0
;__Lib_MathDouble.c, 919 :: 		
0x15B2	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 921 :: 		
0x15B6	0xE0BF    B	__me_lab_end
;__Lib_MathDouble.c, 923 :: 		
__me_lab1:
0x15B8	0xF0575700  ORRS	R7, R7, #536870912
;__Lib_MathDouble.c, 924 :: 		
0x15BC	0xF45F6EE0  MOVS	LR, #1792
;__Lib_MathDouble.c, 925 :: 		
0x15C0	0xF11E0EFF  ADDS	LR, LR, #255
;__Lib_MathDouble.c, 926 :: 		
0x15C4	0x45F1    CMP	R9, LR
;__Lib_MathDouble.c, 927 :: 		
0x15C6	0xD104    BNE	__me_lab2
;__Lib_MathDouble.c, 928 :: 		
0x15C8	0xF04F0000  MOV	R0, #0
;__Lib_MathDouble.c, 929 :: 		
0x15CC	0x0D19    LSRS	R1, R3, #20
;__Lib_MathDouble.c, 930 :: 		
0x15CE	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 932 :: 		
0x15D0	0xE0B2    B	__me_lab_end
;__Lib_MathDouble.c, 934 :: 		
__me_lab2:
0x15D2	0x2B00    CMP	R3, #0
;__Lib_MathDouble.c, 935 :: 		
0x15D4	0xD505    BPL	__me_lab3
;__Lib_MathDouble.c, 936 :: 		
0x15D6	0xF05F0A00  MOVS	R10, #0
;__Lib_MathDouble.c, 937 :: 		
0x15DA	0xF1D80800  RSBS	R8, R8, #0
;__Lib_MathDouble.c, 938 :: 		
0x15DE	0xEB6A0707  SBC	R7, R10, R7, LSL #0
;__Lib_MathDouble.c, 940 :: 		
__me_lab3:
0x15E2	0x030C    LSLS	R4, R1, #12
;__Lib_MathDouble.c, 941 :: 		
0x15E4	0x08E4    LSRS	R4, R4, #3
;__Lib_MathDouble.c, 942 :: 		
0x15E6	0xEA4454D0  ORR	R4, R4, R0, LSR #23
;__Lib_MathDouble.c, 943 :: 		
0x15EA	0xEA4F2540  LSL	R5, R0, #9
;__Lib_MathDouble.c, 944 :: 		
0x15EE	0xEA4F0641  LSL	R6, R1, #1
;__Lib_MathDouble.c, 945 :: 		
0x15F2	0x0D76    LSRS	R6, R6, #21
;__Lib_MathDouble.c, 946 :: 		
0x15F4	0xD109    BNE	__me_lab4
;__Lib_MathDouble.c, 948 :: 		
0x15F6	0xEA440A05  ORR	R10, R4, R5, LSL #0
;__Lib_MathDouble.c, 949 :: 		
0x15FA	0xBF19    ITTEE	NE
;__Lib_MathDouble.c, 950 :: 		
0x15FC	0xF04F0100  MOVNE	R1, #0
;__Lib_MathDouble.c, 951 :: 		
0x1600	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 952 :: 		
0x1604	0x4619    MOVEQ	R1, R3
;__Lib_MathDouble.c, 953 :: 		
0x1606	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 955 :: 		
0x1608	0xE096    B	__me_lab_end
;__Lib_MathDouble.c, 957 :: 		
__me_lab4:
0x160A	0xF0445400  ORR	R4, R4, #536870912
;__Lib_MathDouble.c, 958 :: 		
0x160E	0x4576    CMP	R6, LR
;__Lib_MathDouble.c, 959 :: 		
0x1610	0xD103    BNE	__me_lab5
;__Lib_MathDouble.c, 960 :: 		
0x1612	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 961 :: 		
0x1614	0x0D09    LSRS	R1, R1, #20
;__Lib_MathDouble.c, 962 :: 		
0x1616	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 964 :: 		
0x1618	0xE08E    B	__me_lab_end
;__Lib_MathDouble.c, 966 :: 		
__me_lab5:
0x161A	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 967 :: 		
0x161C	0xD504    BPL	__me_lab6
;__Lib_MathDouble.c, 968 :: 		
0x161E	0xF05F0A00  MOVS	R10, #0
;__Lib_MathDouble.c, 969 :: 		
0x1622	0x426D    RSBS	R5, R5, #0
;__Lib_MathDouble.c, 970 :: 		
0x1624	0xEB6A0404  SBC	R4, R10, R4, LSL #0
;__Lib_MathDouble.c, 972 :: 		
__me_lab6:
0x1628	0xEBB60E09  SUBS	LR, R6, R9, LSL #0
;__Lib_MathDouble.c, 973 :: 		
0x162C	0xD508    BPL	__me_lab7
;__Lib_MathDouble.c, 974 :: 		
0x162E	0x46A2    MOV	R10, R4
;__Lib_MathDouble.c, 975 :: 		
0x1630	0x463C    MOV	R4, R7
;__Lib_MathDouble.c, 976 :: 		
0x1632	0x4657    MOV	R7, R10
;__Lib_MathDouble.c, 977 :: 		
0x1634	0x46AA    MOV	R10, R5
;__Lib_MathDouble.c, 978 :: 		
0x1636	0x4645    MOV	R5, R8
;__Lib_MathDouble.c, 979 :: 		
0x1638	0x46D0    MOV	R8, R10
;__Lib_MathDouble.c, 980 :: 		
0x163A	0xF1CE0E00  RSB	LR, LR, #0
;__Lib_MathDouble.c, 981 :: 		
0x163E	0x464E    MOV	R6, R9
;__Lib_MathDouble.c, 983 :: 		
__me_lab7:
0x1640	0xF1BE0F36  CMP	LR, #54
;__Lib_MathDouble.c, 984 :: 		
0x1644	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 985 :: 		
0x1646	0xF04F0B00  MOVPL	R11, #0
;__Lib_MathDouble.c, 986 :: 		
0x164A	0xE023    BPL	__me_no_add
;__Lib_MathDouble.c, 988 :: 		
0x164C	0xF1BE0F00  CMP	LR, #0
;__Lib_MathDouble.c, 989 :: 		
0x1650	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 990 :: 		
0x1652	0xF04F0B00  MOVEQ	R11, #0
;__Lib_MathDouble.c, 991 :: 		
0x1656	0xE01A    BEQ	__me_no_sft
;__Lib_MathDouble.c, 993 :: 		
0x1658	0xF1CE0A39  RSB	R10, LR, #57
;__Lib_MathDouble.c, 994 :: 		
0x165C	0xF1BA0920  SUBS	R9, R10, #32
;__Lib_MathDouble.c, 995 :: 		
0x1660	0xBF2E    ITEE	CS
;__Lib_MathDouble.c, 996 :: 		
0x1662	0xFA08FB09  LSLCS	R11, R8, R9
;__Lib_MathDouble.c, 997 :: 		
0x1666	0xFA07FB0A  LSLCC	R11, R7, R10
;__Lib_MathDouble.c, 998 :: 		
0x166A	0xEA4B0B08  ORRCC	R11, R11, R8, LSL #0
;__Lib_MathDouble.c, 1000 :: 		
0x166E	0xF1DE0A20  RSBS	R10, LR, #32
;__Lib_MathDouble.c, 1001 :: 		
0x1672	0xFA07FA0A  LSL	R10, R7, R10
;__Lib_MathDouble.c, 1002 :: 		
0x1676	0xBF38    IT	CC
;__Lib_MathDouble.c, 1003 :: 		
0x1678	0x46BA    MOVCC	R10, R7
;__Lib_MathDouble.c, 1004 :: 		
0x167A	0xFA47F70E  ASR	R7, R7, LR
;__Lib_MathDouble.c, 1005 :: 		
0x167E	0xBF2D    ITEET	CS
;__Lib_MathDouble.c, 1006 :: 		
0x1680	0xFA28F80E  LSRCS	R8, R8, LR
;__Lib_MathDouble.c, 1007 :: 		
0x1684	0xF1AE0E20  SUBCC	LR, LR, #32
;__Lib_MathDouble.c, 1008 :: 		
0x1688	0xFA4AF80E  ASRCC	R8, R10, LR
;__Lib_MathDouble.c, 1009 :: 		
0x168C	0x44D0    ADDCS	R8, R10
;__Lib_MathDouble.c, 1011 :: 		
__me_no_sft:
0x168E	0xEB150508  ADDS	R5, R5, R8, LSL #0
;__Lib_MathDouble.c, 1012 :: 		
0x1692	0x417C    ADCS	R4, R7
;__Lib_MathDouble.c, 1014 :: 		
__me_no_add:
0x1694	0xEA540A05  ORRS	R10, R4, R5, LSL #0
;__Lib_MathDouble.c, 1015 :: 		
0x1698	0xBF02    ITTT	EQ
;__Lib_MathDouble.c, 1016 :: 		
0x169A	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1017 :: 		
0x169E	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1019 :: 		
0x16A2	0xE049    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1021 :: 		
0x16A4	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 1022 :: 		
0x16A6	0xBF58    IT	PL
;__Lib_MathDouble.c, 1023 :: 		
0x16A8	0xF04F0A00  MOVPL	R10, #0
;__Lib_MathDouble.c, 1024 :: 		
0x16AC	0xD506    BPL	__me_nloop
;__Lib_MathDouble.c, 1025 :: 		
0x16AE	0xF05F0A01  MOVS	R10, #1
;__Lib_MathDouble.c, 1026 :: 		
0x16B2	0xF05F0E00  MOVS	LR, #0
;__Lib_MathDouble.c, 1027 :: 		
0x16B6	0x426D    RSBS	R5, R5, #0
;__Lib_MathDouble.c, 1028 :: 		
0x16B8	0xEB6E0404  SBC	R4, LR, R4, LSL #0
;__Lib_MathDouble.c, 1030 :: 		
__me_nloop:
0x16BC	0xF1A60601  SUB	R6, R6, #1
;__Lib_MathDouble.c, 1031 :: 		
0x16C0	0x006D    LSLS	R5, R5, #1
;__Lib_MathDouble.c, 1032 :: 		
0x16C2	0x4164    ADCS	R4, R4
;__Lib_MathDouble.c, 1033 :: 		
0x16C4	0xD5FA    BPL	__me_nloop
;__Lib_MathDouble.c, 1035 :: 		
0x16C6	0xF4156E80  ANDS	LR, R5, #1024
;__Lib_MathDouble.c, 1036 :: 		
0x16CA	0xD011    BEQ	__me_no_round
;__Lib_MathDouble.c, 1037 :: 		
0x16CC	0xF4057980  AND	R9, R5, #256
;__Lib_MathDouble.c, 1038 :: 		
0x16D0	0xEA4B0B09  ORR	R11, R11, R9, LSL #0
;__Lib_MathDouble.c, 1039 :: 		
0x16D4	0xF5156580  ADDS	R5, R5, #1024
;__Lib_MathDouble.c, 1040 :: 		
0x16D8	0xF1540400  ADCS	R4, R4, #0
;__Lib_MathDouble.c, 1041 :: 		
0x16DC	0xBF28    IT	CS
;__Lib_MathDouble.c, 1042 :: 		
0x16DE	0x1C76    ADDCS	R6, R6, #1
;__Lib_MathDouble.c, 1043 :: 		
0x16E0	0xD20B    BCS	__me_ovfl
;__Lib_MathDouble.c, 1044 :: 		
0x16E2	0xF4057900  AND	R9, R5, #512
;__Lib_MathDouble.c, 1045 :: 		
0x16E6	0xEA5B0B09  ORRS	R11, R11, R9, LSL #0
;__Lib_MathDouble.c, 1046 :: 		
0x16EA	0xBF08    IT	EQ
;__Lib_MathDouble.c, 1047 :: 		
0x16EC	0xF4256500  BICEQ	R5, R5, #2048
;__Lib_MathDouble.c, 1049 :: 		
__me_no_round:
;__Lib_MathDouble.c, 1050 :: 		
0x16F0	0xF42565E0  BIC	R5, R5, #1792
;__Lib_MathDouble.c, 1051 :: 		
0x16F4	0x006D    LSLS	R5, R5, #1
;__Lib_MathDouble.c, 1052 :: 		
0x16F6	0xEB440404  ADC	R4, R4, R4, LSL #0
;__Lib_MathDouble.c, 1054 :: 		
__me_ovfl:
0x16FA	0x1CB6    ADDS	R6, R6, #2
;__Lib_MathDouble.c, 1055 :: 		
0x16FC	0xBFDE    ITTT	LE
;__Lib_MathDouble.c, 1056 :: 		
0x16FE	0xF04F0100  MOVLE	R1, #0
;__Lib_MathDouble.c, 1057 :: 		
0x1702	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 1059 :: 		
0x1706	0xE017    BLE	__me_lab_end
;__Lib_MathDouble.c, 1061 :: 		
0x1708	0xF45F6EE0  MOVS	LR, #1792
;__Lib_MathDouble.c, 1062 :: 		
0x170C	0xF11E0EFF  ADDS	LR, LR, #255
;__Lib_MathDouble.c, 1063 :: 		
0x1710	0x4576    CMP	R6, LR
;__Lib_MathDouble.c, 1064 :: 		
0x1712	0xD309    BCC	__me_lab9
;__Lib_MathDouble.c, 1065 :: 		
0x1714	0xF04F0000  MOV	R0, #0
;__Lib_MathDouble.c, 1066 :: 		
0x1718	0xF0134300  ANDS	R3, R3, #-2147483648
;__Lib_MathDouble.c, 1067 :: 		
0x171C	0x21FF    MOVS	R1, #255
;__Lib_MathDouble.c, 1068 :: 		
0x171E	0x00C9    LSLS	R1, R1, #3
;__Lib_MathDouble.c, 1069 :: 		
0x1720	0x1DC9    ADDS	R1, R1, #7
;__Lib_MathDouble.c, 1070 :: 		
0x1722	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 1071 :: 		
0x1724	0x4319    ORRS	R1, R3
;__Lib_MathDouble.c, 1073 :: 		
0x1726	0xE007    B	__me_lab_end
;__Lib_MathDouble.c, 1076 :: 		
__me_lab9:
0x1728	0x0527    LSLS	R7, R4, #20
;__Lib_MathDouble.c, 1077 :: 		
0x172A	0xEA473015  ORR	R0, R7, R5, LSR #12
;__Lib_MathDouble.c, 1078 :: 		
0x172E	0x0B21    LSRS	R1, R4, #12
;__Lib_MathDouble.c, 1079 :: 		
0x1730	0xEA415106  ORR	R1, R1, R6, LSL #20
;__Lib_MathDouble.c, 1080 :: 		
0x1734	0xEA4171CA  ORR	R1, R1, R10, LSL #31
;__Lib_MathDouble.c, 1081 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 1082 :: 		
0x1738	0xE8BD4FFC  POP	(R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R14)
;__Lib_MathDouble.c, 1084 :: 		
L_end__Add_DP:
0x173C	0xB001    ADD	SP, SP, #4
0x173E	0x4770    BX	LR
; end of __Add_DP
__SignedIntegralToLongDouble:
;__Lib_MathDouble.c, 226 :: 		
0x11B0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 228 :: 		
0x11B2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 229 :: 		
0x11B4	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 230 :: 		
0x11B6	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 232 :: 		
0x11BA	0xE011    BEQ	__me_lab_end
;__Lib_MathDouble.c, 234 :: 		
0x11BC	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 235 :: 		
0x11BE	0x4240    RSBMI	R0, R0, #0
;__Lib_MathDouble.c, 236 :: 		
0x11C0	0x4600    MOVPL	R0, R0
;__Lib_MathDouble.c, 238 :: 		
0x11C2	0xF04F011F  MOV	R1, #31
;__Lib_MathDouble.c, 239 :: 		
0x11C6	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 240 :: 		
0x11C8	0xF4416140  ORRMI	R1, R1, #3072
;__Lib_MathDouble.c, 241 :: 		
0x11CC	0xF4416180  ORRPL	R1, R1, #1024
;__Lib_MathDouble.c, 243 :: 		
__me_loop:
0x11D0	0x1E49    SUBS	R1, R1, #1
;__Lib_MathDouble.c, 244 :: 		
0x11D2	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 247 :: 		
0x11D4	0xD3FC    BCC	__me_loop
;__Lib_MathDouble.c, 249 :: 		
0x11D6	0xEA4F5101  LSL	R1, R1, #20
;__Lib_MathDouble.c, 250 :: 		
0x11DA	0xEA413110  ORR	R1, R1, R0, LSR #12
;__Lib_MathDouble.c, 251 :: 		
0x11DE	0x0500    LSLS	R0, R0, #20
;__Lib_MathDouble.c, 253 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 257 :: 		
L_end__SignedIntegralToLongDouble:
0x11E0	0xB001    ADD	SP, SP, #4
0x11E2	0x4770    BX	LR
; end of __SignedIntegralToLongDouble
__LongDoubleToSignedIntegral:
;__Lib_MathDouble.c, 87 :: 		
0x0C38	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 89 :: 		
0x0C3A	0xB50C    PUSH	(R2, R3, R14)
;__Lib_MathDouble.c, 91 :: 		
0x0C3C	0xEA4F0341  LSL	R3, R1, #1
;__Lib_MathDouble.c, 92 :: 		
0x0C40	0xEA4F5353  LSR	R3, R3, #21
;__Lib_MathDouble.c, 94 :: 		
0x0C44	0xF5B37340  SUBS	R3, R3, #768
;__Lib_MathDouble.c, 95 :: 		
0x0C48	0x3BFF    SUBS	R3, #255
;__Lib_MathDouble.c, 96 :: 		
0x0C4A	0xBF44    ITT	MI
;__Lib_MathDouble.c, 97 :: 		
0x0C4C	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 99 :: 		
0x0C50	0xE017    BMI	__me_lab_end
;__Lib_MathDouble.c, 101 :: 		
0x0C52	0xF1D3031F  RSBS	R3, R3, #31
;__Lib_MathDouble.c, 102 :: 		
0x0C56	0xD90F    BLS	__me_ovfl
;__Lib_MathDouble.c, 104 :: 		
0x0C58	0xEA4F22C1  LSL	R2, R1, #11
;__Lib_MathDouble.c, 105 :: 		
0x0C5C	0xF0424200  ORR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 107 :: 		
0x0C60	0xFA22F203  LSR	R2, R2, R3
;__Lib_MathDouble.c, 108 :: 		
0x0C64	0x2B0B    CMP	R3, #11
;__Lib_MathDouble.c, 109 :: 		
0x0C66	0xBF3E    ITTT	CC
;__Lib_MathDouble.c, 110 :: 		
0x0C68	0x3315    ADDCC	R3, #21
;__Lib_MathDouble.c, 111 :: 		
0x0C6A	0x40D8    LSRCC	R0, R3
;__Lib_MathDouble.c, 112 :: 		
0x0C6C	0x4302    ORRCC	R2, R0
;__Lib_MathDouble.c, 114 :: 		
0x0C6E	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 115 :: 		
0x0C70	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 116 :: 		
0x0C72	0x4250    RSBMI	R0, R2, #0
;__Lib_MathDouble.c, 117 :: 		
0x0C74	0x4610    MOVPL	R0, R2
;__Lib_MathDouble.c, 120 :: 		
0x0C76	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 122 :: 		
__me_ovfl:
0x0C78	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 123 :: 		
0x0C7A	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 124 :: 		
0x0C7E	0xBF58    IT	PL
;__Lib_MathDouble.c, 125 :: 		
0x0C80	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 126 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 127 :: 		
0x0C82	0xE8BD400C  POP	(R2, R3, R14)
;__Lib_MathDouble.c, 129 :: 		
L_end__LongDoubleToSignedIntegral:
0x0C86	0xB001    ADD	SP, SP, #4
0x0C88	0x4770    BX	LR
; end of __LongDoubleToSignedIntegral
_LongDoubleToStr:
;__Lib_Conversions.c, 782 :: 		
; str start address is: 0 (R0)
0x0C8C	0xB083    SUB	SP, SP, #12
0x0C8E	0xF8CDE000  STR	LR, [SP, #0]
; dnum start address is: 0 (R0)
0x0C92	0xEE102A10  VMOV	R2, S0
0x0C96	0xEE103A90  VMOV	R3, S1
0x0C9A	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; dnum end address is: 0 (R0)
; dnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 784 :: 		
; bpoint start address is: 0 (R0)
0x0C9C	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 786 :: 		
; dexpon start address is: 4 (R1)
0x0C9E	0xF2400100  MOVW	R1, #0
0x0CA2	0xB209    SXTH	R1, R1
;__Lib_Conversions.c, 789 :: 		
0x0CA4	0xE9CD2301  STRD	R2, R3, [SP, #4]
; dnum end address is: 8 (R2)
;__Lib_Conversions.c, 790 :: 		
0x0CA8	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x0CAC	0xF09232FF  EORS	R2, R2, #-1
0x0CB0	0xD101    BNE	L__LongDoubleToStr240
0x0CB2	0xF09332FF  EORS	R2, R3, #-1
L__LongDoubleToStr240:
0x0CB6	0xD106    BNE	L_LongDoubleToStr139
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 791 :: 		
0x0CB8	0x4AB7    LDR	R2, [PC, #732]
0x0CBA	0x4611    MOV	R1, R2
0x0CBC	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x0CBE	0xF7FFFE57  BL	_strcpy+0
;__Lib_Conversions.c, 792 :: 		
0x0CC2	0x2003    MOVS	R0, #3
0x0CC4	0xE163    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 793 :: 		
L_LongDoubleToStr139:
;__Lib_Conversions.c, 794 :: 		
; str start address is: 16 (R4)
; i start address is: 28 (R7)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x0CC6	0x2701    MOVS	R7, #1
;__Lib_Conversions.c, 795 :: 		
0x0CC8	0xF89D300B  LDRB	R3, [SP, #11]
0x0CCC	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0CD0	0xB15A    CBZ	R2, L__LongDoubleToStr192
;__Lib_Conversions.c, 796 :: 		
0x0CD2	0xF89D200B  LDRB	R2, [SP, #11]
0x0CD6	0xF36F12C7  BFC	R2, #7, #1
0x0CDA	0xF88D200B  STRB	R2, [SP, #11]
;__Lib_Conversions.c, 797 :: 		
0x0CDE	0x1C7F    ADDS	R7, R7, #1
0x0CE0	0xB2BF    UXTH	R7, R7
;__Lib_Conversions.c, 798 :: 		
0x0CE2	0x222D    MOVS	R2, #45
0x0CE4	0x7022    STRB	R2, [R4, #0]
0x0CE6	0x1C66    ADDS	R6, R4, #1
; str end address is: 16 (R4)
; str start address is: 24 (R6)
; str end address is: 24 (R6)
; i end address is: 28 (R7)
;__Lib_Conversions.c, 799 :: 		
0x0CE8	0xE000    B	L_LongDoubleToStr140
L__LongDoubleToStr192:
;__Lib_Conversions.c, 795 :: 		
0x0CEA	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 799 :: 		
L_LongDoubleToStr140:
;__Lib_Conversions.c, 800 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x0CEC	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x0CF0	0xF0920200  EORS	R2, R2, #0
0x0CF4	0xD101    BNE	L__LongDoubleToStr241
0x0CF6	0xF0930200  EORS	R2, R3, #0
L__LongDoubleToStr241:
0x0CFA	0xD106    BNE	L_LongDoubleToStr141
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
; i end address is: 28 (R7)
;__Lib_Conversions.c, 801 :: 		
0x0CFC	0x4AA7    LDR	R2, [PC, #668]
0x0CFE	0x4611    MOV	R1, R2
0x0D00	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x0D02	0xF7FFFE35  BL	_strcpy+0
;__Lib_Conversions.c, 802 :: 		
0x0D06	0x2000    MOVS	R0, #0
0x0D08	0xE141    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 803 :: 		
L_LongDoubleToStr141:
;__Lib_Conversions.c, 804 :: 		
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x0D0A	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x0D0E	0xF04F0200  MOV	R2, #0
0x0D12	0x4BA3    LDR	R3, [PC, #652]
0x0D14	0xEA940202  EORS	R2, R4, R2, LSL #0
0x0D18	0xD101    BNE	L__LongDoubleToStr242
0x0D1A	0xEA950203  EORS	R2, R5, R3, LSL #0
L__LongDoubleToStr242:
0x0D1E	0xD106    BNE	L_LongDoubleToStr142
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 805 :: 		
0x0D20	0x4AA0    LDR	R2, [PC, #640]
0x0D22	0x4611    MOV	R1, R2
0x0D24	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x0D26	0xF7FFFE23  BL	_strcpy+0
;__Lib_Conversions.c, 806 :: 		
0x0D2A	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x0D2C	0xE12F    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 807 :: 		
L_LongDoubleToStr142:
;__Lib_Conversions.c, 815 :: 		
; str start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x0D2E	0xFA5FFA80  UXTB	R10, R0
; dexpon end address is: 4 (R1)
; str end address is: 24 (R6)
0x0D32	0xFA0FF981  SXTH	R9, R1
0x0D36	0x46B3    MOV	R11, R6
L_LongDoubleToStr143:
; bpoint end address is: 0 (R0)
; str start address is: 44 (R11)
; dexpon start address is: 36 (R9)
; bpoint start address is: 40 (R10)
0x0D38	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x0D3C	0xF04F0200  MOV	R2, #0
0x0D40	0x4B99    LDR	R3, [PC, #612]
0x0D42	0xEE002A10  VMOV	S0, R2
0x0D46	0xEE003A90  VMOV	S1, R3
0x0D4A	0xEE112A10  VMOV	R2, S2
0x0D4E	0xEE113A90  VMOV	R3, S3
0x0D52	0xEE100A10  VMOV	R0, S0
0x0D56	0xEE101A90  VMOV	R1, S1
0x0D5A	0xF7FFFE1D  BL	__Compare_DP+0
0x0D5E	0xF2400000  MOVW	R0, #0
0x0D62	0xDD00    BLE	L__LongDoubleToStr243
0x0D64	0x2001    MOVS	R0, #1
L__LongDoubleToStr243:
0x0D66	0xB1C8    CBZ	R0, L_LongDoubleToStr144
;__Lib_Conversions.c, 816 :: 		
0x0D68	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x0D6C	0xF04F0200  MOV	R2, #0
0x0D70	0x4B8E    LDR	R3, [PC, #568]
0x0D72	0xEE002A10  VMOV	S0, R2
0x0D76	0xEE003A90  VMOV	S1, R3
0x0D7A	0xEE110A10  VMOV	R0, S2
0x0D7E	0xEE111A90  VMOV	R1, S3
0x0D82	0xEE102A10  VMOV	R2, S0
0x0D86	0xEE103A90  VMOV	R3, S1
0x0D8A	0xF000FB7B  BL	__Mul_DP+0
0x0D8E	0xE9CD0101  STRD	R0, R1, [SP, #4]
;__Lib_Conversions.c, 817 :: 		
0x0D92	0xF1A90901  SUB	R9, R9, #1
0x0D96	0xFA0FF989  SXTH	R9, R9
;__Lib_Conversions.c, 818 :: 		
0x0D9A	0xE7CD    B	L_LongDoubleToStr143
L_LongDoubleToStr144:
;__Lib_Conversions.c, 823 :: 		
; str end address is: 44 (R11)
; dexpon end address is: 36 (R9)
L_LongDoubleToStr145:
; bpoint end address is: 40 (R10)
; bpoint start address is: 40 (R10)
; dexpon start address is: 36 (R9)
; str start address is: 44 (R11)
0x0D9C	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x0DA0	0xF04F0200  MOV	R2, #0
0x0DA4	0x4B81    LDR	R3, [PC, #516]
0x0DA6	0xEE002A10  VMOV	S0, R2
0x0DAA	0xEE003A90  VMOV	S1, R3
0x0DAE	0xEE112A10  VMOV	R2, S2
0x0DB2	0xEE113A90  VMOV	R3, S3
0x0DB6	0xEE100A10  VMOV	R0, S0
0x0DBA	0xEE101A90  VMOV	R1, S1
0x0DBE	0xF7FFFDEB  BL	__Compare_DP+0
0x0DC2	0xF2400000  MOVW	R0, #0
0x0DC6	0xDC00    BGT	L__LongDoubleToStr244
0x0DC8	0x2001    MOVS	R0, #1
L__LongDoubleToStr244:
0x0DCA	0xB1C0    CBZ	R0, L_LongDoubleToStr146
;__Lib_Conversions.c, 824 :: 		
0x0DCC	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x0DD0	0x4A77    LDR	R2, [PC, #476]
0x0DD2	0x4B78    LDR	R3, [PC, #480]
0x0DD4	0xEE002A10  VMOV	S0, R2
0x0DD8	0xEE003A90  VMOV	S1, R3
0x0DDC	0xEE110A10  VMOV	R0, S2
0x0DE0	0xEE111A90  VMOV	R1, S3
0x0DE4	0xEE102A10  VMOV	R2, S0
0x0DE8	0xEE103A90  VMOV	R3, S1
0x0DEC	0xF000FB4A  BL	__Mul_DP+0
0x0DF0	0xE9CD0101  STRD	R0, R1, [SP, #4]
;__Lib_Conversions.c, 825 :: 		
0x0DF4	0xF1090901  ADD	R9, R9, #1
0x0DF8	0xFA0FF989  SXTH	R9, R9
;__Lib_Conversions.c, 826 :: 		
0x0DFC	0xE7CE    B	L_LongDoubleToStr145
L_LongDoubleToStr146:
;__Lib_Conversions.c, 839 :: 		
0x0DFE	0x9A02    LDR	R2, [SP, #8]
0x0E00	0xF3C2520A  UBFX	R2, R2, #20, #11
0x0E04	0xF2A232FF  SUBW	R2, R2, #1023
; d start address is: 0 (R0)
0x0E08	0xB290    UXTH	R0, R2
;__Lib_Conversions.c, 843 :: 		
0x0E0A	0xAA01    ADD	R2, SP, #4
0x0E0C	0x1DD3    ADDS	R3, R2, #7
0x0E0E	0x2201    MOVS	R2, #1
0x0E10	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 844 :: 		
0x0E12	0x2301    MOVS	R3, #1
0x0E14	0x9A02    LDR	R2, [SP, #8]
0x0E16	0xF363521E  BFI	R2, R3, #20, #11
0x0E1A	0x9202    STR	R2, [SP, #8]
;__Lib_Conversions.c, 846 :: 		
0x0E1C	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x0E20	0x012B    LSLS	R3, R5, #4
0x0E22	0x0F22    LSRS	R2, R4, #28
0x0E24	0x4313    ORRS	R3, R2
0x0E26	0x0122    LSLS	R2, R4, #4
0x0E28	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 848 :: 		
0x0E2C	0xB286    UXTH	R6, R0
0x0E2E	0x2700    MOVS	R7, #0
; d end address is: 0 (R0)
0x0E30	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x0E34	0xF1B60220  SUBS	R2, R6, #32
0x0E38	0xD509    BPL	L__LongDoubleToStr245
0x0E3A	0xF1C60220  RSB	R2, R6, #32
0x0E3E	0xFA24F202  LSR	R2, R4, R2
0x0E42	0xFA05F306  LSL	R3, R5, R6
0x0E46	0x4313    ORRS	R3, R2
0x0E48	0xFA04F206  LSL	R2, R4, R6
0x0E4C	0xE002    B	L__LongDoubleToStr246
L__LongDoubleToStr245:
0x0E4E	0xFA04F302  LSL	R3, R4, R2
0x0E52	0x2200    MOVS	R2, #0
L__LongDoubleToStr246:
0x0E54	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 850 :: 		
0x0E58	0xAA01    ADD	R2, SP, #4
0x0E5A	0x1DD2    ADDS	R2, R2, #7
0x0E5C	0x7812    LDRB	R2, [R2, #0]
0x0E5E	0x3230    ADDS	R2, #48
0x0E60	0xF88B2000  STRB	R2, [R11, #0]
0x0E64	0xF10B0001  ADD	R0, R11, #1
; str end address is: 44 (R11)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 851 :: 		
0x0E68	0xF1B90F01  CMP	R9, #1
0x0E6C	0xDB06    BLT	L__LongDoubleToStr189
0x0E6E	0xF1B90F06  CMP	R9, #6
0x0E72	0xDC03    BGT	L__LongDoubleToStr188
0x0E74	0x4607    MOV	R7, R0
; bpoint end address is: 40 (R10)
0x0E76	0xFA5FF18A  UXTB	R1, R10
0x0E7A	0xE003    B	L_LongDoubleToStr149
L__LongDoubleToStr189:
L__LongDoubleToStr188:
;__Lib_Conversions.c, 852 :: 		
0x0E7C	0x222E    MOVS	R2, #46
0x0E7E	0x7002    STRB	R2, [R0, #0]
0x0E80	0x1C47    ADDS	R7, R0, #1
; str end address is: 0 (R0)
; str start address is: 28 (R7)
;__Lib_Conversions.c, 853 :: 		
; bpoint start address is: 4 (R1)
0x0E82	0x2101    MOVS	R1, #1
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 854 :: 		
L_LongDoubleToStr149:
;__Lib_Conversions.c, 855 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 28 (R7)
; d start address is: 0 (R0)
0x0E84	0x200F    MOVS	R0, #15
; dexpon end address is: 36 (R9)
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x0E86	0xFA0FF689  SXTH	R6, R9
L_LongDoubleToStr150:
; d start address is: 0 (R0)
; str start address is: 28 (R7)
; bpoint start address is: 4 (R1)
; dexpon start address is: 24 (R6)
0x0E8A	0xB378    CBZ	R0, L_LongDoubleToStr151
;__Lib_Conversions.c, 856 :: 		
0x0E8C	0xAA01    ADD	R2, SP, #4
0x0E8E	0x1DD3    ADDS	R3, R2, #7
0x0E90	0x2200    MOVS	R2, #0
0x0E92	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 857 :: 		
0x0E94	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x0E98	0x009D    LSLS	R5, R3, #2
0x0E9A	0x0F94    LSRS	R4, R2, #30
0x0E9C	0x4325    ORRS	R5, R4
0x0E9E	0x0094    LSLS	R4, R2, #2
0x0EA0	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x0EA4	0x1912    ADDS	R2, R2, R4
0x0EA6	0x416B    ADCS	R3, R5
0x0EA8	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 858 :: 		
0x0EAC	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x0EB0	0x006B    LSLS	R3, R5, #1
0x0EB2	0x0FE2    LSRS	R2, R4, #31
0x0EB4	0x4313    ORRS	R3, R2
0x0EB6	0x0062    LSLS	R2, R4, #1
0x0EB8	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 859 :: 		
0x0EBC	0xAA01    ADD	R2, SP, #4
0x0EBE	0x1DD2    ADDS	R2, R2, #7
0x0EC0	0x7812    LDRB	R2, [R2, #0]
0x0EC2	0x3230    ADDS	R2, #48
0x0EC4	0x703A    STRB	R2, [R7, #0]
0x0EC6	0x1C7A    ADDS	R2, R7, #1
; str end address is: 28 (R7)
; str start address is: 16 (R4)
0x0EC8	0x4614    MOV	R4, R2
;__Lib_Conversions.c, 860 :: 		
0x0ECA	0xB959    CBNZ	R1, L__LongDoubleToStr194
;__Lib_Conversions.c, 861 :: 		
0x0ECC	0x1E72    SUBS	R2, R6, #1
0x0ECE	0xB212    SXTH	R2, R2
; dexpon end address is: 24 (R6)
; dexpon start address is: 12 (R3)
0x0ED0	0xB213    SXTH	R3, R2
0x0ED2	0xB922    CBNZ	R2, L__LongDoubleToStr193
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 862 :: 		
0x0ED4	0x222E    MOVS	R2, #46
0x0ED6	0x7022    STRB	R2, [R4, #0]
0x0ED8	0x1C67    ADDS	R7, R4, #1
; str end address is: 16 (R4)
; str start address is: 28 (R7)
;__Lib_Conversions.c, 863 :: 		
; bpoint start address is: 4 (R1)
0x0EDA	0x2101    MOVS	R1, #1
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 864 :: 		
0x0EDC	0xE000    B	L_LongDoubleToStr154
L__LongDoubleToStr193:
;__Lib_Conversions.c, 861 :: 		
0x0EDE	0x4627    MOV	R7, R4
;__Lib_Conversions.c, 864 :: 		
L_LongDoubleToStr154:
; bpoint start address is: 4 (R1)
; str start address is: 28 (R7)
0x0EE0	0xB21E    SXTH	R6, R3
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x0EE2	0xE000    B	L_LongDoubleToStr153
L__LongDoubleToStr194:
;__Lib_Conversions.c, 860 :: 		
0x0EE4	0x4627    MOV	R7, R4
;__Lib_Conversions.c, 864 :: 		
L_LongDoubleToStr153:
;__Lib_Conversions.c, 855 :: 		
; str start address is: 28 (R7)
; bpoint start address is: 4 (R1)
; dexpon start address is: 24 (R6)
0x0EE6	0x1E40    SUBS	R0, R0, #1
0x0EE8	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 865 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x0EEA	0xE7CE    B	L_LongDoubleToStr150
L_LongDoubleToStr151:
;__Lib_Conversions.c, 866 :: 		
0x0EEC	0x4639    MOV	R1, R7
; dexpon end address is: 24 (R6)
0x0EEE	0xB230    SXTH	R0, R6
L_LongDoubleToStr155:
; str end address is: 28 (R7)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x0EF0	0x1E4A    SUBS	R2, R1, #1
0x0EF2	0x7812    LDRB	R2, [R2, #0]
0x0EF4	0x2A30    CMP	R2, #48
0x0EF6	0xD101    BNE	L_LongDoubleToStr156
;__Lib_Conversions.c, 867 :: 		
0x0EF8	0x1E49    SUBS	R1, R1, #1
0x0EFA	0xE7F9    B	L_LongDoubleToStr155
L_LongDoubleToStr156:
;__Lib_Conversions.c, 868 :: 		
0x0EFC	0x1E4A    SUBS	R2, R1, #1
0x0EFE	0x7812    LDRB	R2, [R2, #0]
0x0F00	0x2A2E    CMP	R2, #46
0x0F02	0xD101    BNE	L__LongDoubleToStr195
;__Lib_Conversions.c, 869 :: 		
0x0F04	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x0F06	0xE7FF    B	L_LongDoubleToStr157
L__LongDoubleToStr195:
;__Lib_Conversions.c, 868 :: 		
;__Lib_Conversions.c, 869 :: 		
L_LongDoubleToStr157:
;__Lib_Conversions.c, 870 :: 		
; str start address is: 4 (R1)
0x0F08	0x2800    CMP	R0, #0
0x0F0A	0xD03C    BEQ	L__LongDoubleToStr200
;__Lib_Conversions.c, 871 :: 		
0x0F0C	0x2265    MOVS	R2, #101
0x0F0E	0x700A    STRB	R2, [R1, #0]
0x0F10	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 872 :: 		
0x0F12	0x2800    CMP	R0, #0
0x0F14	0xDA05    BGE	L__LongDoubleToStr196
;__Lib_Conversions.c, 873 :: 		
0x0F16	0x222D    MOVS	R2, #45
0x0F18	0x700A    STRB	R2, [R1, #0]
0x0F1A	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 874 :: 		
0x0F1C	0x4243    RSBS	R3, R0, #0
0x0F1E	0xB21B    SXTH	R3, R3
; dexpon end address is: 0 (R0)
; dexpon start address is: 12 (R3)
; dexpon end address is: 12 (R3)
; str end address is: 4 (R1)
;__Lib_Conversions.c, 875 :: 		
0x0F20	0xE000    B	L_LongDoubleToStr159
L__LongDoubleToStr196:
;__Lib_Conversions.c, 872 :: 		
0x0F22	0xB203    SXTH	R3, R0
;__Lib_Conversions.c, 875 :: 		
L_LongDoubleToStr159:
;__Lib_Conversions.c, 876 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x0F24	0xB298    UXTH	R0, R3
;__Lib_Conversions.c, 877 :: 		
0x0F26	0xB29A    UXTH	R2, R3
; dexpon end address is: 12 (R3)
0x0F28	0x2A63    CMP	R2, #99
0x0F2A	0xD915    BLS	L__LongDoubleToStr197
;__Lib_Conversions.c, 878 :: 		
0x0F2C	0x2264    MOVS	R2, #100
0x0F2E	0xFBB0F2F2  UDIV	R2, R0, R2
0x0F32	0xB292    UXTH	R2, R2
0x0F34	0x3230    ADDS	R2, #48
0x0F36	0x700A    STRB	R2, [R1, #0]
0x0F38	0x1C4D    ADDS	R5, R1, #1
0x0F3A	0x4629    MOV	R1, R5
;__Lib_Conversions.c, 879 :: 		
0x0F3C	0x220A    MOVS	R2, #10
0x0F3E	0xFBB0F4F2  UDIV	R4, R0, R2
0x0F42	0xB2A4    UXTH	R4, R4
0x0F44	0x230A    MOVS	R3, #10
0x0F46	0xFBB4F2F3  UDIV	R2, R4, R3
0x0F4A	0xFB034212  MLS	R2, R3, R2, R4
0x0F4E	0xB292    UXTH	R2, R2
0x0F50	0x3230    ADDS	R2, #48
0x0F52	0x702A    STRB	R2, [R5, #0]
0x0F54	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 880 :: 		
0x0F56	0xE7FF    B	L_LongDoubleToStr160
L__LongDoubleToStr197:
;__Lib_Conversions.c, 877 :: 		
;__Lib_Conversions.c, 880 :: 		
L_LongDoubleToStr160:
;__Lib_Conversions.c, 881 :: 		
; str start address is: 4 (R1)
0x0F58	0x2809    CMP	R0, #9
0x0F5A	0xD909    BLS	L__LongDoubleToStr198
0x0F5C	0x2863    CMP	R0, #99
0x0F5E	0xD208    BCS	L__LongDoubleToStr199
L__LongDoubleToStr186:
;__Lib_Conversions.c, 882 :: 		
0x0F60	0x220A    MOVS	R2, #10
0x0F62	0xFBB0F2F2  UDIV	R2, R0, R2
0x0F66	0xB292    UXTH	R2, R2
0x0F68	0x3230    ADDS	R2, #48
0x0F6A	0x700A    STRB	R2, [R1, #0]
0x0F6C	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 881 :: 		
0x0F6E	0xE7FF    B	L__LongDoubleToStr191
L__LongDoubleToStr198:
L__LongDoubleToStr191:
; str start address is: 4 (R1)
; str end address is: 4 (R1)
0x0F70	0xE7FF    B	L__LongDoubleToStr190
L__LongDoubleToStr199:
L__LongDoubleToStr190:
;__Lib_Conversions.c, 883 :: 		
; str start address is: 4 (R1)
0x0F72	0x230A    MOVS	R3, #10
0x0F74	0xFBB0F2F3  UDIV	R2, R0, R3
0x0F78	0xFB030212  MLS	R2, R3, R2, R0
0x0F7C	0xB292    UXTH	R2, R2
; d end address is: 0 (R0)
0x0F7E	0x3230    ADDS	R2, #48
0x0F80	0x700A    STRB	R2, [R1, #0]
0x0F82	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 884 :: 		
0x0F84	0xE000    B	L_LongDoubleToStr158
L__LongDoubleToStr200:
;__Lib_Conversions.c, 870 :: 		
0x0F86	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 884 :: 		
L_LongDoubleToStr158:
;__Lib_Conversions.c, 885 :: 		
; str start address is: 0 (R0)
0x0F88	0x2200    MOVS	R2, #0
0x0F8A	0x7002    STRB	R2, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 886 :: 		
0x0F8C	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 887 :: 		
L_end_LongDoubleToStr:
0x0F8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0F92	0xB003    ADD	SP, SP, #12
0x0F94	0x4770    BX	LR
0x0F96	0xBF00    NOP
0x0F98	0x01642000  	?lstr4___Lib_Conversions+0
0x0F9C	0x011E2000  	?lstr5___Lib_Conversions+0
0x0FA0	0x00007FF0  	#2146435072
0x0FA4	0x01682000  	?lstr6___Lib_Conversions+0
0x0FA8	0x00003FF0  	#1072693248
0x0FAC	0x00004024  	#1076101120
0x0FB0	0x999A9999  	#-1717986918
0x0FB4	0x99993FB9  	#1069128089
; end of _LongDoubleToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0970	0xB081    SUB	SP, SP, #4
0x0972	0x9100    STR	R1, [SP, #0]
0x0974	0x4601    MOV	R1, R0
0x0976	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x0978	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x097A	0x461C    MOV	R4, R3
0x097C	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x097E	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x0980	0x4603    MOV	R3, R0
0x0982	0x1C42    ADDS	R2, R0, #1
0x0984	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x0986	0x781A    LDRB	R2, [R3, #0]
0x0988	0x7022    STRB	R2, [R4, #0]
0x098A	0x7822    LDRB	R2, [R4, #0]
0x098C	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x098E	0x462B    MOV	R3, R5
0x0990	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x0992	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0994	0xB001    ADD	SP, SP, #4
0x0996	0x4770    BX	LR
; end of _strcpy
__Compare_DP:
;__Lib_MathDouble.c, 1530 :: 		
0x0998	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1532 :: 		
0x099A	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 1534 :: 		
0x099C	0x4299    CMP	R1, R3
;__Lib_MathDouble.c, 1535 :: 		
0x099E	0xD101    BNE	__me_label_1
;__Lib_MathDouble.c, 1536 :: 		
0x09A0	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 1537 :: 		
0x09A2	0xD02F    BEQ	__me_label_done
;__Lib_MathDouble.c, 1539 :: 		
__me_label_1:
;__Lib_MathDouble.c, 1540 :: 		
0x09A4	0xEA500402  ORRS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1541 :: 		
0x09A8	0xD104    BNE	__me_label_2
;__Lib_MathDouble.c, 1542 :: 		
0x09AA	0xEA410403  ORR	R4, R1, R3, LSL #0
;__Lib_MathDouble.c, 1543 :: 		
0x09AE	0x0064    LSLS	R4, R4, #1
;__Lib_MathDouble.c, 1544 :: 		
0x09B0	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 1545 :: 		
0x09B2	0xD027    BEQ	__me_label_done
;__Lib_MathDouble.c, 1547 :: 		
__me_label_2:
;__Lib_MathDouble.c, 1548 :: 		
0x09B4	0xEA500441  ORRS	R4, R0, R1, LSL #1
;__Lib_MathDouble.c, 1549 :: 		
0x09B8	0xD101    BNE	__me_label_3
;__Lib_MathDouble.c, 1551 :: 		
0x09BA	0x429C    CMP	R4, R3
;__Lib_MathDouble.c, 1552 :: 		
0x09BC	0xE022    B	__me_label_done
;__Lib_MathDouble.c, 1554 :: 		
__me_label_3:
;__Lib_MathDouble.c, 1555 :: 		
0x09BE	0x004C    LSLS	R4, R1, #1
;__Lib_MathDouble.c, 1556 :: 		
0x09C0	0x1564    ASRS	R4, R4, #21
;__Lib_MathDouble.c, 1557 :: 		
0x09C2	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 1558 :: 		
0x09C4	0xD107    BNE	__me_label_4
;__Lib_MathDouble.c, 1559 :: 		
0x09C6	0x005C    LSLS	R4, R3, #1
;__Lib_MathDouble.c, 1560 :: 		
0x09C8	0x1564    ASRS	R4, R4, #21
;__Lib_MathDouble.c, 1561 :: 		
0x09CA	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 1562 :: 		
0x09CC	0xD103    BNE	__me_label_4
;__Lib_MathDouble.c, 1564 :: 		
0x09CE	0x0FDC    LSRS	R4, R3, #31
;__Lib_MathDouble.c, 1565 :: 		
0x09D0	0xEBB434D1  SUBS	R4, R4, R1, LSR #31
;__Lib_MathDouble.c, 1566 :: 		
0x09D4	0xE016    B	__me_label_done
;__Lib_MathDouble.c, 1568 :: 		
__me_label_4:
;__Lib_MathDouble.c, 1569 :: 		
0x09D6	0x2B00    CMP	R3, #0
;__Lib_MathDouble.c, 1570 :: 		
0x09D8	0xD40A    BMI	__me_label_6
;__Lib_MathDouble.c, 1572 :: 		
0x09DA	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1573 :: 		
0x09DC	0xD412    BMI	__me_label_done
;__Lib_MathDouble.c, 1575 :: 		
__me_label_op1_pos:
;__Lib_MathDouble.c, 1576 :: 		
0x09DE	0x4299    CMP	R1, R3
;__Lib_MathDouble.c, 1577 :: 		
0x09E0	0xD110    BNE	__me_label_done
;__Lib_MathDouble.c, 1578 :: 		
0x09E2	0xEA900402  EORS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1579 :: 		
0x09E6	0xD401    BMI	__me_label_5
;__Lib_MathDouble.c, 1580 :: 		
0x09E8	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 1581 :: 		
0x09EA	0xE00B    B	__me_label_done
;__Lib_MathDouble.c, 1583 :: 		
__me_label_5:
;__Lib_MathDouble.c, 1584 :: 		
0x09EC	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 1585 :: 		
0x09EE	0xE009    B	__me_label_done
;__Lib_MathDouble.c, 1587 :: 		
__me_label_6:
;__Lib_MathDouble.c, 1588 :: 		
0x09F0	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1589 :: 		
0x09F2	0xDC07    BGT	__me_label_done
;__Lib_MathDouble.c, 1590 :: 		
0x09F4	0x428B    CMP	R3, R1
;__Lib_MathDouble.c, 1591 :: 		
0x09F6	0xD105    BNE	__me_label_done
;__Lib_MathDouble.c, 1592 :: 		
0x09F8	0xEA900402  EORS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1593 :: 		
0x09FC	0xD401    BMI	__me_label_7
;__Lib_MathDouble.c, 1594 :: 		
0x09FE	0x4282    CMP	R2, R0
;__Lib_MathDouble.c, 1595 :: 		
0x0A00	0xE000    B	__me_label_done
;__Lib_MathDouble.c, 1597 :: 		
__me_label_7:
;__Lib_MathDouble.c, 1598 :: 		
0x0A02	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 1600 :: 		
__me_label_done:
;__Lib_MathDouble.c, 1601 :: 		
0x0A04	0xF3EF8400  MRS	R4, #0
;__Lib_MathDouble.c, 1602 :: 		
0x0A08	0xBF54    ITE	PL
;__Lib_MathDouble.c, 1603 :: 		
0x0A0A	0xF0445400  ORRPL	R4, R4, #536870912
;__Lib_MathDouble.c, 1604 :: 		
0x0A0E	0xF0245400  BICMI	R4, R4, #536870912
;__Lib_MathDouble.c, 1606 :: 		
0x0A12	0xF3848800  MSR	#0, R4
;__Lib_MathDouble.c, 1608 :: 		
0x0A16	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 1610 :: 		
L_end__Compare_DP:
0x0A1A	0xB001    ADD	SP, SP, #4
0x0A1C	0x4770    BX	LR
; end of __Compare_DP
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x112C	0xB081    SUB	SP, SP, #4
0x112E	0xF8CDE000  STR	LR, [SP, #0]
0x1132	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x1134	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x1136	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x1138	0x2800    CMP	R0, #0
0x113A	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x113C	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x113E	0x4240    RSBS	R0, R0, #0
0x1140	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x1142	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x1144	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x1146	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x1148	0xB298    UXTH	R0, R3
0x114A	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x114C	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x114E	0xF7FFFBE7  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x1152	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x1154	0x4634    MOV	R4, R6
0x1156	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x1158	0x2900    CMP	R1, #0
0x115A	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x115C	0x1863    ADDS	R3, R4, R1
0x115E	0x1E4A    SUBS	R2, R1, #1
0x1160	0xB292    UXTH	R2, R2
0x1162	0x18A2    ADDS	R2, R4, R2
0x1164	0x7812    LDRB	R2, [R2, #0]
0x1166	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x1168	0x1E49    SUBS	R1, R1, #1
0x116A	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x116C	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x116E	0x2220    MOVS	R2, #32
0x1170	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x1172	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x1174	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x1176	0xB281    UXTH	R1, R0
0x1178	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x117A	0x1842    ADDS	R2, R0, R1
0x117C	0x7812    LDRB	R2, [R2, #0]
0x117E	0x2A20    CMP	R2, #32
0x1180	0xD102    BNE	L_IntToStr42
0x1182	0x1C49    ADDS	R1, R1, #1
0x1184	0xB289    UXTH	R1, R1
0x1186	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x1188	0x1E4A    SUBS	R2, R1, #1
0x118A	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x118C	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x118E	0x222D    MOVS	R2, #45
0x1190	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x1192	0xF8DDE000  LDR	LR, [SP, #0]
0x1196	0xB001    ADD	SP, SP, #4
0x1198	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0920	0xB081    SUB	SP, SP, #4
0x0922	0x460A    MOV	R2, R1
0x0924	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x0926	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0928	0xB28D    UXTH	R5, R1
0x092A	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x092C	0x2805    CMP	R0, #5
0x092E	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0930	0x180B    ADDS	R3, R1, R0
0x0932	0x2220    MOVS	R2, #32
0x0934	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x0936	0x1C40    ADDS	R0, R0, #1
0x0938	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x093A	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x093C	0x180B    ADDS	R3, R1, R0
0x093E	0x2200    MOVS	R2, #0
0x0940	0x701A    STRB	R2, [R3, #0]
0x0942	0x1E40    SUBS	R0, R0, #1
0x0944	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0946	0x180C    ADDS	R4, R1, R0
0x0948	0x230A    MOVS	R3, #10
0x094A	0xFBB5F2F3  UDIV	R2, R5, R3
0x094E	0xFB035212  MLS	R2, R3, R2, R5
0x0952	0xB292    UXTH	R2, R2
0x0954	0x3230    ADDS	R2, #48
0x0956	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x0958	0x220A    MOVS	R2, #10
0x095A	0xFBB5F2F2  UDIV	R2, R5, R2
0x095E	0xB292    UXTH	R2, R2
0x0960	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x0962	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0964	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0966	0x1E40    SUBS	R0, R0, #1
0x0968	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x096A	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x096C	0xB001    ADD	SP, SP, #4
0x096E	0x4770    BX	LR
; end of _WordToStr
_LongToStr:
;__Lib_Conversions.c, 305 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x10C0	0xB081    SUB	SP, SP, #4
0x10C2	0xF8CDE000  STR	LR, [SP, #0]
0x10C6	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 311 :: 		
; negative start address is: 4 (R1)
0x10C8	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 312 :: 		
; inword start address is: 12 (R3)
0x10CA	0x4603    MOV	R3, R0
;__Lib_Conversions.c, 313 :: 		
0x10CC	0x2800    CMP	R0, #0
0x10CE	0xDA04    BGE	L__LongToStr166
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 314 :: 		
0x10D0	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 315 :: 		
0x10D2	0x4240    RSBS	R0, R0, #0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x10D4	0x4600    MOV	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x10D6	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 316 :: 		
0x10D8	0xE001    B	L_LongToStr63
L__LongToStr166:
;__Lib_Conversions.c, 313 :: 		
0x10DA	0x4618    MOV	R0, R3
0x10DC	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 316 :: 		
L_LongToStr63:
;__Lib_Conversions.c, 317 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x10DE	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x10E0	0xF7FFFBF8  BL	_LongWordToStr+0
;__Lib_Conversions.c, 319 :: 		
; i start address is: 4 (R1)
0x10E4	0x210B    MOVS	R1, #11
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x10E6	0x4634    MOV	R4, R6
0x10E8	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 320 :: 		
L_LongToStr64:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x10EA	0x2900    CMP	R1, #0
0x10EC	0xD908    BLS	L_LongToStr65
;__Lib_Conversions.c, 321 :: 		
0x10EE	0x1863    ADDS	R3, R4, R1
0x10F0	0x1E4A    SUBS	R2, R1, #1
0x10F2	0xB292    UXTH	R2, R2
0x10F4	0x18A2    ADDS	R2, R4, R2
0x10F6	0x7812    LDRB	R2, [R2, #0]
0x10F8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 322 :: 		
0x10FA	0x1E49    SUBS	R1, R1, #1
0x10FC	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 323 :: 		
; i end address is: 4 (R1)
0x10FE	0xE7F4    B	L_LongToStr64
L_LongToStr65:
;__Lib_Conversions.c, 324 :: 		
0x1100	0x2220    MOVS	R2, #32
0x1102	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 325 :: 		
0x1104	0xB170    CBZ	R0, L_LongToStr66
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 326 :: 		
; i start address is: 0 (R0)
0x1106	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x1108	0xB281    UXTH	R1, R0
0x110A	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 327 :: 		
L_LongToStr67:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x110C	0x1842    ADDS	R2, R0, R1
0x110E	0x7812    LDRB	R2, [R2, #0]
0x1110	0x2A20    CMP	R2, #32
0x1112	0xD102    BNE	L_LongToStr68
0x1114	0x1C49    ADDS	R1, R1, #1
0x1116	0xB289    UXTH	R1, R1
0x1118	0xE7F8    B	L_LongToStr67
L_LongToStr68:
;__Lib_Conversions.c, 328 :: 		
0x111A	0x1E4A    SUBS	R2, R1, #1
0x111C	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 329 :: 		
0x111E	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x1120	0x222D    MOVS	R2, #45
0x1122	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 330 :: 		
L_LongToStr66:
;__Lib_Conversions.c, 331 :: 		
L_end_LongToStr:
0x1124	0xF8DDE000  LDR	LR, [SP, #0]
0x1128	0xB001    ADD	SP, SP, #4
0x112A	0x4770    BX	LR
; end of _LongToStr
_LongWordToStr:
;__Lib_Conversions.c, 274 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x08D4	0xB081    SUB	SP, SP, #4
0x08D6	0x460A    MOV	R2, R1
0x08D8	0x4601    MOV	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 277 :: 		
; len start address is: 0 (R0)
0x08DA	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x08DC	0x460D    MOV	R5, R1
0x08DE	0x4611    MOV	R1, R2
L_LongWordToStr52:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x08E0	0x280A    CMP	R0, #10
0x08E2	0xD205    BCS	L_LongWordToStr53
;__Lib_Conversions.c, 278 :: 		
0x08E4	0x180B    ADDS	R3, R1, R0
0x08E6	0x2220    MOVS	R2, #32
0x08E8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 277 :: 		
0x08EA	0x1C40    ADDS	R0, R0, #1
0x08EC	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 278 :: 		
0x08EE	0xE7F7    B	L_LongWordToStr52
L_LongWordToStr53:
;__Lib_Conversions.c, 279 :: 		
0x08F0	0x180B    ADDS	R3, R1, R0
0x08F2	0x2200    MOVS	R2, #0
0x08F4	0x701A    STRB	R2, [R3, #0]
0x08F6	0x1E40    SUBS	R0, R0, #1
0x08F8	0xB280    UXTH	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 281 :: 		
L_LongWordToStr55:
;__Lib_Conversions.c, 282 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x08FA	0x180C    ADDS	R4, R1, R0
0x08FC	0x230A    MOVS	R3, #10
0x08FE	0xFBB5F2F3  UDIV	R2, R5, R3
0x0902	0xFB035212  MLS	R2, R3, R2, R5
0x0906	0x3230    ADDS	R2, #48
0x0908	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 283 :: 		
0x090A	0x220A    MOVS	R2, #10
0x090C	0xFBB5F2F2  UDIV	R2, R5, R2
0x0910	0x4615    MOV	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 284 :: 		
0x0912	0xB902    CBNZ	R2, L_LongWordToStr57
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 285 :: 		
0x0914	0xE002    B	L_LongWordToStr56
L_LongWordToStr57:
;__Lib_Conversions.c, 286 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0916	0x1E40    SUBS	R0, R0, #1
0x0918	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 287 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x091A	0xE7EE    B	L_LongWordToStr55
L_LongWordToStr56:
;__Lib_Conversions.c, 288 :: 		
L_end_LongWordToStr:
0x091C	0xB001    ADD	SP, SP, #4
0x091E	0x4770    BX	LR
; end of _LongWordToStr
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x189C	0xB082    SUB	SP, SP, #8
0x189E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x18A2	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x18A4	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x18A6	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x18A8	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x18AA	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x18AC	0x2803    CMP	R0, #3
0x18AE	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x18B2	0x4893    LDR	R0, [PC, #588]
0x18B4	0x4281    CMP	R1, R0
0x18B6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x18B8	0x4892    LDR	R0, [PC, #584]
0x18BA	0x6800    LDR	R0, [R0, #0]
0x18BC	0xF0400105  ORR	R1, R0, #5
0x18C0	0x4890    LDR	R0, [PC, #576]
0x18C2	0x6001    STR	R1, [R0, #0]
0x18C4	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x18C6	0x4890    LDR	R0, [PC, #576]
0x18C8	0x4281    CMP	R1, R0
0x18CA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x18CC	0x488D    LDR	R0, [PC, #564]
0x18CE	0x6800    LDR	R0, [R0, #0]
0x18D0	0xF0400104  ORR	R1, R0, #4
0x18D4	0x488B    LDR	R0, [PC, #556]
0x18D6	0x6001    STR	R1, [R0, #0]
0x18D8	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x18DA	0x488C    LDR	R0, [PC, #560]
0x18DC	0x4281    CMP	R1, R0
0x18DE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x18E0	0x4888    LDR	R0, [PC, #544]
0x18E2	0x6800    LDR	R0, [R0, #0]
0x18E4	0xF0400103  ORR	R1, R0, #3
0x18E8	0x4886    LDR	R0, [PC, #536]
0x18EA	0x6001    STR	R1, [R0, #0]
0x18EC	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x18EE	0xF64E2060  MOVW	R0, #60000
0x18F2	0x4281    CMP	R1, R0
0x18F4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x18F6	0x4883    LDR	R0, [PC, #524]
0x18F8	0x6800    LDR	R0, [R0, #0]
0x18FA	0xF0400102  ORR	R1, R0, #2
0x18FE	0x4881    LDR	R0, [PC, #516]
0x1900	0x6001    STR	R1, [R0, #0]
0x1902	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1904	0xF2475030  MOVW	R0, #30000
0x1908	0x4281    CMP	R1, R0
0x190A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x190C	0x487D    LDR	R0, [PC, #500]
0x190E	0x6800    LDR	R0, [R0, #0]
0x1910	0xF0400101  ORR	R1, R0, #1
0x1914	0x487B    LDR	R0, [PC, #492]
0x1916	0x6001    STR	R1, [R0, #0]
0x1918	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x191A	0x487A    LDR	R0, [PC, #488]
0x191C	0x6801    LDR	R1, [R0, #0]
0x191E	0xF06F0007  MVN	R0, #7
0x1922	0x4001    ANDS	R1, R0
0x1924	0x4877    LDR	R0, [PC, #476]
0x1926	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x1928	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x192A	0x2802    CMP	R0, #2
0x192C	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x1930	0x4877    LDR	R0, [PC, #476]
0x1932	0x4281    CMP	R1, R0
0x1934	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x1936	0x4873    LDR	R0, [PC, #460]
0x1938	0x6800    LDR	R0, [R0, #0]
0x193A	0xF0400106  ORR	R1, R0, #6
0x193E	0x4871    LDR	R0, [PC, #452]
0x1940	0x6001    STR	R1, [R0, #0]
0x1942	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1944	0x4870    LDR	R0, [PC, #448]
0x1946	0x4281    CMP	R1, R0
0x1948	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x194A	0x486E    LDR	R0, [PC, #440]
0x194C	0x6800    LDR	R0, [R0, #0]
0x194E	0xF0400105  ORR	R1, R0, #5
0x1952	0x486C    LDR	R0, [PC, #432]
0x1954	0x6001    STR	R1, [R0, #0]
0x1956	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1958	0x486E    LDR	R0, [PC, #440]
0x195A	0x4281    CMP	R1, R0
0x195C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x195E	0x4869    LDR	R0, [PC, #420]
0x1960	0x6800    LDR	R0, [R0, #0]
0x1962	0xF0400104  ORR	R1, R0, #4
0x1966	0x4867    LDR	R0, [PC, #412]
0x1968	0x6001    STR	R1, [R0, #0]
0x196A	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x196C	0x486A    LDR	R0, [PC, #424]
0x196E	0x4281    CMP	R1, R0
0x1970	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x1972	0x4864    LDR	R0, [PC, #400]
0x1974	0x6800    LDR	R0, [R0, #0]
0x1976	0xF0400103  ORR	R1, R0, #3
0x197A	0x4862    LDR	R0, [PC, #392]
0x197C	0x6001    STR	R1, [R0, #0]
0x197E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1980	0xF64B3080  MOVW	R0, #48000
0x1984	0x4281    CMP	R1, R0
0x1986	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x1988	0x485E    LDR	R0, [PC, #376]
0x198A	0x6800    LDR	R0, [R0, #0]
0x198C	0xF0400102  ORR	R1, R0, #2
0x1990	0x485C    LDR	R0, [PC, #368]
0x1992	0x6001    STR	R1, [R0, #0]
0x1994	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1996	0xF64550C0  MOVW	R0, #24000
0x199A	0x4281    CMP	R1, R0
0x199C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x199E	0x4859    LDR	R0, [PC, #356]
0x19A0	0x6800    LDR	R0, [R0, #0]
0x19A2	0xF0400101  ORR	R1, R0, #1
0x19A6	0x4857    LDR	R0, [PC, #348]
0x19A8	0x6001    STR	R1, [R0, #0]
0x19AA	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x19AC	0x4855    LDR	R0, [PC, #340]
0x19AE	0x6801    LDR	R1, [R0, #0]
0x19B0	0xF06F0007  MVN	R0, #7
0x19B4	0x4001    ANDS	R1, R0
0x19B6	0x4853    LDR	R0, [PC, #332]
0x19B8	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x19BA	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x19BC	0x2801    CMP	R0, #1
0x19BE	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x19C2	0x4851    LDR	R0, [PC, #324]
0x19C4	0x4281    CMP	R1, R0
0x19C6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x19C8	0x484E    LDR	R0, [PC, #312]
0x19CA	0x6800    LDR	R0, [R0, #0]
0x19CC	0xF0400107  ORR	R1, R0, #7
0x19D0	0x484C    LDR	R0, [PC, #304]
0x19D2	0x6001    STR	R1, [R0, #0]
0x19D4	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19D6	0x4851    LDR	R0, [PC, #324]
0x19D8	0x4281    CMP	R1, R0
0x19DA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x19DC	0x4849    LDR	R0, [PC, #292]
0x19DE	0x6800    LDR	R0, [R0, #0]
0x19E0	0xF0400106  ORR	R1, R0, #6
0x19E4	0x4847    LDR	R0, [PC, #284]
0x19E6	0x6001    STR	R1, [R0, #0]
0x19E8	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19EA	0x4848    LDR	R0, [PC, #288]
0x19EC	0x4281    CMP	R1, R0
0x19EE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x19F0	0x4844    LDR	R0, [PC, #272]
0x19F2	0x6800    LDR	R0, [R0, #0]
0x19F4	0xF0400105  ORR	R1, R0, #5
0x19F8	0x4842    LDR	R0, [PC, #264]
0x19FA	0x6001    STR	R1, [R0, #0]
0x19FC	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19FE	0x4846    LDR	R0, [PC, #280]
0x1A00	0x4281    CMP	R1, R0
0x1A02	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1A04	0x483F    LDR	R0, [PC, #252]
0x1A06	0x6800    LDR	R0, [R0, #0]
0x1A08	0xF0400104  ORR	R1, R0, #4
0x1A0C	0x483D    LDR	R0, [PC, #244]
0x1A0E	0x6001    STR	R1, [R0, #0]
0x1A10	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A12	0xF24D20F0  MOVW	R0, #54000
0x1A16	0x4281    CMP	R1, R0
0x1A18	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x1A1A	0x483A    LDR	R0, [PC, #232]
0x1A1C	0x6800    LDR	R0, [R0, #0]
0x1A1E	0xF0400103  ORR	R1, R0, #3
0x1A22	0x4838    LDR	R0, [PC, #224]
0x1A24	0x6001    STR	R1, [R0, #0]
0x1A26	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A28	0xF64840A0  MOVW	R0, #36000
0x1A2C	0x4281    CMP	R1, R0
0x1A2E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x1A30	0x4834    LDR	R0, [PC, #208]
0x1A32	0x6800    LDR	R0, [R0, #0]
0x1A34	0xF0400102  ORR	R1, R0, #2
0x1A38	0x4832    LDR	R0, [PC, #200]
0x1A3A	0x6001    STR	R1, [R0, #0]
0x1A3C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A3E	0xF2446050  MOVW	R0, #18000
0x1A42	0x4281    CMP	R1, R0
0x1A44	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x1A46	0x482F    LDR	R0, [PC, #188]
0x1A48	0x6800    LDR	R0, [R0, #0]
0x1A4A	0xF0400101  ORR	R1, R0, #1
0x1A4E	0x482D    LDR	R0, [PC, #180]
0x1A50	0x6001    STR	R1, [R0, #0]
0x1A52	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x1A54	0x482B    LDR	R0, [PC, #172]
0x1A56	0x6801    LDR	R1, [R0, #0]
0x1A58	0xF06F0007  MVN	R0, #7
0x1A5C	0x4001    ANDS	R1, R0
0x1A5E	0x4829    LDR	R0, [PC, #164]
0x1A60	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x1A62	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1A64	0x2800    CMP	R0, #0
0x1A66	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x1A6A	0x482D    LDR	R0, [PC, #180]
0x1A6C	0x4281    CMP	R1, R0
0x1A6E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x1A70	0x4824    LDR	R0, [PC, #144]
0x1A72	0x6800    LDR	R0, [R0, #0]
0x1A74	0xF0400107  ORR	R1, R0, #7
0x1A78	0x4822    LDR	R0, [PC, #136]
0x1A7A	0x6001    STR	R1, [R0, #0]
0x1A7C	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A7E	0x4825    LDR	R0, [PC, #148]
0x1A80	0x4281    CMP	R1, R0
0x1A82	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x1A84	0x481F    LDR	R0, [PC, #124]
0x1A86	0x6800    LDR	R0, [R0, #0]
0x1A88	0xF0400106  ORR	R1, R0, #6
0x1A8C	0x481D    LDR	R0, [PC, #116]
0x1A8E	0x6001    STR	R1, [R0, #0]
0x1A90	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A92	0x4824    LDR	R0, [PC, #144]
0x1A94	0x4281    CMP	R1, R0
0x1A96	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x1A98	0x481A    LDR	R0, [PC, #104]
0x1A9A	0x6800    LDR	R0, [R0, #0]
0x1A9C	0xF0400105  ORR	R1, R0, #5
0x1AA0	0x4818    LDR	R0, [PC, #96]
0x1AA2	0x6001    STR	R1, [R0, #0]
0x1AA4	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AA6	0xF5B14F7A  CMP	R1, #64000
0x1AAA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x1AAC	0x4815    LDR	R0, [PC, #84]
0x1AAE	0x6800    LDR	R0, [R0, #0]
0x1AB0	0xF0400104  ORR	R1, R0, #4
0x1AB4	0x4813    LDR	R0, [PC, #76]
0x1AB6	0x6001    STR	R1, [R0, #0]
0x1AB8	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1ABA	0xF64B3080  MOVW	R0, #48000
0x1ABE	0x4281    CMP	R1, R0
0x1AC0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x1AC2	0x4810    LDR	R0, [PC, #64]
0x1AC4	0x6800    LDR	R0, [R0, #0]
0x1AC6	0xF0400103  ORR	R1, R0, #3
0x1ACA	0x480E    LDR	R0, [PC, #56]
0x1ACC	0x6001    STR	R1, [R0, #0]
0x1ACE	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AD0	0xF5B14FFA  CMP	R1, #32000
0x1AD4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x1AD6	0x480B    LDR	R0, [PC, #44]
0x1AD8	0x6800    LDR	R0, [R0, #0]
0x1ADA	0xF0400102  ORR	R1, R0, #2
0x1ADE	0x4809    LDR	R0, [PC, #36]
0x1AE0	0x6001    STR	R1, [R0, #0]
0x1AE2	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AE4	0xF5B15F7A  CMP	R1, #16000
0x1AE8	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x1AEA	0xE01D    B	#58
0x1AEC	0x00800101  	#16842880
0x1AF0	0x54190440  	#71324697
0x1AF4	0x00023D60  	#1029701634
0x1AF8	0x00030000  	#3
0x1AFC	0x90400002  	#168000
0x1B00	0x49F00002  	#150000
0x1B04	0x3C004002  	FLASH_ACR+0
0x1B08	0xD4C00001  	#120000
0x1B0C	0x5F900001  	#90000
0x1B10	0x32800002  	#144000
0x1B14	0x77000001  	#96000
0x1B18	0x19400001  	#72000
0x1B1C	0xA5E00001  	#108000
0x1B20	0xB5800001  	#112000
0x1B24	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x1B28	0x482D    LDR	R0, [PC, #180]
0x1B2A	0x6800    LDR	R0, [R0, #0]
0x1B2C	0xF0400101  ORR	R1, R0, #1
0x1B30	0x482B    LDR	R0, [PC, #172]
0x1B32	0x6001    STR	R1, [R0, #0]
0x1B34	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x1B36	0x482A    LDR	R0, [PC, #168]
0x1B38	0x6801    LDR	R1, [R0, #0]
0x1B3A	0xF06F0007  MVN	R0, #7
0x1B3E	0x4001    ANDS	R1, R0
0x1B40	0x4827    LDR	R0, [PC, #156]
0x1B42	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x1B44	0x2101    MOVS	R1, #1
0x1B46	0xB249    SXTB	R1, R1
0x1B48	0x4826    LDR	R0, [PC, #152]
0x1B4A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x1B4C	0x4826    LDR	R0, [PC, #152]
0x1B4E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x1B50	0xF7FFFA50  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x1B54	0x4825    LDR	R0, [PC, #148]
0x1B56	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x1B58	0x4825    LDR	R0, [PC, #148]
0x1B5A	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x1B5C	0x4825    LDR	R0, [PC, #148]
0x1B5E	0xEA020100  AND	R1, R2, R0, LSL #0
0x1B62	0x4825    LDR	R0, [PC, #148]
0x1B64	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x1B66	0xF0020001  AND	R0, R2, #1
0x1B6A	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1B6C	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1B6E	0x4822    LDR	R0, [PC, #136]
0x1B70	0x6800    LDR	R0, [R0, #0]
0x1B72	0xF0000002  AND	R0, R0, #2
0x1B76	0x2800    CMP	R0, #0
0x1B78	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x1B7A	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1B7C	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x1B7E	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1B80	0xF4023080  AND	R0, R2, #65536
0x1B84	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1B86	0x481C    LDR	R0, [PC, #112]
0x1B88	0x6800    LDR	R0, [R0, #0]
0x1B8A	0xF4003000  AND	R0, R0, #131072
0x1B8E	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x1B90	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x1B92	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1B94	0x460A    MOV	R2, R1
0x1B96	0x9901    LDR	R1, [SP, #4]
0x1B98	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x1B9A	0x9101    STR	R1, [SP, #4]
0x1B9C	0x4611    MOV	R1, R2
0x1B9E	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1BA0	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1BA4	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x1BA6	0x4814    LDR	R0, [PC, #80]
0x1BA8	0x6800    LDR	R0, [R0, #0]
0x1BAA	0xF0407180  ORR	R1, R0, #16777216
0x1BAE	0x4812    LDR	R0, [PC, #72]
0x1BB0	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1BB2	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1BB4	0x4810    LDR	R0, [PC, #64]
0x1BB6	0x6800    LDR	R0, [R0, #0]
0x1BB8	0xF0007000  AND	R0, R0, #33554432
0x1BBC	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x1BBE	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x1BC0	0x460A    MOV	R2, R1
0x1BC2	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1BC4	0x480A    LDR	R0, [PC, #40]
0x1BC6	0x6800    LDR	R0, [R0, #0]
0x1BC8	0xF000010C  AND	R1, R0, #12
0x1BCC	0x0090    LSLS	R0, R2, #2
0x1BCE	0xF000000C  AND	R0, R0, #12
0x1BD2	0x4281    CMP	R1, R0
0x1BD4	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1BD6	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x1BD8	0xF8DDE000  LDR	LR, [SP, #0]
0x1BDC	0xB002    ADD	SP, SP, #8
0x1BDE	0x4770    BX	LR
0x1BE0	0x3C004002  	FLASH_ACR+0
0x1BE4	0x80204247  	FLASH_ACR+0
0x1BE8	0x80244247  	FLASH_ACR+0
0x1BEC	0x38044002  	RCC_PLLCFGR+0
0x1BF0	0x38084002  	RCC_CFGR+0
0x1BF4	0xFFFF000F  	#1048575
0x1BF8	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0FF4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0FF6	0x480D    LDR	R0, [PC, #52]
0x0FF8	0x6800    LDR	R0, [R0, #0]
0x0FFA	0xF0400101  ORR	R1, R0, #1
0x0FFE	0x480B    LDR	R0, [PC, #44]
0x1000	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x1002	0x2100    MOVS	R1, #0
0x1004	0x480A    LDR	R0, [PC, #40]
0x1006	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x1008	0x4808    LDR	R0, [PC, #32]
0x100A	0x6801    LDR	R1, [R0, #0]
0x100C	0x4809    LDR	R0, [PC, #36]
0x100E	0x4001    ANDS	R1, R0
0x1010	0x4806    LDR	R0, [PC, #24]
0x1012	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x1014	0x4908    LDR	R1, [PC, #32]
0x1016	0x4809    LDR	R0, [PC, #36]
0x1018	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x101A	0x4804    LDR	R0, [PC, #16]
0x101C	0x6801    LDR	R1, [R0, #0]
0x101E	0xF46F2080  MVN	R0, #262144
0x1022	0x4001    ANDS	R1, R0
0x1024	0x4801    LDR	R0, [PC, #4]
0x1026	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x1028	0xB001    ADD	SP, SP, #4
0x102A	0x4770    BX	LR
0x102C	0x38004002  	RCC_CR+0
0x1030	0x38084002  	RCC_CFGR+0
0x1034	0xFFFFFEF6  	#-17367041
0x1038	0x30102400  	#603992080
0x103C	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1F0C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x1F0E	0x4904    LDR	R1, [PC, #16]
0x1F10	0x4804    LDR	R0, [PC, #16]
0x1F12	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1F14	0x4904    LDR	R1, [PC, #16]
0x1F16	0x4805    LDR	R0, [PC, #20]
0x1F18	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x1F1A	0xB001    ADD	SP, SP, #4
0x1F1C	0x4770    BX	LR
0x1F1E	0xBF00    NOP
0x1F20	0x90400002  	#168000
0x1F24	0x02402000  	___System_CLOCK_IN_KHZ+0
0x1F28	0x00030000  	#3
0x1F2C	0x02442000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1F04	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x1F06	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x1F08	0xB001    ADD	SP, SP, #4
0x1F0A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x1870	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x1872	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x1876	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x187A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x187C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x1880	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x1882	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x1884	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x1886	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x1888	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x188A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x188E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x1892	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x1896	0xB001    ADD	SP, SP, #4
0x1898	0x4770    BX	LR
; end of ___EnableFPU
0x2188	0xB500    PUSH	(R14)
0x218A	0xF8DFB024  LDR	R11, [PC, #36]
0x218E	0xF8DFA024  LDR	R10, [PC, #36]
0x2192	0xF8DFC024  LDR	R12, [PC, #36]
0x2196	0xF7FFF801  BL	4508
0x219A	0xF8DFB020  LDR	R11, [PC, #32]
0x219E	0xF8DFA020  LDR	R10, [PC, #32]
0x21A2	0xF8DFC020  LDR	R12, [PC, #32]
0x21A6	0xF7FEFFF9  BL	4508
0x21AA	0xBD00    POP	(R15)
0x21AC	0x4770    BX	LR
0x21AE	0xBF00    NOP
0x21B0	0x00002000  	#536870912
0x21B4	0x00172000  	#536870935
0x21B8	0x21700000  	#8560
0x21BC	0x00182000  	#536870936
0x21C0	0x017E2000  	#536871294
0x21C4	0x1F300000  	#7984
0x2224	0xB500    PUSH	(R14)
0x2226	0xF8DFB010  LDR	R11, [PC, #16]
0x222A	0xF8DFA010  LDR	R10, [PC, #16]
0x222E	0xF7FEFEC3  BL	4024
0x2232	0xBD00    POP	(R15)
0x2234	0x4770    BX	LR
0x2236	0xBF00    NOP
0x2238	0x00002000  	#536870912
0x223C	0x02582000  	#536871512
_Timer3_interrupt:
;input_capture_demo.c, 272 :: 		void Timer3_interrupt() iv IVT_INT_TIM3 {
;input_capture_demo.c, 273 :: 		TIM3_SR.UIF = 0;
0x179C	0x2100    MOVS	R1, #0
0x179E	0xB249    SXTB	R1, R1
0x17A0	0x4804    LDR	R0, [PC, #16]
0x17A2	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 274 :: 		poll_flag = 1;
0x17A4	0x2101    MOVS	R1, #1
0x17A6	0x4804    LDR	R0, [PC, #16]
0x17A8	0x8001    STRH	R1, [R0, #0]
;input_capture_demo.c, 275 :: 		print_counter++;
0x17AA	0x4904    LDR	R1, [PC, #16]
0x17AC	0x8808    LDRH	R0, [R1, #0]
0x17AE	0x1C40    ADDS	R0, R0, #1
0x17B0	0x8008    STRH	R0, [R1, #0]
;input_capture_demo.c, 276 :: 		}
L_end_Timer3_interrupt:
0x17B2	0x4770    BX	LR
0x17B4	0x82004200  	TIM3_SR+0
0x17B8	0x00182000  	_poll_flag+0
0x17BC	0x001A2000  	_print_counter+0
; end of _Timer3_interrupt
_external_interrupt:
;input_capture_demo.c, 223 :: 		void external_interrupt() iv IVT_INT_EXTI15_10 ics ICS_AUTO {
;input_capture_demo.c, 225 :: 		EXTI_PR.B10 = 1;                                                           // Clear external interrupt bit
0x17C0	0x2101    MOVS	R1, #1
0x17C2	0xB249    SXTB	R1, R1
0x17C4	0x4802    LDR	R0, [PC, #8]
0x17C6	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 226 :: 		poll_flag = 1;                                                             // Set poll flag for main
0x17C8	0x2101    MOVS	R1, #1
0x17CA	0x4802    LDR	R0, [PC, #8]
0x17CC	0x8001    STRH	R1, [R0, #0]
;input_capture_demo.c, 228 :: 		}
L_end_external_interrupt:
0x17CE	0x4770    BX	LR
0x17D0	0x82A84227  	EXTI_PR+0
0x17D4	0x00182000  	_poll_flag+0
; end of _external_interrupt
_timer2_interrupt:
;input_capture_demo.c, 197 :: 		void timer2_interrupt() iv IVT_INT_TIM2 {
0x17D8	0xF84D4D04  PUSH	(R4)
0x17DC	0xB081    SUB	SP, SP, #4
0x17DE	0xF8CDE000  STR	LR, [SP, #0]
;input_capture_demo.c, 198 :: 		TIM2_CNT = 0x00;
0x17E2	0x2100    MOVS	R1, #0
0x17E4	0x481A    LDR	R0, [PC, #104]
0x17E6	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 199 :: 		NVIC_IntDisable(IVT_INT_TIM2);                                             // Disable timer 2 interrupts
0x17E8	0xF240002C  MOVW	R0, #44
0x17EC	0xF7FFFC28  BL	_NVIC_IntDisable+0
;input_capture_demo.c, 201 :: 		if(TIM2_SR.UIF == 1) {                                                     // If timer 2 overflow event occured
0x17F0	0x4918    LDR	R1, [PC, #96]
0x17F2	0x6808    LDR	R0, [R1, #0]
0x17F4	0xB138    CBZ	R0, L_timer2_interrupt9
;input_capture_demo.c, 202 :: 		TIM2_SR.UIF = 0;                                                        // Clear timer 2 interrupt bit
0x17F6	0x2100    MOVS	R1, #0
0x17F8	0xB249    SXTB	R1, R1
0x17FA	0x4816    LDR	R0, [PC, #88]
0x17FC	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 203 :: 		overflowCount++;                                                        // Increment overflow counter
0x17FE	0x4916    LDR	R1, [PC, #88]
0x1800	0x8808    LDRH	R0, [R1, #0]
0x1802	0x1C40    ADDS	R0, R0, #1
0x1804	0x8008    STRH	R0, [R1, #0]
;input_capture_demo.c, 204 :: 		}
L_timer2_interrupt9:
;input_capture_demo.c, 206 :: 		if (TIM2_SR.CC1IF == 1) {                                                  // If Input Capture event occured
0x1806	0x4915    LDR	R1, [PC, #84]
0x1808	0x6808    LDR	R0, [R1, #0]
0x180A	0xB1B8    CBZ	R0, L_timer2_interrupt10
;input_capture_demo.c, 207 :: 		TIM2_SR.CC1IF = 0;                                                      // Clear input capture event bit
0x180C	0x2100    MOVS	R1, #0
0x180E	0xB249    SXTB	R1, R1
0x1810	0x4812    LDR	R0, [PC, #72]
0x1812	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 208 :: 		endTime = TIM2_CCR1;                                                // Read stored input capture time
0x1814	0x4812    LDR	R0, [PC, #72]
0x1816	0xED100A00  VLDR.32	S0, [R0, #0]
0x181A	0xEE100A10  VMOV	R0, S0
0x181E	0xF7FFFDD9  BL	__UnsignedIntegralToLongDouble+0
0x1822	0x4A10    LDR	R2, [PC, #64]
0x1824	0xE9C20100  STRD	R0, R1, [R2, #0]
;input_capture_demo.c, 210 :: 		overflowCountTemp = overflowCount;
0x1828	0x4A0B    LDR	R2, [PC, #44]
0x182A	0x8811    LDRH	R1, [R2, #0]
0x182C	0x480E    LDR	R0, [PC, #56]
0x182E	0x8001    STRH	R1, [R0, #0]
;input_capture_demo.c, 211 :: 		overflowCount = 0;                                                      // Reset the overflow counter to 0
0x1830	0x2000    MOVS	R0, #0
0x1832	0x8010    STRH	R0, [R2, #0]
;input_capture_demo.c, 212 :: 		inputEventCounter++;                                                    // Increment total input capture event counter
0x1834	0x490D    LDR	R1, [PC, #52]
0x1836	0x6808    LDR	R0, [R1, #0]
0x1838	0x1C40    ADDS	R0, R0, #1
0x183A	0x6008    STR	R0, [R1, #0]
;input_capture_demo.c, 213 :: 		}
L_timer2_interrupt10:
;input_capture_demo.c, 217 :: 		NVIC_IntEnable(IVT_INT_TIM2);                                              // Re-enable timer 2 interrupt
0x183C	0xF240002C  MOVW	R0, #44
0x1840	0xF7FFFD8C  BL	_NVIC_IntEnable+0
;input_capture_demo.c, 219 :: 		}
L_end_timer2_interrupt:
0x1844	0xF8DDE000  LDR	LR, [SP, #0]
0x1848	0xB001    ADD	SP, SP, #4
0x184A	0xF85D4B04  POP	(R4)
0x184E	0x4770    BX	LR
0x1850	0x00244000  	TIM2_CNT+0
0x1854	0x02004200  	TIM2_SR+0
0x1858	0x017C2000  	_overflowCount+0
0x185C	0x02044200  	TIM2_SR+0
0x1860	0x00344000  	TIM2_CCR1+0
0x1864	0x00202000  	_endTime+0
0x1868	0x001C2000  	_overflowCountTemp+0
0x186C	0x01202000  	_inputEventCounter+0
; end of _timer2_interrupt
_NVIC_IntDisable:
;__Lib_System_4XX.c, 264 :: 		
; ivt start address is: 0 (R0)
0x1040	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 276 :: 		
0x1042	0x2804    CMP	R0, #4
0x1044	0xD107    BNE	L_NVIC_IntDisable18
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 281 :: 		
0x1046	0x491B    LDR	R1, [PC, #108]
0x1048	0x680A    LDR	R2, [R1, #0]
0x104A	0xF46F3180  MVN	R1, #65536
0x104E	0x400A    ANDS	R2, R1
0x1050	0x4918    LDR	R1, [PC, #96]
0x1052	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 282 :: 		
0x1054	0xE02B    B	L_NVIC_IntDisable19
L_NVIC_IntDisable18:
;__Lib_System_4XX.c, 283 :: 		
; ivt start address is: 0 (R0)
0x1056	0x2805    CMP	R0, #5
0x1058	0xD107    BNE	L_NVIC_IntDisable20
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 288 :: 		
0x105A	0x4916    LDR	R1, [PC, #88]
0x105C	0x680A    LDR	R2, [R1, #0]
0x105E	0xF46F3100  MVN	R1, #131072
0x1062	0x400A    ANDS	R2, R1
0x1064	0x4913    LDR	R1, [PC, #76]
0x1066	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 289 :: 		
0x1068	0xE021    B	L_NVIC_IntDisable21
L_NVIC_IntDisable20:
;__Lib_System_4XX.c, 290 :: 		
; ivt start address is: 0 (R0)
0x106A	0x2806    CMP	R0, #6
0x106C	0xD107    BNE	L_NVIC_IntDisable22
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 295 :: 		
0x106E	0x4911    LDR	R1, [PC, #68]
0x1070	0x680A    LDR	R2, [R1, #0]
0x1072	0xF46F2180  MVN	R1, #262144
0x1076	0x400A    ANDS	R2, R1
0x1078	0x490E    LDR	R1, [PC, #56]
0x107A	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 296 :: 		
0x107C	0xE017    B	L_NVIC_IntDisable23
L_NVIC_IntDisable22:
;__Lib_System_4XX.c, 297 :: 		
; ivt start address is: 0 (R0)
0x107E	0x280F    CMP	R0, #15
0x1080	0xD107    BNE	L_NVIC_IntDisable24
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 302 :: 		
0x1082	0x490D    LDR	R1, [PC, #52]
0x1084	0x680A    LDR	R2, [R1, #0]
0x1086	0xF06F0102  MVN	R1, #2
0x108A	0x400A    ANDS	R2, R1
0x108C	0x490A    LDR	R1, [PC, #40]
0x108E	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 303 :: 		
0x1090	0xE00D    B	L_NVIC_IntDisable25
L_NVIC_IntDisable24:
;__Lib_System_4XX.c, 304 :: 		
; ivt start address is: 0 (R0)
0x1092	0x2810    CMP	R0, #16
0x1094	0xD30B    BCC	L_NVIC_IntDisable26
;__Lib_System_4XX.c, 309 :: 		
0x1096	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x109A	0x0961    LSRS	R1, R4, #5
0x109C	0x008A    LSLS	R2, R1, #2
0x109E	0x4907    LDR	R1, [PC, #28]
0x10A0	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 310 :: 		
0x10A2	0xF004021F  AND	R2, R4, #31
0x10A6	0xF04F0101  MOV	R1, #1
0x10AA	0x4091    LSLS	R1, R2
0x10AC	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 311 :: 		
L_NVIC_IntDisable26:
L_NVIC_IntDisable25:
L_NVIC_IntDisable23:
L_NVIC_IntDisable21:
L_NVIC_IntDisable19:
;__Lib_System_4XX.c, 312 :: 		
L_end_NVIC_IntDisable:
0x10AE	0xB001    ADD	SP, SP, #4
0x10B0	0x4770    BX	LR
0x10B2	0xBF00    NOP
0x10B4	0xED24E000  	SCB_SHCRS+0
0x10B8	0xE010E000  	STK_CTRL+0
0x10BC	0xE180E000  	NVIC_ICER0+0
; end of _NVIC_IntDisable
;input_capture_demo.c,0 :: ?ICS_poll_flag [2]
0x1F30	0x0000 ;?ICS_poll_flag+0
; end of ?ICS_poll_flag
;input_capture_demo.c,0 :: ?ICS_print_counter [2]
0x1F32	0x0000 ;?ICS_print_counter+0
; end of ?ICS_print_counter
;input_capture_demo.c,0 :: ?ICS_overflowCountTemp [2]
0x1F34	0x0000 ;?ICS_overflowCountTemp+0
; end of ?ICS_overflowCountTemp
;input_capture_demo.c,0 :: ?ICS_ENCODER_TIM_PSC [2]
0x1F36	0x0000 ;?ICS_ENCODER_TIM_PSC+0
; end of ?ICS_ENCODER_TIM_PSC
;input_capture_demo.c,0 :: ?ICS_endTime [8]
0x1F38	0x00000000 ;?ICS_endTime+0
0x1F3C	0x00000000 ;?ICS_endTime+4
; end of ?ICS_endTime
;input_capture_demo.c,0 :: ?ICS_pulseTicks [4]
0x1F40	0x00000000 ;?ICS_pulseTicks+0
; end of ?ICS_pulseTicks
;input_capture_demo.c,0 :: ?ICS_ENCODER_TIM_RELOAD [4]
0x1F44	0x0000FFFF ;?ICS_ENCODER_TIM_RELOAD+0
; end of ?ICS_ENCODER_TIM_RELOAD
;input_capture_demo.c,0 :: ?ICS?lstr2_input_capture_demo [16]
0x1F48	0x656D6954 ;?ICS?lstr2_input_capture_demo+0
0x1F4C	0x72657020 ;?ICS?lstr2_input_capture_demo+4
0x1F50	0x63697420 ;?ICS?lstr2_input_capture_demo+8
0x1F54	0x00203A6B ;?ICS?lstr2_input_capture_demo+12
; end of ?ICS?lstr2_input_capture_demo
;,0 :: _initBlock_8 [40]
; Containing: ?ICS?lstr3_input_capture_demo [3]
;             ?ICS?lstr4_input_capture_demo [34]
;             ?ICS?lstr5_input_capture_demo [3]
0x1F58	0x54000D0A ;_initBlock_8+0 : ?ICS?lstr3_input_capture_demo at 0x1F58 : ?ICS?lstr4_input_capture_demo at 0x1F5B
0x1F5C	0x6C61746F ;_initBlock_8+4
0x1F60	0x6D756E20 ;_initBlock_8+8
0x1F64	0x20726562 ;_initBlock_8+12
0x1F68	0x7420666F ;_initBlock_8+16
0x1F6C	0x72656D69 ;_initBlock_8+20
0x1F70	0x65766F20 ;_initBlock_8+24
0x1F74	0x6F6C6672 ;_initBlock_8+28
0x1F78	0x203A7377 ;_initBlock_8+32
0x1F7C	0x000D0A00 ;_initBlock_8+36 : ?ICS?lstr5_input_capture_demo at 0x1F7D
; end of _initBlock_8
;input_capture_demo.c,0 :: ?ICS?lstr6_input_capture_demo [28]
0x1F80	0x636C6143 ;?ICS?lstr6_input_capture_demo+0
0x1F84	0x74616C75 ;?ICS?lstr6_input_capture_demo+4
0x1F88	0x4F206465 ;?ICS?lstr6_input_capture_demo+8
0x1F8C	0x66726576 ;?ICS?lstr6_input_capture_demo+12
0x1F90	0x20776F6C ;?ICS?lstr6_input_capture_demo+16
0x1F94	0x656D6954 ;?ICS?lstr6_input_capture_demo+20
0x1F98	0x00203A20 ;?ICS?lstr6_input_capture_demo+24
; end of ?ICS?lstr6_input_capture_demo
;,0 :: _initBlock_10 [34]
; Containing: ?ICS?lstr7_input_capture_demo [3]
;             ?ICS?lstr8_input_capture_demo [31]
0x1F9C	0x54000D0A ;_initBlock_10+0 : ?ICS?lstr7_input_capture_demo at 0x1F9C : ?ICS?lstr8_input_capture_demo at 0x1F9F
0x1FA0	0x20656D69 ;_initBlock_10+4
0x1FA4	0x64616572 ;_initBlock_10+8
0x1FA8	0x6F726620 ;_initBlock_10+12
0x1FAC	0x4343206D ;_initBlock_10+16
0x1FB0	0x52203150 ;_initBlock_10+20
0x1FB4	0x73696765 ;_initBlock_10+24
0x1FB8	0x3A726574 ;_initBlock_10+28
0x1FBC	0x0020 ;_initBlock_10+32
; end of _initBlock_10
;,0 :: _initBlock_11 [42]
; Containing: ?ICS?lstr9_input_capture_demo [3]
;             ?ICS?lstr10_input_capture_demo [39]
0x1FBE	0x54000D0A ;_initBlock_11+0 : ?ICS?lstr9_input_capture_demo at 0x1FBE : ?ICS?lstr10_input_capture_demo at 0x1FC1
0x1FC2	0x6C61746F ;_initBlock_11+4
0x1FC6	0x6D756E20 ;_initBlock_11+8
0x1FCA	0x20726562 ;_initBlock_11+12
0x1FCE	0x7420666F ;_initBlock_11+16
0x1FD2	0x736B6369 ;_initBlock_11+20
0x1FD6	0x74656220 ;_initBlock_11+24
0x1FDA	0x6E656577 ;_initBlock_11+28
0x1FDE	0x65766520 ;_initBlock_11+32
0x1FE2	0x3A73746E ;_initBlock_11+36
0x1FE6	0x0020 ;_initBlock_11+40
; end of _initBlock_11
;,0 :: _initBlock_12 [36]
; Containing: ?ICS?lstr11_input_capture_demo [3]
;             ?ICS?lstr12_input_capture_demo [33]
0x1FE8	0x50000D0A ;_initBlock_12+0 : ?ICS?lstr11_input_capture_demo at 0x1FE8 : ?ICS?lstr12_input_capture_demo at 0x1FEB
0x1FEC	0x6F697265 ;_initBlock_12+4
0x1FF0	0x666F2064 ;_initBlock_12+8
0x1FF4	0x636E6920 ;_initBlock_12+12
0x1FF8	0x6E696D6F ;_initBlock_12+16
0x1FFC	0x69732067 ;_initBlock_12+20
0x2000	0x6C616E67 ;_initBlock_12+24
0x2004	0x736D2820 ;_initBlock_12+28
0x2008	0x00203A29 ;_initBlock_12+32
; end of _initBlock_12
;,0 :: _initBlock_13 [42]
; Containing: ?ICS?lstr13_input_capture_demo [3]
;             ?ICS?lstr14_input_capture_demo [36]
;             ?ICS?lstr15_input_capture_demo [3]
0x200C	0x46000D0A ;_initBlock_13+0 : ?ICS?lstr13_input_capture_demo at 0x200C : ?ICS?lstr14_input_capture_demo at 0x200F
0x2010	0x75716572 ;_initBlock_13+4
0x2014	0x79636E65 ;_initBlock_13+8
0x2018	0x20666F20 ;_initBlock_13+12
0x201C	0x6F636E69 ;_initBlock_13+16
0x2020	0x676E696D ;_initBlock_13+20
0x2024	0x67697320 ;_initBlock_13+24
0x2028	0x206C616E ;_initBlock_13+28
0x202C	0x297A4828 ;_initBlock_13+32
0x2030	0x0A00203A ;_initBlock_13+36 : ?ICS?lstr15_input_capture_demo at 0x2033
0x2034	0x000D ;_initBlock_13+40
; end of _initBlock_13
;__Lib_Conversions.c,0 :: ?ICS?lstr5___Lib_Conversions [2]
0x2036	0x0030 ;?ICS?lstr5___Lib_Conversions+0
; end of ?ICS?lstr5___Lib_Conversions
;input_capture_demo.c,0 :: ?ICS_inputEventCounter [4]
0x2038	0x00000000 ;?ICS_inputEventCounter+0
; end of ?ICS_inputEventCounter
;,0 :: _initBlock_16 [38]
; Containing: ?ICS?lstr16_input_capture_demo [33]
;             ?ICS?lstr17_input_capture_demo [5]
0x203C	0x626D754E ;_initBlock_16+0 : ?ICS?lstr16_input_capture_demo at 0x203C
0x2040	0x6F207265 ;_initBlock_16+4
0x2044	0x6E692066 ;_initBlock_16+8
0x2048	0x20747570 ;_initBlock_16+12
0x204C	0x74706163 ;_initBlock_16+16
0x2050	0x20657275 ;_initBlock_16+20
0x2054	0x6E657665 ;_initBlock_16+24
0x2058	0x203A7374 ;_initBlock_16+28
0x205C	0x0A0A0A00 ;_initBlock_16+32 : ?ICS?lstr17_input_capture_demo at 0x205D
0x2060	0x000D ;_initBlock_16+36
; end of _initBlock_16
;input_capture_demo.c,0 :: ?ICS?lstr18_input_capture_demo [22]
0x2062	0x45206F4E ;?ICS?lstr18_input_capture_demo+0
0x2066	0x746E6576 ;?ICS?lstr18_input_capture_demo+4
0x206A	0x65442073 ;?ICS?lstr18_input_capture_demo+8
0x206E	0x74636574 ;?ICS?lstr18_input_capture_demo+12
0x2072	0x0A0A6465 ;?ICS?lstr18_input_capture_demo+16
0x2076	0x000D ;?ICS?lstr18_input_capture_demo+20
; end of ?ICS?lstr18_input_capture_demo
;input_capture_demo.c,0 :: ?ICS_MCU_FREQUENCY [4]
0x2078	0x0A037A00 ;?ICS_MCU_FREQUENCY+0
; end of ?ICS_MCU_FREQUENCY
;__Lib_Conversions.c,0 :: ?ICS?lstr4___Lib_Conversions [4]
0x207C	0x004E614E ;?ICS?lstr4___Lib_Conversions+0
; end of ?ICS?lstr4___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr6___Lib_Conversions [4]
0x2080	0x00464E49 ;?ICS?lstr6___Lib_Conversions+0
; end of ?ICS?lstr6___Lib_Conversions
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x2084	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x2088	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x208C	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x2090	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;input_capture_demo.c,0 :: ?ICS_overflowCount [2]
0x2094	0x0000 ;?ICS_overflowCount+0
; end of ?ICS_overflowCount
;__Lib_GPIO_32F4xx_Defs.c,789 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x2098	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x209C	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x20A0	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x20A4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x20A8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x20AC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x20B0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x20B4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x20B8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x20BC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x20C0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x20C4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x20C8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x20CC	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x20D0	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x20D4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x20D8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x20DC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x20E0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x20E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x20E8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x20EC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x20F0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x20F4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x20F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x20FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x2100	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F4xx_Defs.c,464 :: __GPIO_MODULE_TIM2_CH1_PA0 [108]
0x2104	0x00000100 ;__GPIO_MODULE_TIM2_CH1_PA0+0
0x2108	0xFFFFFFFF ;__GPIO_MODULE_TIM2_CH1_PA0+4
0x210C	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+8
0x2110	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+12
0x2114	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+16
0x2118	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+20
0x211C	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+24
0x2120	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+28
0x2124	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+32
0x2128	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+36
0x212C	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+40
0x2130	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+44
0x2134	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+48
0x2138	0x00001018 ;__GPIO_MODULE_TIM2_CH1_PA0+52
0x213C	0xFFFFFFFF ;__GPIO_MODULE_TIM2_CH1_PA0+56
0x2140	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+60
0x2144	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+64
0x2148	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+68
0x214C	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+72
0x2150	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+76
0x2154	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+80
0x2158	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+84
0x215C	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+88
0x2160	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+92
0x2164	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+96
0x2168	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+100
0x216C	0x00000000 ;__GPIO_MODULE_TIM2_CH1_PA0+104
; end of __GPIO_MODULE_TIM2_CH1_PA0
;input_capture_demo.c,0 :: ?ICS?lstr1_input_capture_demo [23]
0x2170	0x6F72500D ;?ICS?lstr1_input_capture_demo+0
0x2174	0x6D617267 ;?ICS?lstr1_input_capture_demo+4
0x2178	0x73614820 ;?ICS?lstr1_input_capture_demo+8
0x217C	0x61745320 ;?ICS?lstr1_input_capture_demo+12
0x2180	0x64657472 ;?ICS?lstr1_input_capture_demo+16
0x2184	0x000D0A ;?ICS?lstr1_input_capture_demo+20
; end of ?ICS?lstr1_input_capture_demo
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [12]    _Get_Fosc_kHz
0x0194     [168]    _GPIO_Clk_Enable
0x023C     [132]    _RCC_GetClocksFrequency
0x02C0     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0554     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0650     [560]    _GPIO_Config
0x0880      [30]    __Lib_UART_123_45_6_UARTx_Write
0x08A0      [52]    _UART1_Init
0x08D4      [76]    _LongWordToStr
0x0920      [80]    _WordToStr
0x0970      [40]    _strcpy
0x0998     [134]    __Compare_DP
0x0A20      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x0A54     [330]    __Div_DP
0x0BA0      [28]    _GPIO_Digital_Output
0x0BBC      [70]    _GPIO_Alternate_Function_Enable
0x0C04      [52]    _init_hardware
0x0C38      [82]    __LongDoubleToSignedIntegral
0x0C8C     [812]    _LongDoubleToStr
0x0FB8      [58]    ___FillZeros
0x0FF4      [76]    __Lib_System_4XX_SystemClockSetDefault
0x1040     [128]    _NVIC_IntDisable
0x10C0     [108]    _LongToStr
0x112C     [110]    _IntToStr
0x119C      [20]    ___CC2DW
0x11B0      [52]    __SignedIntegralToLongDouble
0x11E4     [376]    _init_tim2_input_capture
0x135C     [120]    _NVIC_IntEnable
0x13D4      [38]    __UnsignedIntegralToLongDouble
0x1400      [44]    _init_serial_comm
0x142C      [88]    _init_timer3
0x1484     [262]    __Mul_DP
0x158C     [436]    __Add_DP
0x1740      [62]    _strncpy
0x1780      [28]    _UART1_Write_Text
0x179C      [36]    _Timer3_interrupt
0x17C0      [24]    _external_interrupt
0x17D8     [152]    _timer2_interrupt
0x1870      [42]    ___EnableFPU
0x189C     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x1BFC     [776]    _main
0x1F04       [8]    ___GenExcept
0x1F0C      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000      [23]    ?lstr1_input_capture_demo
0x20000018       [2]    _poll_flag
0x2000001A       [2]    _print_counter
0x2000001C       [2]    _overflowCountTemp
0x2000001E       [2]    _ENCODER_TIM_PSC
0x20000020       [8]    _endTime
0x20000028       [4]    _pulseTicks
0x2000002C       [4]    _ENCODER_TIM_RELOAD
0x20000030      [16]    ?lstr2_input_capture_demo
0x20000040       [3]    ?lstr3_input_capture_demo
0x20000043      [34]    ?lstr4_input_capture_demo
0x20000065       [3]    ?lstr5_input_capture_demo
0x20000068      [28]    ?lstr6_input_capture_demo
0x20000084       [3]    ?lstr7_input_capture_demo
0x20000087      [31]    ?lstr8_input_capture_demo
0x200000A6       [3]    ?lstr9_input_capture_demo
0x200000A9      [39]    ?lstr10_input_capture_demo
0x200000D0       [3]    ?lstr11_input_capture_demo
0x200000D3      [33]    ?lstr12_input_capture_demo
0x200000F4       [3]    ?lstr13_input_capture_demo
0x200000F7      [36]    ?lstr14_input_capture_demo
0x2000011B       [3]    ?lstr15_input_capture_demo
0x2000011E       [2]    ?lstr5___Lib_Conversions
0x20000120       [4]    _inputEventCounter
0x20000124      [33]    ?lstr16_input_capture_demo
0x20000145       [5]    ?lstr17_input_capture_demo
0x2000014A      [22]    ?lstr18_input_capture_demo
0x20000160       [4]    _MCU_FREQUENCY
0x20000164       [4]    ?lstr4___Lib_Conversions
0x20000168       [4]    ?lstr6___Lib_Conversions
0x2000016C      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000017C       [2]    _overflowCount
0x2000017E      [15]    _testOutput
0x20000190       [8]    _totalOverflowTime
0x20000198       [8]    _timer2_overflow_period_ms
0x200001A0       [8]    _totalInputTime
0x200001A8       [8]    _timer2_tick_period_ms
0x200001B0       [8]    _inputPeriod
0x200001B8       [8]    _inputFrequency
0x200001C0      [15]    _timePerTickInText
0x200001CF      [15]    _overflowsInText
0x200001DE      [15]    _totalOverflowTimeInText
0x200001ED      [15]    _endTimeInText
0x200001FC      [15]    _ticksInText
0x2000020B      [15]    _periodInText
0x2000021A      [15]    _frequencyInText
0x20000229      [15]    _eventCounterInText
0x20000238       [8]    _timer2_overflow_frequency
0x20000240       [4]    ___System_CLOCK_IN_KHZ
0x20000244       [4]    __VOLTAGE_RANGE
0x20000248       [4]    _UART_Wr_Ptr
0x2000024C       [4]    _UART_Rd_Ptr
0x20000250       [4]    _UART_Rdy_Ptr
0x20000254       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1F30       [2]    ?ICS_poll_flag
0x1F32       [2]    ?ICS_print_counter
0x1F34       [2]    ?ICS_overflowCountTemp
0x1F36       [2]    ?ICS_ENCODER_TIM_PSC
0x1F38       [8]    ?ICS_endTime
0x1F40       [4]    ?ICS_pulseTicks
0x1F44       [4]    ?ICS_ENCODER_TIM_RELOAD
0x1F48      [16]    ?ICS?lstr2_input_capture_demo
0x1F58       [3]    ?ICS?lstr3_input_capture_demo
0x1F5B      [34]    ?ICS?lstr4_input_capture_demo
0x1F7D       [3]    ?ICS?lstr5_input_capture_demo
0x1F80      [28]    ?ICS?lstr6_input_capture_demo
0x1F9C       [3]    ?ICS?lstr7_input_capture_demo
0x1F9F      [31]    ?ICS?lstr8_input_capture_demo
0x1FBE       [3]    ?ICS?lstr9_input_capture_demo
0x1FC1      [39]    ?ICS?lstr10_input_capture_demo
0x1FE8       [3]    ?ICS?lstr11_input_capture_demo
0x1FEB      [33]    ?ICS?lstr12_input_capture_demo
0x200C       [3]    ?ICS?lstr13_input_capture_demo
0x200F      [36]    ?ICS?lstr14_input_capture_demo
0x2033       [3]    ?ICS?lstr15_input_capture_demo
0x2036       [2]    ?ICS?lstr5___Lib_Conversions
0x2038       [4]    ?ICS_inputEventCounter
0x203C      [33]    ?ICS?lstr16_input_capture_demo
0x205D       [5]    ?ICS?lstr17_input_capture_demo
0x2062      [22]    ?ICS?lstr18_input_capture_demo
0x2078       [4]    ?ICS_MCU_FREQUENCY
0x207C       [4]    ?ICS?lstr4___Lib_Conversions
0x2080       [4]    ?ICS?lstr6___Lib_Conversions
0x2084      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x2094       [2]    ?ICS_overflowCount
0x2098     [108]    __GPIO_MODULE_USART1_PA9_10
0x2104     [108]    __GPIO_MODULE_TIM2_CH1_PA0
0x2170      [23]    ?ICS?lstr1_input_capture_demo
