// Seed: 120162216
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5, id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd14
) (
    _id_1,
    id_2,
    id_3[-1 : id_1]
);
  input logic [7:0] id_3;
  inout wire id_2;
  inout wire _id_1;
  logic id_4;
  ;
  logic id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  logic id_6, id_7;
endmodule
program module_2 #(
    parameter id_0 = 32'd89
) (
    input tri1 _id_0
);
  wire [~  ~  1 : id_0] id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire [id_0 : -1] id_3;
endprogram
