example-0: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk or posedge reset)
	if (reset) r_reg <= 5'b00000;
	else r_reg <= r_next;
	
// the feedback value is the xor of the r_reg feedback and the q_mux_out feedback
assign feedback_value = r_reg[0] ^ r_reg[2];
// select the r_reg value to output
assign r_next = (q_mux_out == 1'b1) ? r_reg : q_reg;

================================================================
example-1: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk or posedge reset)
begin
	if(reset)
	begin
	r_reg <= 5'b00000;
	end
	else
	begin
	r_reg <= r_next;
	end
end
assign r_next = r_reg + feedback_value;
assign q = r_reg;

================================================================
example-2: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
always @ (posedge clk or posedge reset)
begin
	if(reset)
	begin
	r_reg <= 5'b11111;
	end
	else
	begin
	r_reg <= r_next;
	end
end
assign r_next = {r_reg[4:2],feedback_value};

================================================================
example-3: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
assign q = r_reg;
always @(posedge clk, posedge reset)
begin
	if (reset)
	begin
// assign the value of r_reg to q when reset is high
// set all feedback bits to 0 and the MSB to 1
// assign the MSB to the output q
r_reg <= 5'b11001;
	end
	else
	begin
// if none of the reset, feedback_value should be 0
// assign the value of r_next to q
r_reg <= r_next;
	end
end
assign feedback_value = r_reg[0] ^ r_reg[1];
assign r_next = {r_reg[3:1], feedback_value};

================================================================
example-4: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
assign r_next = (reset)? {1'b1,1'b1,1'b1} : {feedback_value,r_reg[4:3]};
always@(posedge clk)
	begin
	if(reset)
		r_reg <= {1'b1,1'b1,1'b1};
	else
	begin
	r_reg <= r_next;
	end
	end
// create the feedback value
// assign the MSB of r_reg to the right bit of feedback_value
// assign the MSB of r_next to the left bit of feedback_value
// xor the left and right bits of r_reg with the MSB of r_next
// xor the MSB of r_reg and r_next
// concatenate the xor results with the MSB of r_reg and
================================================================
