Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: cpu_checker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_checker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_checker"
Output Format                      : NGC
Target Device                      : xc6slx4-2-tqg144

---- Source Options
Top Module Name                    : cpu_checker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISE\work\work3\cpu_checker.v" into library work
Parsing module <cpu_checker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_checker>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_checker>.
    Related source file is "E:\ISE\work\work3\cpu_checker.v".
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <out>.
    Found 2-bit register for signal <judge>.
    Found 4-bit register for signal <status>.
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 56                                             |
    | Inputs             | 17                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <cnt[3]_GND_1_o_add_130_OUT> created at line 296.
    Found 64x4-bit Read Only RAM for signal <_n0170>
    Found 8-bit comparator lessequal for signal <n0001> created at line 30
    Found 8-bit comparator lessequal for signal <n0003> created at line 30
    Found 8-bit comparator lessequal for signal <n0007> created at line 32
    Found 8-bit comparator lessequal for signal <n0009> created at line 32
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cpu_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x4-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 1
 2-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 4
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 17
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cpu_checker>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0170> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char<5:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cpu_checker> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x4-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Comparators                                          : 4
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 17
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <status[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 1111  | 1111
 0110  | 0110
 1000  | 1000
 0101  | 0101
 0111  | 0111
 1011  | 1011
 1010  | 1010
 1001  | 1001
 1100  | 1100
 1110  | 1110
 1101  | 1101
-------------------

Optimizing unit <cpu_checker> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_checker, actual ratio is 4.
FlipFlop status_FSM_FFd1 has been replicated 1 time(s)
FlipFlop status_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_checker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 105
#      INV                         : 1
#      LUT2                        : 8
#      LUT3                        : 5
#      LUT4                        : 16
#      LUT5                        : 15
#      LUT6                        : 55
#      MUXF7                       : 5
# FlipFlops/Latches                : 13
#      FDE                         : 7
#      FDR                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 9
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              13  out of   4800     0%  
 Number of Slice LUTs:                  100  out of   2400     4%  
    Number used as Logic:               100  out of   2400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    103
   Number with an unused Flip Flop:      90  out of    103    87%  
   Number with an unused LUT:             3  out of    103     2%  
   Number of fully used LUT-FF pairs:    10  out of    103     9%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.040ns (Maximum Frequency: 198.413MHz)
   Minimum input arrival time before clock: 12.673ns
   Maximum output required time after clock: 5.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.040ns (frequency: 198.413MHz)
  Total number of paths / destination ports: 409 / 20
-------------------------------------------------------------------------
Delay:               5.040ns (Levels of Logic = 4)
  Source:            cnt_3 (FF)
  Destination:       status_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_3 to status_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.525   1.220  cnt_3 (cnt_3)
     LUT6:I2->O            5   0.254   0.841  status_FSM_FFd3-In31 (status_FSM_FFd3-In31)
     LUT6:I5->O            1   0.254   0.682  status_FSM_FFd2-In6_SW0_F (N52)
     LUT6:I5->O            1   0.254   0.682  status_FSM_FFd2-In5_SW1 (N45)
     LUT6:I5->O            1   0.254   0.000  status_FSM_FFd2-In7 (status_FSM_FFd2-In)
     FDR:D                     0.074          status_FSM_FFd2
    ----------------------------------------
    Total                      5.040ns (1.615ns logic, 3.425ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21931 / 23
-------------------------------------------------------------------------
Offset:              12.673ns (Levels of Logic = 10)
  Source:            char<6> (PAD)
  Destination:       status_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: char<6> to status_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.220  char_6_IBUF (char_6_IBUF)
     LUT4:I0->O            2   0.254   0.726  char[7]_GND_1_o_equal_1_o<7>11 (char[7]_GND_1_o_equal_1_o<7>1)
     LUT5:I4->O            3   0.254   1.221  char[7]_GND_1_o_equal_1_o<7>1 (char[7]_GND_1_o_equal_1_o)
     LUT6:I0->O           27   0.254   1.866  Mmux_type21 (type<1>)
     LUT6:I1->O           17   0.254   1.209  status_FSM_FFd4-In221 (status_FSM_FFd4-In22)
     LUT2:I1->O            8   0.254   1.374  type[3]_GND_1_o_equal_128_o<3>1 (type[3]_GND_1_o_equal_128_o)
     LUT6:I1->O            3   0.254   0.766  status_FSM_FFd1-In3 (status_FSM_FFd1-In3)
     LUT5:I4->O            1   0.254   0.000  status_FSM_FFd1-In5_SW0_G (N55)
     MUXF7:I1->O           1   0.175   0.682  status_FSM_FFd1-In5_SW0 (N36)
     LUT6:I5->O            2   0.254   0.000  status_FSM_FFd1-In8 (status_FSM_FFd1-In)
     FDR:D                     0.074          status_FSM_FFd1
    ----------------------------------------
    Total                     12.673ns (3.609ns logic, 9.064ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.202ns (Levels of Logic = 2)
  Source:            out (FF)
  Destination:       format_type<1> (PAD)
  Source Clock:      clk rising

  Data Path: out to format_type<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.834  out (out)
     LUT2:I0->O            1   0.250   0.681  Mmux_format_type21 (format_type_1_OBUF)
     OBUF:I->O                 2.912          format_type_1_OBUF (format_type<1>)
    ----------------------------------------
    Total                      5.202ns (3.687ns logic, 1.515ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.040|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.50 secs
 
--> 

Total memory usage is 4487088 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

