module CircularBufferMulti_1(
  input         clock,
                reset,
  input  [2:0]  io_enqValid,
  input         io_enqData_0_store,
  input  [4:0]  io_enqData_0_rd,
                io_enqData_0_op,
  input  [31:0] io_enqData_0_pc,
                io_enqData_0_addr,
                io_enqData_0_data,
  input  [2:0]  io_enqData_0_elemWidth,
                io_enqData_0_sew,
                io_enqData_0_emul_data,
                io_enqData_0_nfields,
  input         io_enqData_1_store,
  input  [4:0]  io_enqData_1_rd,
                io_enqData_1_op,
  input  [31:0] io_enqData_1_pc,
                io_enqData_1_addr,
                io_enqData_1_data,
  input  [2:0]  io_enqData_1_elemWidth,
                io_enqData_1_sew,
                io_enqData_1_emul_data,
                io_enqData_1_nfields,
  input         io_enqData_2_store,
  input  [4:0]  io_enqData_2_rd,
                io_enqData_2_op,
  input  [31:0] io_enqData_2_pc,
                io_enqData_2_addr,
                io_enqData_2_data,
  input  [2:0]  io_enqData_2_elemWidth,
                io_enqData_2_sew,
                io_enqData_2_emul_data,
                io_enqData_2_nfields,
  input         io_enqData_3_store,
  input  [4:0]  io_enqData_3_rd,
                io_enqData_3_op,
  input  [31:0] io_enqData_3_pc,
                io_enqData_3_addr,
                io_enqData_3_data,
  input  [2:0]  io_enqData_3_elemWidth,
                io_enqData_3_sew,
                io_enqData_3_emul_data,
                io_enqData_3_nfields,
  output [2:0]  io_nEnqueued,
                io_nSpace,
  output        io_dataOut_0_store,
  output [4:0]  io_dataOut_0_rd,
                io_dataOut_0_op,
  output [31:0] io_dataOut_0_pc,
                io_dataOut_0_addr,
                io_dataOut_0_data,
  output [2:0]  io_dataOut_0_elemWidth,
                io_dataOut_0_sew,
                io_dataOut_0_emul_data,
                io_dataOut_0_nfields,
  output        io_dataOut_1_store,
  output [4:0]  io_dataOut_1_rd,
                io_dataOut_1_op,
  output [31:0] io_dataOut_1_pc,
                io_dataOut_1_addr,
                io_dataOut_1_data,
  output [2:0]  io_dataOut_1_elemWidth,
                io_dataOut_1_sew,
                io_dataOut_1_emul_data,
                io_dataOut_1_nfields,
  output        io_dataOut_2_store,
  output [4:0]  io_dataOut_2_rd,
                io_dataOut_2_op,
  output [31:0] io_dataOut_2_pc,
                io_dataOut_2_addr,
                io_dataOut_2_data,
  output [2:0]  io_dataOut_2_elemWidth,
                io_dataOut_2_sew,
                io_dataOut_2_emul_data,
                io_dataOut_2_nfields,
  output        io_dataOut_3_store,
  output [4:0]  io_dataOut_3_rd,
                io_dataOut_3_op,
  output [31:0] io_dataOut_3_pc,
                io_dataOut_3_addr,
                io_dataOut_3_data,
  output [2:0]  io_dataOut_3_elemWidth,
                io_dataOut_3_sew,
                io_dataOut_3_emul_data,
                io_dataOut_3_nfields,
  input  [2:0]  io_deqReady,
  input         io_flush
);

  reg          buffer_0_store;
  reg  [4:0]   buffer_0_rd;
  reg  [4:0]   buffer_0_op;
  reg  [31:0]  buffer_0_pc;
  reg  [31:0]  buffer_0_addr;
  reg  [31:0]  buffer_0_data;
  reg  [2:0]   buffer_0_elemWidth;
  reg  [2:0]   buffer_0_sew;
  reg  [2:0]   buffer_0_emul_data;
  reg  [2:0]   buffer_0_nfields;
  reg          buffer_1_store;
  reg  [4:0]   buffer_1_rd;
  reg  [4:0]   buffer_1_op;
  reg  [31:0]  buffer_1_pc;
  reg  [31:0]  buffer_1_addr;
  reg  [31:0]  buffer_1_data;
  reg  [2:0]   buffer_1_elemWidth;
  reg  [2:0]   buffer_1_sew;
  reg  [2:0]   buffer_1_emul_data;
  reg  [2:0]   buffer_1_nfields;
  reg          buffer_2_store;
  reg  [4:0]   buffer_2_rd;
  reg  [4:0]   buffer_2_op;
  reg  [31:0]  buffer_2_pc;
  reg  [31:0]  buffer_2_addr;
  reg  [31:0]  buffer_2_data;
  reg  [2:0]   buffer_2_elemWidth;
  reg  [2:0]   buffer_2_sew;
  reg  [2:0]   buffer_2_emul_data;
  reg  [2:0]   buffer_2_nfields;
  reg          buffer_3_store;
  reg  [4:0]   buffer_3_rd;
  reg  [4:0]   buffer_3_op;
  reg  [31:0]  buffer_3_pc;
  reg  [31:0]  buffer_3_addr;
  reg  [31:0]  buffer_3_data;
  reg  [2:0]   buffer_3_elemWidth;
  reg  [2:0]   buffer_3_sew;
  reg  [2:0]   buffer_3_emul_data;
  reg  [2:0]   buffer_3_nfields;
  reg  [1:0]   enqPtr;
  reg  [1:0]   deqPtr;
  reg  [2:0]   nEnqueued;
  wire [8:0]   _outputBufferView_rotated_T_9 = {7'h0, deqPtr} * 9'h77;
  wire [475:0] _outputBufferView_rotated_T_22 =
    _outputBufferView_rotated_T_9[0]
      ? {buffer_0_nfields[0],
         buffer_3_store,
         buffer_3_rd,
         buffer_3_op,
         buffer_3_pc,
         buffer_3_addr,
         buffer_3_data,
         buffer_3_elemWidth,
         buffer_3_sew,
         buffer_3_emul_data,
         buffer_3_nfields,
         buffer_2_store,
         buffer_2_rd,
         buffer_2_op,
         buffer_2_pc,
         buffer_2_addr,
         buffer_2_data,
         buffer_2_elemWidth,
         buffer_2_sew,
         buffer_2_emul_data,
         buffer_2_nfields,
         buffer_1_store,
         buffer_1_rd,
         buffer_1_op,
         buffer_1_pc,
         buffer_1_addr,
         buffer_1_data,
         buffer_1_elemWidth,
         buffer_1_sew,
         buffer_1_emul_data,
         buffer_1_nfields,
         buffer_0_store,
         buffer_0_rd,
         buffer_0_op,
         buffer_0_pc,
         buffer_0_addr,
         buffer_0_data,
         buffer_0_elemWidth,
         buffer_0_sew,
         buffer_0_emul_data,
         buffer_0_nfields[2:1]}
      : {buffer_3_store,
         buffer_3_rd,
         buffer_3_op,
         buffer_3_pc,
         buffer_3_addr,
         buffer_3_data,
         buffer_3_elemWidth,
         buffer_3_sew,
         buffer_3_emul_data,
         buffer_3_nfields,
         buffer_2_store,
         buffer_2_rd,
         buffer_2_op,
         buffer_2_pc,
         buffer_2_addr,
         buffer_2_data,
         buffer_2_elemWidth,
         buffer_2_sew,
         buffer_2_emul_data,
         buffer_2_nfields,
         buffer_1_store,
         buffer_1_rd,
         buffer_1_op,
         buffer_1_pc,
         buffer_1_addr,
         buffer_1_data,
         buffer_1_elemWidth,
         buffer_1_sew,
         buffer_1_emul_data,
         buffer_1_nfields,
         buffer_0_store,
         buffer_0_rd,
         buffer_0_op,
         buffer_0_pc,
         buffer_0_addr,
         buffer_0_data,
         buffer_0_elemWidth,
         buffer_0_sew,
         buffer_0_emul_data,
         buffer_0_nfields};
  wire [475:0] _outputBufferView_rotated_T_26 =
    _outputBufferView_rotated_T_9[1]
      ? {_outputBufferView_rotated_T_22[1:0], _outputBufferView_rotated_T_22[475:2]}
      : _outputBufferView_rotated_T_22;
  wire [475:0] _outputBufferView_rotated_T_30 =
    _outputBufferView_rotated_T_9[2]
      ? {_outputBufferView_rotated_T_26[3:0], _outputBufferView_rotated_T_26[475:4]}
      : _outputBufferView_rotated_T_26;
  wire [475:0] _outputBufferView_rotated_T_34 =
    _outputBufferView_rotated_T_9[3]
      ? {_outputBufferView_rotated_T_30[7:0], _outputBufferView_rotated_T_30[475:8]}
      : _outputBufferView_rotated_T_30;
  wire [475:0] _outputBufferView_rotated_T_38 =
    _outputBufferView_rotated_T_9[4]
      ? {_outputBufferView_rotated_T_34[15:0], _outputBufferView_rotated_T_34[475:16]}
      : _outputBufferView_rotated_T_34;
  wire [475:0] _outputBufferView_rotated_T_42 =
    _outputBufferView_rotated_T_9[5]
      ? {_outputBufferView_rotated_T_38[31:0], _outputBufferView_rotated_T_38[475:32]}
      : _outputBufferView_rotated_T_38;
  wire [475:0] _outputBufferView_rotated_T_46 =
    _outputBufferView_rotated_T_9[6]
      ? {_outputBufferView_rotated_T_42[63:0], _outputBufferView_rotated_T_42[475:64]}
      : _outputBufferView_rotated_T_42;
  wire [475:0] _outputBufferView_rotated_T_50 =
    _outputBufferView_rotated_T_9[7]
      ? {_outputBufferView_rotated_T_46[127:0], _outputBufferView_rotated_T_46[475:128]}
      : _outputBufferView_rotated_T_46;
  wire [475:0] outputBufferView_rotated =
    _outputBufferView_rotated_T_9[8]
      ? {_outputBufferView_rotated_T_50[255:0], _outputBufferView_rotated_T_50[475:256]}
      : _outputBufferView_rotated_T_50;
  wire         expandedInput_2_ret_valid = io_enqValid > 3'h2;
  wire [8:0]   _rotatedInput_rotated_T_13 = {7'h0, enqPtr} * 9'h78;
  wire [479:0] _rotatedInput_rotated_T_26 =
    _rotatedInput_rotated_T_13[0]
      ? {io_enqData_3_store,
         io_enqData_3_rd,
         io_enqData_3_op,
         io_enqData_3_pc,
         io_enqData_3_addr,
         io_enqData_3_data,
         io_enqData_3_elemWidth,
         io_enqData_3_sew,
         io_enqData_3_emul_data,
         io_enqData_3_nfields,
         expandedInput_2_ret_valid,
         io_enqData_2_store,
         io_enqData_2_rd,
         io_enqData_2_op,
         io_enqData_2_pc,
         io_enqData_2_addr,
         io_enqData_2_data,
         io_enqData_2_elemWidth,
         io_enqData_2_sew,
         io_enqData_2_emul_data,
         io_enqData_2_nfields,
         |(io_enqValid[2:1]),
         io_enqData_1_store,
         io_enqData_1_rd,
         io_enqData_1_op,
         io_enqData_1_pc,
         io_enqData_1_addr,
         io_enqData_1_data,
         io_enqData_1_elemWidth,
         io_enqData_1_sew,
         io_enqData_1_emul_data,
         io_enqData_1_nfields,
         |io_enqValid,
         io_enqData_0_store,
         io_enqData_0_rd,
         io_enqData_0_op,
         io_enqData_0_pc,
         io_enqData_0_addr,
         io_enqData_0_data,
         io_enqData_0_elemWidth,
         io_enqData_0_sew,
         io_enqData_0_emul_data,
         io_enqData_0_nfields,
         io_enqValid[2]}
      : {io_enqValid[2],
         io_enqData_3_store,
         io_enqData_3_rd,
         io_enqData_3_op,
         io_enqData_3_pc,
         io_enqData_3_addr,
         io_enqData_3_data,
         io_enqData_3_elemWidth,
         io_enqData_3_sew,
         io_enqData_3_emul_data,
         io_enqData_3_nfields,
         expandedInput_2_ret_valid,
         io_enqData_2_store,
         io_enqData_2_rd,
         io_enqData_2_op,
         io_enqData_2_pc,
         io_enqData_2_addr,
         io_enqData_2_data,
         io_enqData_2_elemWidth,
         io_enqData_2_sew,
         io_enqData_2_emul_data,
         io_enqData_2_nfields,
         |(io_enqValid[2:1]),
         io_enqData_1_store,
         io_enqData_1_rd,
         io_enqData_1_op,
         io_enqData_1_pc,
         io_enqData_1_addr,
         io_enqData_1_data,
         io_enqData_1_elemWidth,
         io_enqData_1_sew,
         io_enqData_1_emul_data,
         io_enqData_1_nfields,
         |io_enqValid,
         io_enqData_0_store,
         io_enqData_0_rd,
         io_enqData_0_op,
         io_enqData_0_pc,
         io_enqData_0_addr,
         io_enqData_0_data,
         io_enqData_0_elemWidth,
         io_enqData_0_sew,
         io_enqData_0_emul_data,
         io_enqData_0_nfields};
  wire [479:0] _rotatedInput_rotated_T_30 =
    _rotatedInput_rotated_T_13[1]
      ? {_rotatedInput_rotated_T_26[477:0], _rotatedInput_rotated_T_26[479:478]}
      : _rotatedInput_rotated_T_26;
  wire [479:0] _rotatedInput_rotated_T_34 =
    _rotatedInput_rotated_T_13[2]
      ? {_rotatedInput_rotated_T_30[475:0], _rotatedInput_rotated_T_30[479:476]}
      : _rotatedInput_rotated_T_30;
  wire [479:0] _rotatedInput_rotated_T_38 =
    _rotatedInput_rotated_T_13[3]
      ? {_rotatedInput_rotated_T_34[471:0], _rotatedInput_rotated_T_34[479:472]}
      : _rotatedInput_rotated_T_34;
  wire [479:0] _rotatedInput_rotated_T_42 =
    _rotatedInput_rotated_T_13[4]
      ? {_rotatedInput_rotated_T_38[463:0], _rotatedInput_rotated_T_38[479:464]}
      : _rotatedInput_rotated_T_38;
  wire [479:0] _rotatedInput_rotated_T_46 =
    _rotatedInput_rotated_T_13[5]
      ? {_rotatedInput_rotated_T_42[447:0], _rotatedInput_rotated_T_42[479:448]}
      : _rotatedInput_rotated_T_42;
  wire [479:0] _rotatedInput_rotated_T_50 =
    _rotatedInput_rotated_T_13[6]
      ? {_rotatedInput_rotated_T_46[415:0], _rotatedInput_rotated_T_46[479:416]}
      : _rotatedInput_rotated_T_46;
  wire [479:0] _rotatedInput_rotated_T_54 =
    _rotatedInput_rotated_T_13[7]
      ? {_rotatedInput_rotated_T_50[351:0], _rotatedInput_rotated_T_50[479:352]}
      : _rotatedInput_rotated_T_50;
  wire [479:0] rotatedInput_rotated =
    _rotatedInput_rotated_T_13[8]
      ? {_rotatedInput_rotated_T_54[223:0], _rotatedInput_rotated_T_54[479:224]}
      : _rotatedInput_rotated_T_54;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      buffer_0_store <= 1'h0;
      buffer_0_rd <= 5'h0;
      buffer_0_op <= 5'h0;
      buffer_0_pc <= 32'h0;
      buffer_0_addr <= 32'h0;
      buffer_0_data <= 32'h0;
      buffer_0_elemWidth <= 3'h0;
      buffer_0_sew <= 3'h0;
      buffer_0_emul_data <= 3'h0;
      buffer_0_nfields <= 3'h0;
      buffer_1_store <= 1'h0;
      buffer_1_rd <= 5'h0;
      buffer_1_op <= 5'h0;
      buffer_1_pc <= 32'h0;
      buffer_1_addr <= 32'h0;
      buffer_1_data <= 32'h0;
      buffer_1_elemWidth <= 3'h0;
      buffer_1_sew <= 3'h0;
      buffer_1_emul_data <= 3'h0;
      buffer_1_nfields <= 3'h0;
      buffer_2_store <= 1'h0;
      buffer_2_rd <= 5'h0;
      buffer_2_op <= 5'h0;
      buffer_2_pc <= 32'h0;
      buffer_2_addr <= 32'h0;
      buffer_2_data <= 32'h0;
      buffer_2_elemWidth <= 3'h0;
      buffer_2_sew <= 3'h0;
      buffer_2_emul_data <= 3'h0;
      buffer_2_nfields <= 3'h0;
      buffer_3_store <= 1'h0;
      buffer_3_rd <= 5'h0;
      buffer_3_op <= 5'h0;
      buffer_3_pc <= 32'h0;
      buffer_3_addr <= 32'h0;
      buffer_3_data <= 32'h0;
      buffer_3_elemWidth <= 3'h0;
      buffer_3_sew <= 3'h0;
      buffer_3_emul_data <= 3'h0;
      buffer_3_nfields <= 3'h0;
      enqPtr <= 2'h0;
      deqPtr <= 2'h0;
      nEnqueued <= 3'h0;
    end
    else begin
      if (rotatedInput_rotated[119]) begin
        buffer_0_store <= rotatedInput_rotated[118];
        buffer_0_rd <= rotatedInput_rotated[117:113];
        buffer_0_op <= rotatedInput_rotated[112:108];
        buffer_0_pc <= rotatedInput_rotated[107:76];
        buffer_0_addr <= rotatedInput_rotated[75:44];
        buffer_0_data <= rotatedInput_rotated[43:12];
        buffer_0_elemWidth <= rotatedInput_rotated[11:9];
        buffer_0_sew <= rotatedInput_rotated[8:6];
        buffer_0_emul_data <= rotatedInput_rotated[5:3];
        buffer_0_nfields <= rotatedInput_rotated[2:0];
      end
      if (rotatedInput_rotated[239]) begin
        buffer_1_store <= rotatedInput_rotated[238];
        buffer_1_rd <= rotatedInput_rotated[237:233];
        buffer_1_op <= rotatedInput_rotated[232:228];
        buffer_1_pc <= rotatedInput_rotated[227:196];
        buffer_1_addr <= rotatedInput_rotated[195:164];
        buffer_1_data <= rotatedInput_rotated[163:132];
        buffer_1_elemWidth <= rotatedInput_rotated[131:129];
        buffer_1_sew <= rotatedInput_rotated[128:126];
        buffer_1_emul_data <= rotatedInput_rotated[125:123];
        buffer_1_nfields <= rotatedInput_rotated[122:120];
      end
      if (rotatedInput_rotated[359]) begin
        buffer_2_store <= rotatedInput_rotated[358];
        buffer_2_rd <= rotatedInput_rotated[357:353];
        buffer_2_op <= rotatedInput_rotated[352:348];
        buffer_2_pc <= rotatedInput_rotated[347:316];
        buffer_2_addr <= rotatedInput_rotated[315:284];
        buffer_2_data <= rotatedInput_rotated[283:252];
        buffer_2_elemWidth <= rotatedInput_rotated[251:249];
        buffer_2_sew <= rotatedInput_rotated[248:246];
        buffer_2_emul_data <= rotatedInput_rotated[245:243];
        buffer_2_nfields <= rotatedInput_rotated[242:240];
      end
      if (rotatedInput_rotated[479]) begin
        buffer_3_store <= rotatedInput_rotated[478];
        buffer_3_rd <= rotatedInput_rotated[477:473];
        buffer_3_op <= rotatedInput_rotated[472:468];
        buffer_3_pc <= rotatedInput_rotated[467:436];
        buffer_3_addr <= rotatedInput_rotated[435:404];
        buffer_3_data <= rotatedInput_rotated[403:372];
        buffer_3_elemWidth <= rotatedInput_rotated[371:369];
        buffer_3_sew <= rotatedInput_rotated[368:366];
        buffer_3_emul_data <= rotatedInput_rotated[365:363];
        buffer_3_nfields <= rotatedInput_rotated[362:360];
      end
      enqPtr <= io_flush ? 2'h0 : enqPtr + io_enqValid[1:0];
      deqPtr <= io_flush ? 2'h0 : deqPtr + io_deqReady[1:0];
      nEnqueued <= io_flush ? 3'h0 : nEnqueued + io_enqValid - io_deqReady;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:15];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;
        end
        buffer_0_store = _RANDOM[4'h0][0];
        buffer_0_rd = _RANDOM[4'h0][5:1];
        buffer_0_op = _RANDOM[4'h0][10:6];
        buffer_0_pc = {_RANDOM[4'h0][31:11], _RANDOM[4'h1][10:0]};
        buffer_0_addr = {_RANDOM[4'h1][31:11], _RANDOM[4'h2][10:0]};
        buffer_0_data = {_RANDOM[4'h2][31:11], _RANDOM[4'h3][10:0]};
        buffer_0_elemWidth = _RANDOM[4'h3][13:11];
        buffer_0_sew = _RANDOM[4'h3][16:14];
        buffer_0_emul_data = _RANDOM[4'h3][19:17];
        buffer_0_nfields = _RANDOM[4'h3][22:20];
        buffer_1_store = _RANDOM[4'h3][23];
        buffer_1_rd = _RANDOM[4'h3][28:24];
        buffer_1_op = {_RANDOM[4'h3][31:29], _RANDOM[4'h4][1:0]};
        buffer_1_pc = {_RANDOM[4'h4][31:2], _RANDOM[4'h5][1:0]};
        buffer_1_addr = {_RANDOM[4'h5][31:2], _RANDOM[4'h6][1:0]};
        buffer_1_data = {_RANDOM[4'h6][31:2], _RANDOM[4'h7][1:0]};
        buffer_1_elemWidth = _RANDOM[4'h7][4:2];
        buffer_1_sew = _RANDOM[4'h7][7:5];
        buffer_1_emul_data = _RANDOM[4'h7][10:8];
        buffer_1_nfields = _RANDOM[4'h7][13:11];
        buffer_2_store = _RANDOM[4'h7][14];
        buffer_2_rd = _RANDOM[4'h7][19:15];
        buffer_2_op = _RANDOM[4'h7][24:20];
        buffer_2_pc = {_RANDOM[4'h7][31:25], _RANDOM[4'h8][24:0]};
        buffer_2_addr = {_RANDOM[4'h8][31:25], _RANDOM[4'h9][24:0]};
        buffer_2_data = {_RANDOM[4'h9][31:25], _RANDOM[4'hA][24:0]};
        buffer_2_elemWidth = _RANDOM[4'hA][27:25];
        buffer_2_sew = _RANDOM[4'hA][30:28];
        buffer_2_emul_data = {_RANDOM[4'hA][31], _RANDOM[4'hB][1:0]};
        buffer_2_nfields = _RANDOM[4'hB][4:2];
        buffer_3_store = _RANDOM[4'hB][5];
        buffer_3_rd = _RANDOM[4'hB][10:6];
        buffer_3_op = _RANDOM[4'hB][15:11];
        buffer_3_pc = {_RANDOM[4'hB][31:16], _RANDOM[4'hC][15:0]};
        buffer_3_addr = {_RANDOM[4'hC][31:16], _RANDOM[4'hD][15:0]};
        buffer_3_data = {_RANDOM[4'hD][31:16], _RANDOM[4'hE][15:0]};
        buffer_3_elemWidth = _RANDOM[4'hE][18:16];
        buffer_3_sew = _RANDOM[4'hE][21:19];
        buffer_3_emul_data = _RANDOM[4'hE][24:22];
        buffer_3_nfields = _RANDOM[4'hE][27:25];
        enqPtr = _RANDOM[4'hE][29:28];
        deqPtr = _RANDOM[4'hE][31:30];
        nEnqueued = _RANDOM[4'hF][2:0];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        buffer_0_store = 1'h0;
        buffer_0_rd = 5'h0;
        buffer_0_op = 5'h0;
        buffer_0_pc = 32'h0;
        buffer_0_addr = 32'h0;
        buffer_0_data = 32'h0;
        buffer_0_elemWidth = 3'h0;
        buffer_0_sew = 3'h0;
        buffer_0_emul_data = 3'h0;
        buffer_0_nfields = 3'h0;
        buffer_1_store = 1'h0;
        buffer_1_rd = 5'h0;
        buffer_1_op = 5'h0;
        buffer_1_pc = 32'h0;
        buffer_1_addr = 32'h0;
        buffer_1_data = 32'h0;
        buffer_1_elemWidth = 3'h0;
        buffer_1_sew = 3'h0;
        buffer_1_emul_data = 3'h0;
        buffer_1_nfields = 3'h0;
        buffer_2_store = 1'h0;
        buffer_2_rd = 5'h0;
        buffer_2_op = 5'h0;
        buffer_2_pc = 32'h0;
        buffer_2_addr = 32'h0;
        buffer_2_data = 32'h0;
        buffer_2_elemWidth = 3'h0;
        buffer_2_sew = 3'h0;
        buffer_2_emul_data = 3'h0;
        buffer_2_nfields = 3'h0;
        buffer_3_store = 1'h0;
        buffer_3_rd = 5'h0;
        buffer_3_op = 5'h0;
        buffer_3_pc = 32'h0;
        buffer_3_addr = 32'h0;
        buffer_3_data = 32'h0;
        buffer_3_elemWidth = 3'h0;
        buffer_3_sew = 3'h0;
        buffer_3_emul_data = 3'h0;
        buffer_3_nfields = 3'h0;
        enqPtr = 2'h0;
        deqPtr = 2'h0;
        nEnqueued = 3'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_nEnqueued = nEnqueued;
  assign io_nSpace = 3'h4 - nEnqueued;
  assign io_dataOut_0_store = outputBufferView_rotated[118];
  assign io_dataOut_0_rd = outputBufferView_rotated[117:113];
  assign io_dataOut_0_op = outputBufferView_rotated[112:108];
  assign io_dataOut_0_pc = outputBufferView_rotated[107:76];
  assign io_dataOut_0_addr = outputBufferView_rotated[75:44];
  assign io_dataOut_0_data = outputBufferView_rotated[43:12];
  assign io_dataOut_0_elemWidth = outputBufferView_rotated[11:9];
  assign io_dataOut_0_sew = outputBufferView_rotated[8:6];
  assign io_dataOut_0_emul_data = outputBufferView_rotated[5:3];
  assign io_dataOut_0_nfields = outputBufferView_rotated[2:0];
  assign io_dataOut_1_store = outputBufferView_rotated[237];
  assign io_dataOut_1_rd = outputBufferView_rotated[236:232];
  assign io_dataOut_1_op = outputBufferView_rotated[231:227];
  assign io_dataOut_1_pc = outputBufferView_rotated[226:195];
  assign io_dataOut_1_addr = outputBufferView_rotated[194:163];
  assign io_dataOut_1_data = outputBufferView_rotated[162:131];
  assign io_dataOut_1_elemWidth = outputBufferView_rotated[130:128];
  assign io_dataOut_1_sew = outputBufferView_rotated[127:125];
  assign io_dataOut_1_emul_data = outputBufferView_rotated[124:122];
  assign io_dataOut_1_nfields = outputBufferView_rotated[121:119];
  assign io_dataOut_2_store = outputBufferView_rotated[356];
  assign io_dataOut_2_rd = outputBufferView_rotated[355:351];
  assign io_dataOut_2_op = outputBufferView_rotated[350:346];
  assign io_dataOut_2_pc = outputBufferView_rotated[345:314];
  assign io_dataOut_2_addr = outputBufferView_rotated[313:282];
  assign io_dataOut_2_data = outputBufferView_rotated[281:250];
  assign io_dataOut_2_elemWidth = outputBufferView_rotated[249:247];
  assign io_dataOut_2_sew = outputBufferView_rotated[246:244];
  assign io_dataOut_2_emul_data = outputBufferView_rotated[243:241];
  assign io_dataOut_2_nfields = outputBufferView_rotated[240:238];
  assign io_dataOut_3_store = outputBufferView_rotated[475];
  assign io_dataOut_3_rd = outputBufferView_rotated[474:470];
  assign io_dataOut_3_op = outputBufferView_rotated[469:465];
  assign io_dataOut_3_pc = outputBufferView_rotated[464:433];
  assign io_dataOut_3_addr = outputBufferView_rotated[432:401];
  assign io_dataOut_3_data = outputBufferView_rotated[400:369];
  assign io_dataOut_3_elemWidth = outputBufferView_rotated[368:366];
  assign io_dataOut_3_sew = outputBufferView_rotated[365:363];
  assign io_dataOut_3_emul_data = outputBufferView_rotated[362:360];
  assign io_dataOut_3_nfields = outputBufferView_rotated[359:357];
endmodule
