verilog xil_defaultlib --include "../../../../HDMI18.3.srcs/sources_1/bd/zsys/ipshared/ec67/hdl" --include "../../../../HDMI18.3.srcs/sources_1/bd/zsys/ipshared/70cf/hdl" --include "../../../../HDMI18.3.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0" --include "../../../../HDMI18.3.srcs/sources_1/bd/zsys/ipshared/58e2/hdl" --include "../../../../HDMI18.3.srcs/sources_1/bd/zsys/ipshared/85a3" \
"../../../bd/zsys/ip/zsys_processing_system7_0_0/sim/zsys_processing_system7_0_0.v" \
"../../../bd/zsys/ip/zsys_xlconcat_0_0/sim/zsys_xlconcat_0_0.v" \
"../../../bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_mmcm_pll_drp.v" \
"../../../bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.v" \
"../../../bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/sim/zsys_v_axi4s_vid_out_0_0.v" \
"../../../bd/zsys/ip/zsys_clk_wiz_0_0/zsys_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/zsys/ip/zsys_clk_wiz_0_0/zsys_clk_wiz_0_0.v" \
"../../../bd/zsys/ip/zsys_xlconstant_0_0/sim/zsys_xlconstant_0_0.v" \
"../../../bd/zsys/ip/zsys_xbar_0/sim/zsys_xbar_0.v" \
"../../../bd/zsys/ip/zsys_auto_pc_0/sim/zsys_auto_pc_0.v" \
"../../../bd/zsys/ip/zsys_auto_pc_1/sim/zsys_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
