<?xml version="1.0" encoding="iso-8859-1" standalone="no" ?>
<?xml-stylesheet type="text/xsl" href="../../t32transform.xsl"?>
<TRACE32 file="D:\svn\demo\demo\coverage\multi_file_report\example_report\sieve\sieve\func-p-5c0-5ff.xml">
	<coverage>
		<COVerage.EXPORT.ListLine ts="1539005269" t32ver="S.2018.10.000101728" t32pv="ARM">
			<module>
				<addrFrom>P:0x4B0</addrFrom>
				<addrTo>P:0x167B</addrTo>
				<tree>\\sieve\sieve</tree>
				<cov>partial</cov>
				<exec>75.109%</exec>
				<branches>78.125%</branches>
				<ok>47</ok>
				<taken>4</taken>
				<nottaken>2</nottaken>
				<never>11</never>
				<bytes>4556</bytes>
				<bytesok>3422</bytesok>
				<function>
					<addrFrom>P:0x5C0</addrFrom>
					<addrTo>P:0x5FF</addrTo>
					<tree uid="p-5c0-5ff">\\sieve\sieve\func2b</tree>
					<cov>partial</cov>
					<exec>96.875%</exec>
					<branches>100.000%</branches>
					<ok>1</ok>
					<taken>0</taken>
					<nottaken>0</nottaken>
					<never>0</never>
					<bytes>64</bytes>
					<bytesok>62</bytesok>
					<line>
						<addrFrom>P:0x5C0</addrFrom>
						<addrTo>P:0x5C5</addrTo>
						<tree>sieve.c \190--192</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>6</bytes>
						<bytesok>6</bytesok>
					</line>
					<line>
						<addrFrom>P:0x5C6</addrFrom>
						<addrTo>P:0x5CB</addrTo>
						<tree>sieve.c \193--196</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>6</bytes>
						<bytesok>6</bytesok>
					</line>
					<line>
						<addrFrom>P:0x5CC</addrFrom>
						<addrTo>P:0x5D1</addrTo>
						<tree>sieve.c \197--197</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>6</bytes>
						<bytesok>6</bytesok>
					</line>
					<line>
						<addrFrom>P:0x5D2</addrFrom>
						<addrTo>P:0x5D5</addrTo>
						<tree>sieve.c \198--199</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>4</bytes>
						<bytesok>4</bytesok>
					</line>
					<line>
						<addrFrom>P:0x5D6</addrFrom>
						<addrTo>P:0x5E5</addrTo>
						<tree>sieve.c \200--200</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>16</bytes>
						<bytesok>16</bytesok>
					</line>
					<line>
						<addrFrom>P:0x5E6</addrFrom>
						<addrTo>P:0x5EB</addrTo>
						<tree>sieve.c \198--199</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>100.000%</branches>
						<ok>1</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>0</never>
						<bytes>6</bytes>
						<bytesok>6</bytesok>
					</line>
					<line>
						<addrFrom>P:0x5EC</addrFrom>
						<addrTo>P:0x5FF</addrTo>
						<tree>sieve.c \201--201</tree>
						<srcpath>.\src</srcpath>
						<cov>partial</cov>
						<exec>90.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>20</bytes>
						<bytesok>18</bytesok>
					</line>
				</function>
			</module>
		<total>
			<cov>partial</cov>
			<exec>75.109%</exec>
			<branches>78.125%</branches>
			<ok>47</ok>
			<taken>4</taken>
			<nottaken>2</nottaken>
			<never>11</never>
			<bytes>4556</bytes>
			<bytesok>3422</bytesok>
		</total>
		</COVerage.EXPORT.ListLine>
	</coverage>
	<marker>
		<BookMark.EXPORT ts="1539005269" t32ver="S.2018.10.000101728" t32pv="ARM">
		</BookMark.EXPORT>
	</marker>
	<listing>
		<List.EXPORT ts="1539005269" t32ver="S.2018.10.000101728" t32pv="ARM" cpu="ARM922T">
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>190</line><src></src></hll>
				<hll><line>191</line><src>void func2b(void)</src></hll>
				<hll><cov>ok</cov><line>192</line><src>{</src></hll>
				<asm><cov>ok</cov><addr>ST:000005C0</addr><code>B590</code><label>func2b:</label><mnemonic>push    {r4,r7,r14}</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005C2</addr><code>B083</code><mnemonic>sub     sp,#0x0C</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005C4</addr><code>AF00</code><mnemonic>add     r7,sp,#0x0</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>193</line><src>    long autovar;   /* long stack variable */</src></hll>
				<hll><line>194</line><src>    register long regvar;   /* long register variable */</src></hll>
				<hll><line>195</line><src></src></hll>
				<hll><cov>ok</cov><line>196</line><src>    autovar = regvar = mstatic1;</src></hll>
				<asm><cov>ok</cov><addr>ST:000005C6</addr><code>4B0C</code><mnemonic>ldr     r3,0x5F8</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005C8</addr><code>681C</code><mnemonic>ldr     r4,[r3]</mnemonic><comment>regvar,[r3]</comment></asm>
				<asm><cov>ok</cov><addr>ST:000005CA</addr><code>607C</code><mnemonic>str     r4,[r7,#0x4]</mnemonic><comment>regvar,[r7,#4]</comment></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><cov>ok</cov><line>197</line><src>    autovar++;</src></hll>
				<asm><cov>ok</cov><addr>ST:000005CC</addr><code>687B</code><mnemonic>ldr     r3,[r7,#0x4]</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005CE</addr><code>3301</code><mnemonic>add     r3,#0x1</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005D0</addr><code>607B</code><mnemonic>str     r3,[r7,#0x4]</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>198</line><src></src></hll>
				<hll><cov>ok</cov><line>199</line><src>    for ( regvar = 0; regvar &lt; 5l ; regvar++ )</src></hll>
				<asm><cov>ok</cov><addr>ST:000005D2</addr><code>2400</code><mnemonic>mov     r4,#0x0</mnemonic><comment>regvar,#0</comment></asm>
				<asm><cov>ok</cov><addr>ST:000005D4</addr><code>E008</code><mnemonic>b       0x5E8</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>198</line><src></src></hll>
				<hll><cov>ok</cov><line>199</line><src>    for ( regvar = 0; regvar &lt; 5l ; regvar++ )</src></hll>
				<asm><cov>ok</cov><addr>ST:000005E6</addr><code>3401</code><mnemonic>add     r4,#0x1</mnemonic><comment>regvar,#1</comment></asm>
				<asm><cov>ok</cov><addr>ST:000005E8</addr><code>2C04</code><mnemonic>cmp     r4,#0x4</mnemonic><comment>regvar,#4</comment></asm>
				<asm><cov>ok</cov><addr>ST:000005EA</addr><code>DDF4</code><mnemonic>ble     0x5D6</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><cov>ok</cov><line>200</line><src>        vlong += regvar*autovar;</src></hll>
				<asm><cov>ok</cov><addr>ST:000005D6</addr><code>687B</code><mnemonic>ldr     r3,[r7,#0x4]</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005D8</addr><code>1C1A</code><mnemonic>mov     r2,r3</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005DA</addr><code>4362</code><mnemonic>mul     r2,r4</mnemonic><comment>r2,regvar</comment></asm>
				<asm><cov>ok</cov><addr>ST:000005DC</addr><code>4B07</code><mnemonic>ldr     r3,0x5FC</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005DE</addr><code>681B</code><mnemonic>ldr     r3,[r3]</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005E0</addr><code>18D2</code><mnemonic>add     r2,r2,r3</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005E2</addr><code>4B06</code><mnemonic>ldr     r3,0x5FC</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005E4</addr><code>601A</code><mnemonic>str     r2,[r3]</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><cov>partial</cov><line>201</line><src>}</src></hll>
				<asm><cov>ok</cov><addr>ST:000005EC</addr><code>46BD</code><mnemonic>mov     r13,r7</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005EE</addr><code>B003</code><mnemonic>add     sp,#0x0C</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005F0</addr><code>BC90</code><mnemonic>pop     {r4,r7}</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005F2</addr><code>BC01</code><mnemonic>pop     {r0}</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005F4</addr><code>4700</code><mnemonic>bx      r0</mnemonic></asm>
				<asm><cov>never</cov><addr>ST:000005F6</addr><code>46C0</code><mnemonic>nop     </mnemonic></asm>
				<asm><cov>read</cov><addr>SP:000005F8</addr><code>000046C0</code><mnemonic>dcd     0x46C0</mnemonic><comment>mstatic1</comment></asm>
				<asm><cov>read</cov><addr>SP:000005FC</addr><code>00005ECC</code><mnemonic>dcd     0x5ECC</mnemonic><comment>vlong</comment></asm>
			</mixed>
		</List.EXPORT>
	</listing>
</TRACE32>
