// Seed: 1734487529
module module_0 (
    input tri1 id_0,
    input wor  id_1
);
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd56
) (
    output tri1 id_0,
    input wire id_1[1 : -1],
    input supply0 id_2[id_9 : ~  !  ~  -1],
    input tri id_3,
    output wand id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    output tri _id_9,
    output wire id_10#(
        .id_19(-1'b0),
        .id_20(-1),
        .id_21(1),
        .id_22(1)
    ),
    input tri0 id_11,
    output supply1 id_12,
    input wand id_13,
    output wor id_14,
    output tri id_15,
    input supply0 id_16,
    output tri0 id_17
);
  logic id_23;
  ;
  module_0 modCall_1 (
      id_8,
      id_16
  );
endmodule
