/******************************************************************************
 * Copyright (C) 2021 Broadcom. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries.
 *
 * <:label-BRCM:2022:DUAL/GPL:standard
 * 
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, version 2, as published by
 * the Free Software Foundation (the "GPL").
 * 
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * 
 * A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
 * writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
 * Boston, MA 02111-1307, USA.
 * 
 * :>
 *
 * Module Description:
 *
 *                      !!! DO NOT EDIT THIS FILE DIRECTLY !!!
 *
 * This module was generated automatically with RDB source input files.
 * You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://confluence.broadcom.com/pages/viewpage.action?spaceKey=BCGRDB&title=RDB+%28Confluence%29+Home
 *
 * Date:             Generated on               Tue Nov 30 14:58:39 2021
 *                   Full Compile MD5 Checksum  76b8a32dee8db5f48c3a89e0a6278540
 *                     (minus title and desc)
 *                   MD5 Checksum               7dcf8d7f58b10ccb563b99b1683d60ae
 *
 * lock_release:     n/a
 *
 * Command Line:     /tools/dvtsw/current/Linux/combo_header.pl --multi --style=hydra --output_file=bchp /lwork/CPE/ni889281/bld5_1/depot/CommEngine/widgets/tools/hal_generator/BCM6888_A0_MACSEC/BCM6888_A0/config/ru_gen/BCM6888_A0.rdb
 *
 * Compiled with:    RDB Utility                combo_header.pl
 *                   RDB.pm                     3676
 *                   unknown                    unknown
 *                   Perl Interpreter           5.026000
 *                   Operating System           linux
 *                   Script Source              r_3688/Linux/combo_header.pl
 *                   DVTSWVER                   LOCAL r_3688/Linux/combo_header.pl
 *
 *
 *******************************************************************************/

#ifndef BCHP_ISEC_GENERAL_H__
#define BCHP_ISEC_GENERAL_H__

/***************************************************************************
 *ISEC_GENERAL
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_CTRL              0x83704400 /* [RW][64] GLOBAL ISEC control Register */
#define BCHP_ISEC_GENERAL_ISEC_PN_EXPIRE_THD     0x8370440c /* [RW][32] Threshold for triggering Ingress Soft PN expiration event with non-XPN cipher suite Register */
#define BCHP_ISEC_GENERAL_ISEC_XPN_EXPIRE_THD    0x83704410 /* [RW][64] Threshold for triggering Ingress Soft PN expiration event with XPN cipher suite Register */
#define BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL        0x8370441c /* [RW][32] Special VLAN Tag (SVTAG) control Register */
#define BCHP_ISEC_GENERAL_ISEC_ETYPE_MAX_LEN     0x83704424 /* [RW][32] Programmable length value for EII packets Register */
#define BCHP_ISEC_GENERAL_ISEC_TPID_0            0x83704428 /* [RW][64] TPID 4 values for VLAN Register */
#define BCHP_ISEC_GENERAL_ISEC_TPID_1            0x83704434 /* [RW][32] TPID 5th value for VLAN Register */
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE        0x83704438 /* [RW][64] MPLS Ether Type values Register */
#define BCHP_ISEC_GENERAL_ISEC_PBB_TPID          0x83704444 /* [RW][32] PBB Packet TPID values Register */
#define BCHP_ISEC_GENERAL_ISEC_IPV4_ETYPE        0x8370444c /* [RW][32] IPV4 Ether Type Register */
#define BCHP_ISEC_GENERAL_ISEC_IPV6_ETYPE        0x83704454 /* [RW][32] IPV6 Ether Type Register */
#define BCHP_ISEC_GENERAL_ISEC_PTP_ETYPE         0x8370445c /* [RW][32] PTP Ether Type Register */
#define BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE         0x83704464 /* [RW][32] VNTAG Ether Type Register */
#define BCHP_ISEC_GENERAL_ISEC_PE_ETYPE          0x8370446c /* [RW][32] ETAG Ether Type Register */
#define BCHP_ISEC_GENERAL_ISEC_UDP_PROTOCOL      0x83704474 /* [RW][32] IP protocol value for UDP Register */
#define BCHP_ISEC_GENERAL_ISEC_TCP_PROTOCOL      0x8370447c /* [RW][32] IP protocol value for TCP Register */
#define BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO 0x83704484 /* [RW][32] TCP/UDP Destination Port Number for VXLANSEC Register */
#define BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO  0x8370448c /* [RW][32] TCP/UDP Destination Port Number for PTP Register */
#define BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO   0x83704494 /* [RW][32] TCP/UDP Destination Port Number for outgoing secure packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0 0x83704498 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1 0x837044a0 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2 0x837044a8 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3 0x837044b0 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4 0x837044b8 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5 0x837044c0 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6 0x837044c8 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7 0x837044d0 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0 0x837044d8 /* [RW][64] Configurable EtherType register 0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1 0x837044e0 /* [RW][64] Configurable EtherType register 0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW 0x837044e8 /* [RW][64] Programmable DA Address Range (LOWER Limit) for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_HIGH 0x837044f0 /* [RW][64] Programmable DA Address Range (HIGHER Limit) for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st 0x837044f8 /* [RW][64] sets of DA and etherType for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd 0x83704500 /* [RW][64] sets of DA and etherType for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL          0x8370450c /* [RW][32] GLOBAL ISEC Pad control Register */
#define BCHP_ISEC_GENERAL_ISEC_AES_ICV_FAIL_STATUS 0x83704514 /* [RW][32] If set, indicates that ICV mismatch has occured at least once. If set, proceed to read ISEC_AES_CALC_ICV_REG0 and ISEC_AES_CALC_ICV_REG1 Register */
#define BCHP_ISEC_GENERAL_ISEC_AES_CALC_ICV_REG0 0x83704518 /* [RO][64] Calculated ICV of first failed ICV :                             This register holds the calculated ICV lsb 64-bits (for the first ICV failure). Last ICV valid byte is 7:0 Register */
#define BCHP_ISEC_GENERAL_ISEC_AES_CALC_ICV_REG1 0x83704520 /* [RW][64] Calculated ICV of first failed ICV :                             This register holds the calculated ICV msb 64-bits (for the first ICV failure). First iCV valid byte is 63:56 Register */
#define BCHP_ISEC_GENERAL_ISEC_AES_RCV_ICV_REG0  0x83704528 /* [RO][64] Received ICV for the first failed ICV: This register holds the received ICV lsb 64-bits (for the first                             ICV failure).  Last ICV valid byte is 7:0 Register */
#define BCHP_ISEC_GENERAL_ISEC_AES_RCV_ICV_REG1  0x83704530 /* [RW][64] Received ICV for the first failed ICV: This register holds the received ICV msb 64-bits (for the first                             ICV failure). First ICV valid byte is 63:56 Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG0 0x83704538 /* [RW][64] FIPS/Override Key Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG1 0x83704540 /* [RW][64] FIPS/Override Key Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG2 0x83704548 /* [RW][64] FIPS/Override Key Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG3 0x83704550 /* [RW][64] FIPS/Override Key Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_IV_REG0  0x83704558 /* [RW][64] FIPS IV Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_IV_REG1  0x83704564 /* [RW][32] FIPS IV Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_DATA_REG0    0x83704568 /* [RW][64] FIPS data Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_DATA_REG1    0x83704570 /* [RW][64] FIPS data Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL  0x8370457c /* [RW][32] FIPS/Override control Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ENC_DATA_REG0 0x83704580 /* [RO][64] FIPS encrypted data Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ENC_DATA_REG1 0x83704588 /* [RO][64] FIPS encrypted data Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ICV_REG0     0x83704590 /* [RO][64] FIPS ICV Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ICV_REG1     0x83704598 /* [RO][64] FIPS ICV Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_STATUS       0x837045a4 /* [RW][32] FIPS status registers: This register will have status signals for the FIPS. Register */
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL       0x837045ac /* [RW][32] MACSEC SER Control Register */
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_CONFIG   0x837045b0 /* [RW][64] Tcam Ser Engine config Register */
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS   0x837045bc /* [RO][32] Tcam Ser Engine Status Register */
#define BCHP_ISEC_GENERAL_ISEC_SPTCAM_SER_STATUS 0x837045c0 /* [RW][64] SP TCAM Ser Status Register */
#define BCHP_ISEC_GENERAL_ISEC_SCTCAM_SER_STATUS 0x837045c8 /* [RW][64] SC TCAM Ser Status Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A   0x837045d0 /* [RW][64] SP CAM BIST Configuration register for Bank A (512X160) Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_A   0x837045dc /* [RO][32] SP CAM BIST Status for Bank A (512X160) Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B   0x837045e0 /* [RW][64] SP CAM BIST Configuration register for Bank B (512X160) Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_B   0x837045ec /* [RO][32] SP CAM BIST Status for Bank B (512X160) Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C   0x837045f0 /* [RW][64] SP CAM BIST Configuration register for Bank C (512X160) Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_C   0x837045fc /* [RO][32] SP CAM BIST Status for Bank C (512X160) Register */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG     0x83704600 /* [RW][64] SC CAM BIST Configuration Register */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_STATUS     0x8370460c /* [RO][32] SC CAM BIST Status Register */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE       0x83704610 /* [RW][64] Ingress interrupt enable register for each interrupt-source and each FIFO-type Register */
#define BCHP_ISEC_GENERAL_ISEC_PDF_INTR          0x8370461c /* [RO][32] Ingress parser-data FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK0_INTR    0x83704624 /* [RO][32] Ingress parser-control FIFO Bank 0 interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK1_INTR    0x8370462c /* [RO][32] Ingress parser-control FIFO Bank 1 interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_CB_STR_FIFO_INTR  0x83704634 /* [RO][32] Ingress parser packet-length FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_IDF_INTR          0x8370463c /* [RO][32] Ingress input-data FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_ICF_INTR          0x83704644 /* [RO][32] Ingress input-control FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_ODF_INTR          0x8370464c /* [RO][32] Ingress output-data FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_TAG_FIFO_INTR     0x83704654 /* [RO][32] Ingress tag-FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_CW_FIFO_INTR      0x8370465c /* [RO][32] Ingress CW FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS 0x83704664 /* [RW][32] Ingress SC table ECC status Register */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS 0x8370466c /* [RW][32] Ingress SA table ECC status Register */
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS 0x83704674 /* [RW][32] Ingress Hash table ECC status Register */
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS 0x8370467c /* [RW][32] Ingress SP policy table ECC status Register */
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS 0x83704684 /* [RW][32] Ingress SP map table ECC status Register */
#define BCHP_ISEC_GENERAL_ISEC_ERROR_INTR_STATUS 0x8370468c /* [RW][32] Placeholder register for logging the ingress pipeline error events Register */
#define BCHP_ISEC_GENERAL_ISEC_ERROR_INTR_ENABLE 0x83704694 /* [RW][32] Interrupt enable register for the ingress pipeline error events Register */
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL         0x8370469c /* [RW][32] Ingress Miscellaneous control Register */
#define BCHP_ISEC_GENERAL_ISEC_SPARE             0x837046a0 /* [RW][64] Ingress Spare Register */

#define BCHP_ISEC_GENERAL_ISEC_CTRL_WIDTH                   64 /* [RW][64] GLOBAL ISEC control Register */
#define BCHP_ISEC_GENERAL_ISEC_PN_EXPIRE_THD_WIDTH          32 /* [RW][32] Threshold for triggering Ingress Soft PN expiration event with non-XPN cipher suite Register */
#define BCHP_ISEC_GENERAL_ISEC_XPN_EXPIRE_THD_WIDTH         64 /* [RW][64] Threshold for triggering Ingress Soft PN expiration event with XPN cipher suite Register */
#define BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_WIDTH             32 /* [RW][32] Special VLAN Tag (SVTAG) control Register */
#define BCHP_ISEC_GENERAL_ISEC_ETYPE_MAX_LEN_WIDTH          32 /* [RW][32] Programmable length value for EII packets Register */
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_WIDTH                 64 /* [RW][64] TPID 4 values for VLAN Register */
#define BCHP_ISEC_GENERAL_ISEC_TPID_1_WIDTH                 32 /* [RW][32] TPID 5th value for VLAN Register */
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_WIDTH             64 /* [RW][64] MPLS Ether Type values Register */
#define BCHP_ISEC_GENERAL_ISEC_PBB_TPID_WIDTH               32 /* [RW][32] PBB Packet TPID values Register */
#define BCHP_ISEC_GENERAL_ISEC_IPV4_ETYPE_WIDTH             32 /* [RW][32] IPV4 Ether Type Register */
#define BCHP_ISEC_GENERAL_ISEC_IPV6_ETYPE_WIDTH             32 /* [RW][32] IPV6 Ether Type Register */
#define BCHP_ISEC_GENERAL_ISEC_PTP_ETYPE_WIDTH              32 /* [RW][32] PTP Ether Type Register */
#define BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE_WIDTH              32 /* [RW][32] VNTAG Ether Type Register */
#define BCHP_ISEC_GENERAL_ISEC_PE_ETYPE_WIDTH               32 /* [RW][32] ETAG Ether Type Register */
#define BCHP_ISEC_GENERAL_ISEC_UDP_PROTOCOL_WIDTH           32 /* [RW][32] IP protocol value for UDP Register */
#define BCHP_ISEC_GENERAL_ISEC_TCP_PROTOCOL_WIDTH           32 /* [RW][32] IP protocol value for TCP Register */
#define BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO_WIDTH  32 /* [RW][32] TCP/UDP Destination Port Number for VXLANSEC Register */
#define BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO_WIDTH       32 /* [RW][32] TCP/UDP Destination Port Number for PTP Register */
#define BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO_WIDTH        32 /* [RW][32] TCP/UDP Destination Port Number for outgoing secure packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0_WIDTH      64 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1_WIDTH      64 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2_WIDTH      64 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3_WIDTH      64 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4_WIDTH      64 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5_WIDTH      64 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6_WIDTH      64 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7_WIDTH      64 /* [RW][64] Configurable MAC DA-0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_WIDTH   64 /* [RW][64] Configurable EtherType register 0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_WIDTH   64 /* [RW][64] Configurable EtherType register 0 for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW_WIDTH  64 /* [RW][64] Programmable DA Address Range (LOWER Limit) for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_HIGH_WIDTH 64 /* [RW][64] Programmable DA Address Range (HIGHER Limit) for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st_WIDTH  64 /* [RW][64] sets of DA and etherType for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd_WIDTH  64 /* [RW][64] sets of DA and etherType for checking of Rudimentary Management Packet Register */
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_WIDTH               32 /* [RW][32] GLOBAL ISEC Pad control Register */
#define BCHP_ISEC_GENERAL_ISEC_AES_ICV_FAIL_STATUS_WIDTH    32 /* [RW][32] If set, indicates that ICV mismatch has occured at least once. If set, proceed to read ISEC_AES_CALC_ICV_REG0 and ISEC_AES_CALC_ICV_REG1 Register */
#define BCHP_ISEC_GENERAL_ISEC_AES_CALC_ICV_REG0_WIDTH      64 /* [RO][64] Calculated ICV of first failed ICV :                             This register holds the calculated ICV lsb 64-bits (for the first ICV failure). Last ICV valid byte is 7:0 Register */
#define BCHP_ISEC_GENERAL_ISEC_AES_CALC_ICV_REG1_WIDTH      64 /* [RW][64] Calculated ICV of first failed ICV :                             This register holds the calculated ICV msb 64-bits (for the first ICV failure). First iCV valid byte is 63:56 Register */
#define BCHP_ISEC_GENERAL_ISEC_AES_RCV_ICV_REG0_WIDTH       64 /* [RO][64] Received ICV for the first failed ICV: This register holds the received ICV lsb 64-bits (for the first                             ICV failure).  Last ICV valid byte is 7:0 Register */
#define BCHP_ISEC_GENERAL_ISEC_AES_RCV_ICV_REG1_WIDTH       64 /* [RW][64] Received ICV for the first failed ICV: This register holds the received ICV msb 64-bits (for the first                             ICV failure). First ICV valid byte is 63:56 Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG0_WIDTH      64 /* [RW][64] FIPS/Override Key Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG1_WIDTH      64 /* [RW][64] FIPS/Override Key Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG2_WIDTH      64 /* [RW][64] FIPS/Override Key Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG3_WIDTH      64 /* [RW][64] FIPS/Override Key Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_IV_REG0_WIDTH       64 /* [RW][64] FIPS IV Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_IV_REG1_WIDTH       32 /* [RW][32] FIPS IV Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_DATA_REG0_WIDTH         64 /* [RW][64] FIPS data Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_DATA_REG1_WIDTH         64 /* [RW][64] FIPS data Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_WIDTH       32 /* [RW][32] FIPS/Override control Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ENC_DATA_REG0_WIDTH     64 /* [RO][64] FIPS encrypted data Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ENC_DATA_REG1_WIDTH     64 /* [RO][64] FIPS encrypted data Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ICV_REG0_WIDTH          64 /* [RO][64] FIPS ICV Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ICV_REG1_WIDTH          64 /* [RO][64] FIPS ICV Register */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_STATUS_WIDTH            32 /* [RW][32] FIPS status registers: This register will have status signals for the FIPS. Register */
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_WIDTH            32 /* [RW][32] MACSEC SER Control Register */
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_CONFIG_WIDTH        64 /* [RW][64] Tcam Ser Engine config Register */
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_WIDTH        32 /* [RO][32] Tcam Ser Engine Status Register */
#define BCHP_ISEC_GENERAL_ISEC_SPTCAM_SER_STATUS_WIDTH      64 /* [RW][64] SP TCAM Ser Status Register */
#define BCHP_ISEC_GENERAL_ISEC_SCTCAM_SER_STATUS_WIDTH      64 /* [RW][64] SC TCAM Ser Status Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_WIDTH        64 /* [RW][64] SP CAM BIST Configuration register for Bank A (512X160) Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_A_WIDTH        32 /* [RO][32] SP CAM BIST Status for Bank A (512X160) Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_WIDTH        64 /* [RW][64] SP CAM BIST Configuration register for Bank B (512X160) Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_B_WIDTH        32 /* [RO][32] SP CAM BIST Status for Bank B (512X160) Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_WIDTH        64 /* [RW][64] SP CAM BIST Configuration register for Bank C (512X160) Register */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_C_WIDTH        32 /* [RO][32] SP CAM BIST Status for Bank C (512X160) Register */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_WIDTH          64 /* [RW][64] SC CAM BIST Configuration Register */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_STATUS_WIDTH          32 /* [RO][32] SC CAM BIST Status Register */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_WIDTH            64 /* [RW][64] Ingress interrupt enable register for each interrupt-source and each FIFO-type Register */
#define BCHP_ISEC_GENERAL_ISEC_PDF_INTR_WIDTH               32 /* [RO][32] Ingress parser-data FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK0_INTR_WIDTH         32 /* [RO][32] Ingress parser-control FIFO Bank 0 interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK1_INTR_WIDTH         32 /* [RO][32] Ingress parser-control FIFO Bank 1 interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_CB_STR_FIFO_INTR_WIDTH       32 /* [RO][32] Ingress parser packet-length FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_IDF_INTR_WIDTH               32 /* [RO][32] Ingress input-data FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_ICF_INTR_WIDTH               32 /* [RO][32] Ingress input-control FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_ODF_INTR_WIDTH               32 /* [RO][32] Ingress output-data FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_TAG_FIFO_INTR_WIDTH          32 /* [RO][32] Ingress tag-FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_CW_FIFO_INTR_WIDTH           32 /* [RO][32] Ingress CW FIFO interrupt status Register */
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_WIDTH    32 /* [RW][32] Ingress SC table ECC status Register */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_WIDTH    32 /* [RW][32] Ingress SA table ECC status Register */
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_WIDTH  32 /* [RW][32] Ingress Hash table ECC status Register */
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_WIDTH   32 /* [RW][32] Ingress SP policy table ECC status Register */
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_WIDTH      32 /* [RW][32] Ingress SP map table ECC status Register */
#define BCHP_ISEC_GENERAL_ISEC_ERROR_INTR_STATUS_WIDTH      32 /* [RW][32] Placeholder register for logging the ingress pipeline error events Register */
#define BCHP_ISEC_GENERAL_ISEC_ERROR_INTR_ENABLE_WIDTH      32 /* [RW][32] Interrupt enable register for the ingress pipeline error events Register */
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_WIDTH              32 /* [RW][32] Ingress Miscellaneous control Register */
#define BCHP_ISEC_GENERAL_ISEC_SPARE_WIDTH                  64 /* [RW][64] Ingress Spare Register */

/***************************************************************************
 *ISEC_CTRL - GLOBAL ISEC control Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_CTRL_NUM_FLDS               12
#define IEEE_STD_CTRL_INOCTETS_MODE_fld                    11
#define SVTAG_SOP_ERROR_CODE_PKT_FWD_EN_fld                10
#define USE_TYPE_LEN_FIELD_FOR_LLC_SNAP_FIXED_PARSER_fld   9
#define USE_OUTER_DA_FOR_UMB_CAST_MIB_fld                  8
#define validateBytesMibIEEE_fld                           7
#define INVALIDATE_SA_EN_fld                               6
#define SPNUM_SPTCAM_MIS_fld                               5
#define SVTAG_SOP_ERROR_CODE_SET_CPU_EN_fld                4
#define MASK_EOP_ERROR_FOR_CPU_PKTS_fld                    3
#define C_E_ERROR_EN_fld                                   2
#define SET_SVTAG_CPU_FOR_KAY_fld                          1
#define SET_SVTAG_CPU_FOR_MGMT_fld                         0

 
/* ISEC_GENERAL :: ISEC_CTRL :: reserved0 [63:33] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_reserved0_MASK                 BCHP_UINT64_C(0xfffffffe, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_reserved0_SHIFT                33

/* ISEC_GENERAL :: ISEC_CTRL :: IEEE_STD_CTRL_INOCTETS_MODE [32:32] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_IEEE_STD_CTRL_INOCTETS_MODE_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_IEEE_STD_CTRL_INOCTETS_MODE_SHIFT 32
#define BCHP_ISEC_GENERAL_ISEC_CTRL_IEEE_STD_CTRL_INOCTETS_MODE_DEFAULT 1

/* ISEC_GENERAL :: ISEC_CTRL :: SVTAG_SOP_ERROR_CODE_PKT_FWD_EN [31:24] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SVTAG_SOP_ERROR_CODE_PKT_FWD_EN_MASK BCHP_UINT64_C(0x00000000, 0xff000000)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SVTAG_SOP_ERROR_CODE_PKT_FWD_EN_SHIFT 24
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SVTAG_SOP_ERROR_CODE_PKT_FWD_EN_DEFAULT 255

/* ISEC_GENERAL :: ISEC_CTRL :: USE_TYPE_LEN_FIELD_FOR_LLC_SNAP_FIXED_PARSER [23:23] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_USE_TYPE_LEN_FIELD_FOR_LLC_SNAP_FIXED_PARSER_MASK BCHP_UINT64_C(0x00000000, 0x00800000)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_USE_TYPE_LEN_FIELD_FOR_LLC_SNAP_FIXED_PARSER_SHIFT 23
#define BCHP_ISEC_GENERAL_ISEC_CTRL_USE_TYPE_LEN_FIELD_FOR_LLC_SNAP_FIXED_PARSER_DEFAULT 0

/* ISEC_GENERAL :: ISEC_CTRL :: USE_OUTER_DA_FOR_UMB_CAST_MIB [22:22] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_USE_OUTER_DA_FOR_UMB_CAST_MIB_MASK BCHP_UINT64_C(0x00000000, 0x00400000)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_USE_OUTER_DA_FOR_UMB_CAST_MIB_SHIFT 22
#define BCHP_ISEC_GENERAL_ISEC_CTRL_USE_OUTER_DA_FOR_UMB_CAST_MIB_DEFAULT 1

/* ISEC_GENERAL :: ISEC_CTRL :: validateBytesMibIEEE [21:21] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_validateBytesMibIEEE_MASK      BCHP_UINT64_C(0x00000000, 0x00200000)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_validateBytesMibIEEE_SHIFT     21
#define BCHP_ISEC_GENERAL_ISEC_CTRL_validateBytesMibIEEE_DEFAULT   0

/* ISEC_GENERAL :: ISEC_CTRL :: INVALIDATE_SA_EN [20:20] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_INVALIDATE_SA_EN_MASK          BCHP_UINT64_C(0x00000000, 0x00100000)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_INVALIDATE_SA_EN_SHIFT         20
#define BCHP_ISEC_GENERAL_ISEC_CTRL_INVALIDATE_SA_EN_DEFAULT       1

/* ISEC_GENERAL :: ISEC_CTRL :: SPNUM_SPTCAM_MIS [19:12] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SPNUM_SPTCAM_MIS_MASK          BCHP_UINT64_C(0x00000000, 0x000ff000)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SPNUM_SPTCAM_MIS_SHIFT         12
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SPNUM_SPTCAM_MIS_DEFAULT       0

/* ISEC_GENERAL :: ISEC_CTRL :: SVTAG_SOP_ERROR_CODE_SET_CPU_EN [11:04] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SVTAG_SOP_ERROR_CODE_SET_CPU_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000ff0)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SVTAG_SOP_ERROR_CODE_SET_CPU_EN_SHIFT 4
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SVTAG_SOP_ERROR_CODE_SET_CPU_EN_DEFAULT 255

/* ISEC_GENERAL :: ISEC_CTRL :: MASK_EOP_ERROR_FOR_CPU_PKTS [03:03] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_MASK_EOP_ERROR_FOR_CPU_PKTS_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_MASK_EOP_ERROR_FOR_CPU_PKTS_SHIFT 3
#define BCHP_ISEC_GENERAL_ISEC_CTRL_MASK_EOP_ERROR_FOR_CPU_PKTS_DEFAULT 1

/* ISEC_GENERAL :: ISEC_CTRL :: C_E_ERROR_EN [02:02] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_C_E_ERROR_EN_MASK              BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_C_E_ERROR_EN_SHIFT             2
#define BCHP_ISEC_GENERAL_ISEC_CTRL_C_E_ERROR_EN_DEFAULT           0

/* ISEC_GENERAL :: ISEC_CTRL :: SET_SVTAG_CPU_FOR_KAY [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SET_SVTAG_CPU_FOR_KAY_MASK     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SET_SVTAG_CPU_FOR_KAY_SHIFT    1
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SET_SVTAG_CPU_FOR_KAY_DEFAULT  1

/* ISEC_GENERAL :: ISEC_CTRL :: SET_SVTAG_CPU_FOR_MGMT [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SET_SVTAG_CPU_FOR_MGMT_MASK    BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SET_SVTAG_CPU_FOR_MGMT_SHIFT   0
#define BCHP_ISEC_GENERAL_ISEC_CTRL_SET_SVTAG_CPU_FOR_MGMT_DEFAULT 1

/***************************************************************************
 *ISEC_PN_EXPIRE_THD - Threshold for triggering Ingress Soft PN expiration event with non-XPN cipher suite Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_PN_EXPIRE_THD_NUM_FLDS   1
#define IS_PN_EXPIRE_THD_fld                            0

/* ISEC_GENERAL :: ISEC_PN_EXPIRE_THD :: PN_EXPIRE_THD [31:00] */
#define BCHP_ISEC_GENERAL_ISEC_PN_EXPIRE_THD_PN_EXPIRE_THD_MASK    0xffffffffu
#define BCHP_ISEC_GENERAL_ISEC_PN_EXPIRE_THD_PN_EXPIRE_THD_SHIFT   0
#define BCHP_ISEC_GENERAL_ISEC_PN_EXPIRE_THD_PN_EXPIRE_THD_DEFAULT 0xf0000000

/***************************************************************************
 *ISEC_XPN_EXPIRE_THD - Threshold for triggering Ingress Soft PN expiration event with XPN cipher suite Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_XPN_EXPIRE_THD_NUM_FLDS   1
#define IS_XPN_EXPIRE_THD_fld                            0

/* ISEC_GENERAL :: ISEC_XPN_EXPIRE_THD :: XPN_EXPIRE_THD [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_XPN_EXPIRE_THD_XPN_EXPIRE_THD_MASK  BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_XPN_EXPIRE_THD_XPN_EXPIRE_THD_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_XPN_EXPIRE_THD_XPN_EXPIRE_THD_DEFAULT -268435456

/***************************************************************************
 *ISEC_SVTAG_CTRL - Special VLAN Tag (SVTAG) control Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_NUM_FLDS  2
#define INS_EN_fld                                  1
#define TPID_fld                                    0

/* ISEC_GENERAL :: ISEC_SVTAG_CTRL :: reserved0 [31:09] */
#define BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_reserved0_MASK           0xfffffe00u
#define BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_reserved0_SHIFT          9

/* ISEC_GENERAL :: ISEC_SVTAG_CTRL :: INS_EN [08:08] */
#define BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_INS_EN_MASK              0x00000100u
#define BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_INS_EN_SHIFT             8
#define BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_INS_EN_DEFAULT           0x00000001

/* ISEC_GENERAL :: ISEC_SVTAG_CTRL :: TPID [07:00] */
#define BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_TPID_MASK                0x000000ffu
#define BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_TPID_SHIFT               0
#define BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_TPID_DEFAULT             0x000000ff

/***************************************************************************
 *ISEC_ETYPE_MAX_LEN - Programmable length value for EII packets Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_ETYPE_MAX_LEN :: reserved0 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_ETYPE_MAX_LEN_reserved0_MASK        0xffff0000u
#define BCHP_ISEC_GENERAL_ISEC_ETYPE_MAX_LEN_reserved0_SHIFT       16

/* ISEC_GENERAL :: ISEC_ETYPE_MAX_LEN :: ETYPE_MAX_LEN_E2 [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_ETYPE_MAX_LEN_ETYPE_MAX_LEN_E2_MASK 0x0000ffffu
#define BCHP_ISEC_GENERAL_ISEC_ETYPE_MAX_LEN_ETYPE_MAX_LEN_E2_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_ETYPE_MAX_LEN_ETYPE_MAX_LEN_E2_DEFAULT 0x00000600

/***************************************************************************
 *ISEC_TPID_0 - TPID 4 values for VLAN Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_TPID_0 :: TPID3 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID3_MASK                   BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID3_SHIFT                  48
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID3_DEFAULT                0

/* ISEC_GENERAL :: ISEC_TPID_0 :: TPID2 [47:32] */
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID2_MASK                   BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID2_SHIFT                  32
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID2_DEFAULT                0

/* ISEC_GENERAL :: ISEC_TPID_0 :: TPID1 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID1_MASK                   BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID1_SHIFT                  16
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID1_DEFAULT                37120

/* ISEC_GENERAL :: ISEC_TPID_0 :: TPID0 [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID0_MASK                   BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID0_SHIFT                  0
#define BCHP_ISEC_GENERAL_ISEC_TPID_0_TPID0_DEFAULT                33024

/***************************************************************************
 *ISEC_TPID_1 - TPID 5th value for VLAN Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_TPID_1 :: reserved0 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_TPID_1_reserved0_MASK               0xffff0000u
#define BCHP_ISEC_GENERAL_ISEC_TPID_1_reserved0_SHIFT              16

/* ISEC_GENERAL :: ISEC_TPID_1 :: TPID4 [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_TPID_1_TPID4_MASK                   0x0000ffffu
#define BCHP_ISEC_GENERAL_ISEC_TPID_1_TPID4_SHIFT                  0
#define BCHP_ISEC_GENERAL_ISEC_TPID_1_TPID4_DEFAULT                0x00000000

/***************************************************************************
 *ISEC_MPLS_ETYPE - MPLS Ether Type values Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_NUM_FLDS                  4
#define MPLS_ETYPE3_fld                                             3
#define MPLS_ETYPE2_fld                                             2
#define MPLS_ETYPE1_fld                                             1
#define MPLS_ETYPE0_fld                                             0

/* ISEC_GENERAL :: ISEC_MPLS_ETYPE :: ETYPE3 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE3_MASK              BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE3_SHIFT             48
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE3_DEFAULT           0

/* ISEC_GENERAL :: ISEC_MPLS_ETYPE :: ETYPE2 [47:32] */
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE2_MASK              BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE2_SHIFT             32
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE2_DEFAULT           0

/* ISEC_GENERAL :: ISEC_MPLS_ETYPE :: ETYPE1 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE1_MASK              BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE1_SHIFT             16
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE1_DEFAULT           34888

/* ISEC_GENERAL :: ISEC_MPLS_ETYPE :: ETYPE0 [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE0_MASK              BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE0_SHIFT             0
#define BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_ETYPE0_DEFAULT           34887

/***************************************************************************
 *ISEC_PBB_TPID - PBB Packet TPID values Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_PBB_TPID_NUM_FLDS    2
#define I_TPID_fld                                  1
#define B_TPID_fld                                  0

/* ISEC_GENERAL :: ISEC_PBB_TPID :: I_TPID [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_PBB_TPID_I_TPID_MASK                0xffff0000u
#define BCHP_ISEC_GENERAL_ISEC_PBB_TPID_I_TPID_SHIFT               16
#define BCHP_ISEC_GENERAL_ISEC_PBB_TPID_I_TPID_DEFAULT             0x000088e7

/* ISEC_GENERAL :: ISEC_PBB_TPID :: B_TPID [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_PBB_TPID_B_TPID_MASK                0x0000ffffu
#define BCHP_ISEC_GENERAL_ISEC_PBB_TPID_B_TPID_SHIFT               0
#define BCHP_ISEC_GENERAL_ISEC_PBB_TPID_B_TPID_DEFAULT             0x000088a8

/***************************************************************************
 *ISEC_IPV4_ETYPE - IPV4 Ether Type Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_IPV4_ETYPE :: reserved0 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_IPV4_ETYPE_reserved0_MASK           0xffff0000u
#define BCHP_ISEC_GENERAL_ISEC_IPV4_ETYPE_reserved0_SHIFT          16

/* ISEC_GENERAL :: ISEC_IPV4_ETYPE :: ETYPE [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_IPV4_ETYPE_ETYPE_MASK               0x0000ffffu
#define BCHP_ISEC_GENERAL_ISEC_IPV4_ETYPE_ETYPE_SHIFT              0
#define BCHP_ISEC_GENERAL_ISEC_IPV4_ETYPE_ETYPE_DEFAULT            0x00000800

/***************************************************************************
 *ISEC_IPV6_ETYPE - IPV6 Ether Type Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_IPV6_ETYPE :: reserved0 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_IPV6_ETYPE_reserved0_MASK           0xffff0000u
#define BCHP_ISEC_GENERAL_ISEC_IPV6_ETYPE_reserved0_SHIFT          16

/* ISEC_GENERAL :: ISEC_IPV6_ETYPE :: ETYPE [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_IPV6_ETYPE_ETYPE_MASK               0x0000ffffu
#define BCHP_ISEC_GENERAL_ISEC_IPV6_ETYPE_ETYPE_SHIFT              0
#define BCHP_ISEC_GENERAL_ISEC_IPV6_ETYPE_ETYPE_DEFAULT            0x000086dd

/***************************************************************************
 *ISEC_PTP_ETYPE - PTP Ether Type Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_PTP_ETYPE :: reserved0 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_PTP_ETYPE_reserved0_MASK            0xffff0000u
#define BCHP_ISEC_GENERAL_ISEC_PTP_ETYPE_reserved0_SHIFT           16

/* ISEC_GENERAL :: ISEC_PTP_ETYPE :: ETYPE [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_PTP_ETYPE_ETYPE_MASK                0x0000ffffu
#define BCHP_ISEC_GENERAL_ISEC_PTP_ETYPE_ETYPE_SHIFT               0
#define BCHP_ISEC_GENERAL_ISEC_PTP_ETYPE_ETYPE_DEFAULT             0x000088f7

/***************************************************************************
 *ISEC_NIV_ETYPE - VNTAG Ether Type Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE_NUM_FLDS                   1
#define NIV_ETYPE_fld                                               0

/* ISEC_GENERAL :: ISEC_NIV_ETYPE :: reserved0 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE_reserved0_MASK            0xffff0000u
#define BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE_reserved0_SHIFT           16

/* ISEC_GENERAL :: ISEC_NIV_ETYPE :: ETYPE [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE_ETYPE_MASK                0x0000ffffu
#define BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE_ETYPE_SHIFT               0
#define BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE_ETYPE_DEFAULT             0x00008926

/***************************************************************************
 *ISEC_PE_ETYPE - ETAG Ether Type Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_PE_ETYPE_NUM_FLDS                    1
#define PE_ETYPE_fld                                                0

/* ISEC_GENERAL :: ISEC_PE_ETYPE :: reserved0 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_PE_ETYPE_reserved0_MASK             0xffff0000u
#define BCHP_ISEC_GENERAL_ISEC_PE_ETYPE_reserved0_SHIFT            16

/* ISEC_GENERAL :: ISEC_PE_ETYPE :: ETYPE [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_PE_ETYPE_ETYPE_MASK                 0x0000ffffu
#define BCHP_ISEC_GENERAL_ISEC_PE_ETYPE_ETYPE_SHIFT                0
#define BCHP_ISEC_GENERAL_ISEC_PE_ETYPE_ETYPE_DEFAULT              0x0000893f

/***************************************************************************
 *ISEC_UDP_PROTOCOL - IP protocol value for UDP Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_UDP_PROTOCOL :: reserved0 [31:08] */
#define BCHP_ISEC_GENERAL_ISEC_UDP_PROTOCOL_reserved0_MASK         0xffffff00u
#define BCHP_ISEC_GENERAL_ISEC_UDP_PROTOCOL_reserved0_SHIFT        8

/* ISEC_GENERAL :: ISEC_UDP_PROTOCOL :: PROTOCOL_ID [07:00] */
#define BCHP_ISEC_GENERAL_ISEC_UDP_PROTOCOL_PROTOCOL_ID_MASK       0x000000ffu
#define BCHP_ISEC_GENERAL_ISEC_UDP_PROTOCOL_PROTOCOL_ID_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_UDP_PROTOCOL_PROTOCOL_ID_DEFAULT    0x00000011

/***************************************************************************
 *ISEC_TCP_PROTOCOL - IP protocol value for TCP Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_TCP_PROTOCOL :: reserved0 [31:08] */
#define BCHP_ISEC_GENERAL_ISEC_TCP_PROTOCOL_reserved0_MASK         0xffffff00u
#define BCHP_ISEC_GENERAL_ISEC_TCP_PROTOCOL_reserved0_SHIFT        8

/* ISEC_GENERAL :: ISEC_TCP_PROTOCOL :: PROTOCOL_ID [07:00] */
#define BCHP_ISEC_GENERAL_ISEC_TCP_PROTOCOL_PROTOCOL_ID_MASK       0x000000ffu
#define BCHP_ISEC_GENERAL_ISEC_TCP_PROTOCOL_PROTOCOL_ID_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_TCP_PROTOCOL_PROTOCOL_ID_DEFAULT    0x00000006

/***************************************************************************
 *ISEC_VXLANSEC_DEST_PORT_NO - TCP/UDP Destination Port Number for VXLANSEC Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO_NUM_FLDS  1
#define IS_DEST_PORT_NO_fld                       0
 
/* ISEC_GENERAL :: ISEC_VXLANSEC_DEST_PORT_NO :: reserved0 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO_reserved0_MASK 0xffff0000u
#define BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO_reserved0_SHIFT 16

/* ISEC_GENERAL :: ISEC_VXLANSEC_DEST_PORT_NO :: DEST_PORT_NO [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO_DEST_PORT_NO_MASK 0x0000ffffu
#define BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO_DEST_PORT_NO_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO_DEST_PORT_NO_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_PTP_DEST_PORT_NO - TCP/UDP Destination Port Number for PTP Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO_NUM_FLDS    2
#define DEST_PORT_NO_2_fld                                  1
#define DEST_PORT_NO_1_fld                                  0

/* ISEC_GENERAL :: ISEC_PTP_DEST_PORT_NO :: DEST_PORT_NO_2 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO_DEST_PORT_NO_2_MASK 0xffff0000u
#define BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO_DEST_PORT_NO_2_SHIFT 16
#define BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO_DEST_PORT_NO_2_DEFAULT 0x00000140

/* ISEC_GENERAL :: ISEC_PTP_DEST_PORT_NO :: DEST_PORT_NO_1 [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO_DEST_PORT_NO_1_MASK 0x0000ffffu
#define BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO_DEST_PORT_NO_1_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO_DEST_PORT_NO_1_DEFAULT 0x0000013f

/***************************************************************************
 *ISEC_OUT_DESTPORT_NO - TCP/UDP Destination Port Number for outgoing secure packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO_NUM_FLDS     1
#define DESTPORT_NO_fld                                 0

/* ISEC_GENERAL :: ISEC_OUT_DESTPORT_NO :: reserved0 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO_reserved0_MASK      0xffff0000u
#define BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO_reserved0_SHIFT     16

/* ISEC_GENERAL :: ISEC_OUT_DESTPORT_NO :: DESTPORT_NO [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO_DESTPORT_NO_MASK    0x0000ffffu
#define BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO_DESTPORT_NO_SHIFT   0
#define BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO_DESTPORT_NO_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_MGMTRULE_CFG_DA_0 - Configurable MAC DA-0 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0_NUM_FLDS        1
#define DA_fld 0
 
/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_0 :: reserved0 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0_reserved0_MASK    BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0_reserved0_SHIFT   48

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_0 :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0_DA_MASK           BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0_DA_SHIFT          0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0_DA_DEFAULT        0

/***************************************************************************
 *ISEC_MGMTRULE_CFG_DA_1 - Configurable MAC DA-0 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1_NUM_FLDS          1

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_1 :: reserved0 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1_reserved0_MASK    BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1_reserved0_SHIFT   48

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_1 :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1_DA_MASK           BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1_DA_SHIFT          0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1_DA_DEFAULT        0

/***************************************************************************
 *ISEC_MGMTRULE_CFG_DA_2 - Configurable MAC DA-0 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2_NUM_FLDS          1

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_2 :: reserved0 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2_reserved0_MASK    BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2_reserved0_SHIFT   48

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_2 :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2_DA_MASK           BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2_DA_SHIFT          0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2_DA_DEFAULT        0

/***************************************************************************
 *ISEC_MGMTRULE_CFG_DA_3 - Configurable MAC DA-0 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3_NUM_FLDS          1

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_3 :: reserved0 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3_reserved0_MASK    BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3_reserved0_SHIFT   48

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_3 :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3_DA_MASK           BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3_DA_SHIFT          0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3_DA_DEFAULT        0

/***************************************************************************
 *ISEC_MGMTRULE_CFG_DA_4 - Configurable MAC DA-0 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4_NUM_FLDS          1

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_4 :: reserved0 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4_reserved0_MASK    BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4_reserved0_SHIFT   48

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_4 :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4_DA_MASK           BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4_DA_SHIFT          0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4_DA_DEFAULT        0

/***************************************************************************
 *ISEC_MGMTRULE_CFG_DA_5 - Configurable MAC DA-0 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5_NUM_FLDS          1
/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_5 :: reserved0 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5_reserved0_MASK    BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5_reserved0_SHIFT   48

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_5 :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5_DA_MASK           BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5_DA_SHIFT          0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5_DA_DEFAULT        0

/***************************************************************************
 *ISEC_MGMTRULE_CFG_DA_6 - Configurable MAC DA-0 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6_NUM_FLDS          1

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_6 :: reserved0 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6_reserved0_MASK    BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6_reserved0_SHIFT   48

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_6 :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6_DA_MASK           BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6_DA_SHIFT          0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6_DA_DEFAULT        0

/***************************************************************************
 *ISEC_MGMTRULE_CFG_DA_7 - Configurable MAC DA-0 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7_NUM_FLDS          1

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_7 :: reserved0 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7_reserved0_MASK    BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7_reserved0_SHIFT   48

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_DA_7 :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7_DA_MASK           BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7_DA_SHIFT          0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7_DA_DEFAULT        0

/***************************************************************************
 *ISEC_MGMTRULE_CFG_ETYPE_0 - Configurable EtherType register 0 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_NUM_FLDS        4
#define CFG0_ETYPE_3_fld                                            3
#define CFG0_ETYPE_2_fld                                            2
#define CFG0_ETYPE_1_fld                                            1
#define CFG0_ETYPE_0_fld                                            0

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_ETYPE_0 :: ETYPE_3 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_3_MASK   BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_3_SHIFT  48
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_3_DEFAULT 0

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_ETYPE_0 :: ETYPE_2 [47:32] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_2_MASK   BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_2_SHIFT  32
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_2_DEFAULT 0

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_ETYPE_0 :: ETYPE_1 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_1_MASK   BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_1_SHIFT  16
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_1_DEFAULT 0

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_ETYPE_0 :: ETYPE_0 [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_0_MASK   BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_0_SHIFT  0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_ETYPE_0_DEFAULT 0

/***************************************************************************
 *ISEC_MGMTRULE_CFG_ETYPE_1 - Configurable EtherType register 0 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_NUM_FLDS        4
#define CFG1_ETYPE_3_fld                                             3
#define CFG1_ETYPE_2_fld                                             2
#define CFG1_ETYPE_1_fld                                             1
#define CFG1_ETYPE_0_fld                                             0

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_ETYPE_1 :: ETYPE_3 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_3_MASK   BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_3_SHIFT  48
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_3_DEFAULT 0

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_ETYPE_1 :: ETYPE_2 [47:32] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_2_MASK   BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_2_SHIFT  32
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_2_DEFAULT 0

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_ETYPE_1 :: ETYPE_1 [31:16] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_1_MASK   BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_1_SHIFT  16
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_1_DEFAULT 0

/* ISEC_GENERAL :: ISEC_MGMTRULE_CFG_ETYPE_1 :: ETYPE_0 [15:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_0_MASK   BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_0_SHIFT  0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_ETYPE_0_DEFAULT 0

/***************************************************************************
 *ISEC_MGMTRULE_DA_RANGE_LOW - Programmable DA Address Range (LOWER Limit) for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW_NUM_FLDS    1

/* ISEC_GENERAL :: ISEC_MGMTRULE_DA_RANGE_LOW :: reserved0 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW_reserved0_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW_reserved0_SHIFT 48

/* ISEC_GENERAL :: ISEC_MGMTRULE_DA_RANGE_LOW :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW_DA_MASK       BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW_DA_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW_DA_DEFAULT    0

/***************************************************************************
 *ISEC_MGMTRULE_DA_RANGE_HIGH - Programmable DA Address Range (HIGHER Limit) for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_HIGH_NUM_FLDS    1

/* ISEC_GENERAL :: ISEC_MGMTRULE_DA_RANGE_HIGH :: reserved0 [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_HIGH_reserved0_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_HIGH_reserved0_SHIFT 48

/* ISEC_GENERAL :: ISEC_MGMTRULE_DA_RANGE_HIGH :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_HIGH_DA_MASK      BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_HIGH_DA_SHIFT     0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_HIGH_DA_DEFAULT   0

/***************************************************************************
 *ISEC_MGMTRULE_DA_ETYPE_1st - sets of DA and etherType for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st_NUM_FLDS    2
#define ETYPE_fld 1
 
/* ISEC_GENERAL :: ISEC_MGMTRULE_DA_ETYPE_1st :: ETYPE [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st_ETYPE_MASK    BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st_ETYPE_SHIFT   48
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st_ETYPE_DEFAULT 0

/* ISEC_GENERAL :: ISEC_MGMTRULE_DA_ETYPE_1st :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st_DA_MASK       BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st_DA_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st_DA_DEFAULT    0

/***************************************************************************
 *ISEC_MGMTRULE_DA_ETYPE_2nd - sets of DA and etherType for checking of Rudimentary Management Packet Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd_NUM_FLDS    2

/* ISEC_GENERAL :: ISEC_MGMTRULE_DA_ETYPE_2nd :: ETYPE [63:48] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd_ETYPE_MASK    BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd_ETYPE_SHIFT   48
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd_ETYPE_DEFAULT 0

/* ISEC_GENERAL :: ISEC_MGMTRULE_DA_ETYPE_2nd :: DA [47:00] */
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd_DA_MASK       BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd_DA_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd_DA_DEFAULT    0

/***************************************************************************
 *ISEC_PAD_CTRL - GLOBAL ISEC Pad control Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_PAD_CTRL :: reserved0 [31:09] */
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_reserved0_MASK             0xfffffe00u
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_reserved0_SHIFT            9

/* ISEC_GENERAL :: ISEC_PAD_CTRL :: RUNT_CHK_EN [08:08] */
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_RUNT_CHK_EN_MASK           0x00000100u
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_RUNT_CHK_EN_SHIFT          8
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_RUNT_CHK_EN_DEFAULT        0x00000000

/* ISEC_GENERAL :: ISEC_PAD_CTRL :: PAD_THRESHOLD [07:01] */
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_PAD_THRESHOLD_MASK         0x000000feu
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_PAD_THRESHOLD_SHIFT        1
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_PAD_THRESHOLD_DEFAULT      0x00000040

/* ISEC_GENERAL :: ISEC_PAD_CTRL :: PAD_EN [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_PAD_EN_MASK                0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_PAD_EN_SHIFT               0
#define BCHP_ISEC_GENERAL_ISEC_PAD_CTRL_PAD_EN_DEFAULT             0x00000001

/***************************************************************************
 *ISEC_AES_ICV_FAIL_STATUS - If set, indicates that ICV mismatch has occured at least once. If set, proceed to read ISEC_AES_CALC_ICV_REG0 and ISEC_AES_CALC_ICV_REG1 Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_AES_ICV_FAIL_STATUS :: reserved0 [31:01] */
#define BCHP_ISEC_GENERAL_ISEC_AES_ICV_FAIL_STATUS_reserved0_MASK  0xfffffffeu
#define BCHP_ISEC_GENERAL_ISEC_AES_ICV_FAIL_STATUS_reserved0_SHIFT 1

/* ISEC_GENERAL :: ISEC_AES_ICV_FAIL_STATUS :: ICV_FAIL_FIRST [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_AES_ICV_FAIL_STATUS_ICV_FAIL_FIRST_MASK 0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_AES_ICV_FAIL_STATUS_ICV_FAIL_FIRST_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_AES_ICV_FAIL_STATUS_ICV_FAIL_FIRST_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_AES_CALC_ICV_REG0 - Calculated ICV of first failed ICV :                             This register holds the calculated ICV lsb 64-bits (for the first ICV failure). Last ICV valid byte is 7:0 Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_AES_CALC_ICV_REG0 :: CALC_ICV [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_AES_CALC_ICV_REG0_CALC_ICV_MASK     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_AES_CALC_ICV_REG0_CALC_ICV_SHIFT    0
#define BCHP_ISEC_GENERAL_ISEC_AES_CALC_ICV_REG0_CALC_ICV_DEFAULT  0

/***************************************************************************
 *ISEC_AES_CALC_ICV_REG1 - Calculated ICV of first failed ICV :                             This register holds the calculated ICV msb 64-bits (for the first ICV failure). First iCV valid byte is 63:56 Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_AES_CALC_ICV_REG1 :: CALC_ICV [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_AES_CALC_ICV_REG1_CALC_ICV_MASK     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_AES_CALC_ICV_REG1_CALC_ICV_SHIFT    0
#define BCHP_ISEC_GENERAL_ISEC_AES_CALC_ICV_REG1_CALC_ICV_DEFAULT  0

/***************************************************************************
 *ISEC_AES_RCV_ICV_REG0 - Received ICV for the first failed ICV: This register holds the received ICV lsb 64-bits (for the first                             ICV failure).  Last ICV valid byte is 7:0 Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_AES_RCV_ICV_REG0 :: RCV_ICV [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_AES_RCV_ICV_REG0_RCV_ICV_MASK       BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_AES_RCV_ICV_REG0_RCV_ICV_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_AES_RCV_ICV_REG0_RCV_ICV_DEFAULT    0

/***************************************************************************
 *ISEC_AES_RCV_ICV_REG1 - Received ICV for the first failed ICV: This register holds the received ICV msb 64-bits (for the first                             ICV failure). First ICV valid byte is 63:56 Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_AES_RCV_ICV_REG1 :: RCV_ICV [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_AES_RCV_ICV_REG1_RCV_ICV_MASK       BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_AES_RCV_ICV_REG1_RCV_ICV_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_AES_RCV_ICV_REG1_RCV_ICV_DEFAULT    0

/***************************************************************************
 *ISEC_FIPS_OVR_KEY_REG0 - FIPS/Override Key Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_OVR_KEY_REG0 :: FIPS_OVR_KEY [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG0_FIPS_OVR_KEY_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG0_FIPS_OVR_KEY_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG0_FIPS_OVR_KEY_DEFAULT 0

/***************************************************************************
 *ISEC_FIPS_OVR_KEY_REG1 - FIPS/Override Key Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_OVR_KEY_REG1 :: FIPS_OVR_KEY [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG1_FIPS_OVR_KEY_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG1_FIPS_OVR_KEY_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG1_FIPS_OVR_KEY_DEFAULT 0

/***************************************************************************
 *ISEC_FIPS_OVR_KEY_REG2 - FIPS/Override Key Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_OVR_KEY_REG2 :: FIPS_OVR_KEY [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG2_FIPS_OVR_KEY_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG2_FIPS_OVR_KEY_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG2_FIPS_OVR_KEY_DEFAULT 0

/***************************************************************************
 *ISEC_FIPS_OVR_KEY_REG3 - FIPS/Override Key Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_OVR_KEY_REG3 :: FIPS_OVR_KEY [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG3_FIPS_OVR_KEY_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG3_FIPS_OVR_KEY_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_KEY_REG3_FIPS_OVR_KEY_DEFAULT 0

/***************************************************************************
 *ISEC_FIPS_OVR_IV_REG0 - FIPS IV Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_OVR_IV_REG0 :: FIPS_OVR_IV [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_IV_REG0_FIPS_OVR_IV_MASK   BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_IV_REG0_FIPS_OVR_IV_SHIFT  0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_IV_REG0_FIPS_OVR_IV_DEFAULT 0

/***************************************************************************
 *ISEC_FIPS_OVR_IV_REG1 - FIPS IV Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_OVR_IV_REG1 :: FIPS_OVR_IV [31:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_IV_REG1_FIPS_OVR_IV_MASK   0xffffffffu
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_IV_REG1_FIPS_OVR_IV_SHIFT  0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_IV_REG1_FIPS_OVR_IV_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_FIPS_DATA_REG0 - FIPS data Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_DATA_REG0 :: FIPS_DATA [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_DATA_REG0_FIPS_DATA_MASK       BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_FIPS_DATA_REG0_FIPS_DATA_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_DATA_REG0_FIPS_DATA_DEFAULT    0

/***************************************************************************
 *ISEC_FIPS_DATA_REG1 - FIPS data Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_DATA_REG1 :: FIPS_DATA [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_DATA_REG1_FIPS_DATA_MASK       BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_FIPS_DATA_REG1_FIPS_DATA_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_DATA_REG1_FIPS_DATA_DEFAULT    0

/***************************************************************************
 *ISEC_FIPS_OVR_CONTROL - FIPS/Override control Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_OVR_CONTROL :: reserved0 [31:12] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_reserved0_MASK     0xfffff000u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_reserved0_SHIFT    12

/* ISEC_GENERAL :: ISEC_FIPS_OVR_CONTROL :: FIPS_PAD_INFO [11:08] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_PAD_INFO_MASK 0x00000f00u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_PAD_INFO_SHIFT 8
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_PAD_INFO_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_FIPS_OVR_CONTROL :: FIPS_DATA_AVAILABLE [07:07] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_DATA_AVAILABLE_MASK 0x00000080u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_DATA_AVAILABLE_SHIFT 7
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_DATA_AVAILABLE_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_FIPS_OVR_CONTROL :: FIPS_AUTH [06:06] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_AUTH_MASK     0x00000040u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_AUTH_SHIFT    6
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_AUTH_DEFAULT  0x00000001

/* ISEC_GENERAL :: ISEC_FIPS_OVR_CONTROL :: FIPS_CONF [05:05] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_CONF_MASK     0x00000020u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_CONF_SHIFT    5
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_CONF_DEFAULT  0x00000000

/* ISEC_GENERAL :: ISEC_FIPS_OVR_CONTROL :: FIPS_VM [04:04] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_VM_MASK       0x00000010u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_VM_SHIFT      4
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_VM_DEFAULT    0x00000000

/* ISEC_GENERAL :: ISEC_FIPS_OVR_CONTROL :: FIPS_END [03:03] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_END_MASK      0x00000008u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_END_SHIFT     3
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_END_DEFAULT   0x00000000

/* ISEC_GENERAL :: ISEC_FIPS_OVR_CONTROL :: FIPS_START [02:02] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_START_MASK    0x00000004u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_START_SHIFT   2
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_START_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_FIPS_OVR_CONTROL :: FIPS_KEY_TYPE [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_KEY_TYPE_MASK 0x00000002u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_KEY_TYPE_SHIFT 1
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_KEY_TYPE_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_FIPS_OVR_CONTROL :: FIPS_EN [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_EN_MASK       0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_EN_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_OVR_CONTROL_FIPS_EN_DEFAULT    0x00000000

/***************************************************************************
 *ISEC_FIPS_ENC_DATA_REG0 - FIPS encrypted data Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_ENC_DATA_REG0 :: FIPS_ENC_DATA [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ENC_DATA_REG0_FIPS_ENC_DATA_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ENC_DATA_REG0_FIPS_ENC_DATA_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ENC_DATA_REG0_FIPS_ENC_DATA_DEFAULT 0

/***************************************************************************
 *ISEC_FIPS_ENC_DATA_REG1 - FIPS encrypted data Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_ENC_DATA_REG1 :: FIPS_ENC_DATA [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ENC_DATA_REG1_FIPS_ENC_DATA_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ENC_DATA_REG1_FIPS_ENC_DATA_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ENC_DATA_REG1_FIPS_ENC_DATA_DEFAULT 0

/***************************************************************************
 *ISEC_FIPS_ICV_REG0 - FIPS ICV Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_ICV_REG0 :: FIPS_ICV [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ICV_REG0_FIPS_ICV_MASK         BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ICV_REG0_FIPS_ICV_SHIFT        0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ICV_REG0_FIPS_ICV_DEFAULT      0

/***************************************************************************
 *ISEC_FIPS_ICV_REG1 - FIPS ICV Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_ICV_REG1 :: FIPS_ICV [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ICV_REG1_FIPS_ICV_MASK         BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ICV_REG1_FIPS_ICV_SHIFT        0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_ICV_REG1_FIPS_ICV_DEFAULT      0

/***************************************************************************
 *ISEC_FIPS_STATUS - FIPS status registers: This register will have status signals for the FIPS. Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_FIPS_STATUS :: reserved0 [31:02] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_STATUS_reserved0_MASK          0xfffffffcu
#define BCHP_ISEC_GENERAL_ISEC_FIPS_STATUS_reserved0_SHIFT         2

/* ISEC_GENERAL :: ISEC_FIPS_STATUS :: VALID_ICV [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_STATUS_VALID_ICV_MASK          0x00000002u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_STATUS_VALID_ICV_SHIFT         1
#define BCHP_ISEC_GENERAL_ISEC_FIPS_STATUS_VALID_ICV_DEFAULT       0x00000000

/* ISEC_GENERAL :: ISEC_FIPS_STATUS :: VALID_DATA [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_FIPS_STATUS_VALID_DATA_MASK         0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_FIPS_STATUS_VALID_DATA_SHIFT        0
#define BCHP_ISEC_GENERAL_ISEC_FIPS_STATUS_VALID_DATA_DEFAULT      0x00000000

/***************************************************************************
 *ISEC_SER_CONTROL - MACSEC SER Control Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_NUM_FLDS  	8
#define SC_TCAM_LPT_fld                                	7
#define SC_TCAM_ATOMICITY_DISABLE_fld                  	6
#define SC_TCAM_ONE_BIT_ERR_INJECT_fld                  5
#define SC_TCAM_PARITY_EN_fld                           4
#define SP_TCAM_LPT_fld                                 3
#define SP_TCAM_ATOMICITY_DISABLE_fld                   2
#define SP_TCAM_ONE_BIT_ERR_INJECT_fld                  1
#define SP_TCAM_PARITY_EN_fld                           0



/* ISEC_GENERAL :: ISEC_SER_CONTROL :: reserved0 [31:08] */
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_reserved0_MASK          0xffffff00u
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_reserved0_SHIFT         8

/* ISEC_GENERAL :: ISEC_SER_CONTROL :: SC_TCAM_LPT [07:07] */
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_LPT_MASK        0x00000080u
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_LPT_SHIFT       7
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_LPT_DEFAULT     0x00000001

/* ISEC_GENERAL :: ISEC_SER_CONTROL :: SC_TCAM_ATOMICITY_DISABLE [06:06] */
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_ATOMICITY_DISABLE_MASK 0x00000040u
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_ATOMICITY_DISABLE_SHIFT 6
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_ATOMICITY_DISABLE_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SER_CONTROL :: SC_TCAM_ONE_BIT_ERR_INJECT [05:05] */
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_ONE_BIT_ERR_INJECT_MASK 0x00000020u
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_ONE_BIT_ERR_INJECT_SHIFT 5
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_ONE_BIT_ERR_INJECT_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SER_CONTROL :: SC_TCAM_PARITY_EN [04:04] */
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_PARITY_EN_MASK  0x00000010u
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_PARITY_EN_SHIFT 4
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SC_TCAM_PARITY_EN_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SER_CONTROL :: SP_TCAM_LPT [03:03] */
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_LPT_MASK        0x00000008u
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_LPT_SHIFT       3
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_LPT_DEFAULT     0x00000001

/* ISEC_GENERAL :: ISEC_SER_CONTROL :: SP_TCAM_ATOMICITY_DISABLE [02:02] */
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_ATOMICITY_DISABLE_MASK 0x00000004u
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_ATOMICITY_DISABLE_SHIFT 2
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_ATOMICITY_DISABLE_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SER_CONTROL :: SP_TCAM_ONE_BIT_ERR_INJECT [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_ONE_BIT_ERR_INJECT_MASK 0x00000002u
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_ONE_BIT_ERR_INJECT_SHIFT 1
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_ONE_BIT_ERR_INJECT_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SER_CONTROL :: SP_TCAM_PARITY_EN [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_PARITY_EN_MASK  0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_PARITY_EN_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_SP_TCAM_PARITY_EN_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_SER_SCAN_CONFIG - Tcam Ser Engine config Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_SER_SCAN_CONFIG :: reserved0 [63:33] */
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_CONFIG_reserved0_MASK      BCHP_UINT64_C(0xfffffffe, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_CONFIG_reserved0_SHIFT     33

/* ISEC_GENERAL :: ISEC_SER_SCAN_CONFIG :: ENABLE [32:32] */
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_CONFIG_ENABLE_MASK         BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_CONFIG_ENABLE_SHIFT        32
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_CONFIG_ENABLE_DEFAULT      0

/* ISEC_GENERAL :: ISEC_SER_SCAN_CONFIG :: INTERVAL [31:00] */
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_CONFIG_INTERVAL_MASK       BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_CONFIG_INTERVAL_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_CONFIG_INTERVAL_DEFAULT    1000

/***************************************************************************
 *ISEC_SER_SCAN_STATUS - Tcam Ser Engine Status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_SER_SCAN_STATUS :: reserved0 [31:18] */
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_reserved0_MASK      0xfffc0000u
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_reserved0_SHIFT     18

/* ISEC_GENERAL :: ISEC_SER_SCAN_STATUS :: DONE_CNT [17:02] */
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_DONE_CNT_MASK       0x0003fffcu
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_DONE_CNT_SHIFT      2
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_DONE_CNT_DEFAULT    0x00000000

/* ISEC_GENERAL :: ISEC_SER_SCAN_STATUS :: TOO_LONG [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_TOO_LONG_MASK       0x00000002u
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_TOO_LONG_SHIFT      1
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_TOO_LONG_DEFAULT    0x00000000

/* ISEC_GENERAL :: ISEC_SER_SCAN_STATUS :: IN_PROGRESS [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_IN_PROGRESS_MASK    0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_IN_PROGRESS_SHIFT   0
#define BCHP_ISEC_GENERAL_ISEC_SER_SCAN_STATUS_IN_PROGRESS_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_SPTCAM_SER_STATUS - SP TCAM Ser Status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_SPTCAM_SER_STATUS :: reserved0 [63:50] */
#define BCHP_ISEC_GENERAL_ISEC_SPTCAM_SER_STATUS_reserved0_MASK    BCHP_UINT64_C(0xfffc0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_SPTCAM_SER_STATUS_reserved0_SHIFT   50

/* ISEC_GENERAL :: ISEC_SPTCAM_SER_STATUS :: SER_BUS [49:00] */
#define BCHP_ISEC_GENERAL_ISEC_SPTCAM_SER_STATUS_SER_BUS_MASK      BCHP_UINT64_C(0x0003ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_SPTCAM_SER_STATUS_SER_BUS_SHIFT     0
#define BCHP_ISEC_GENERAL_ISEC_SPTCAM_SER_STATUS_SER_BUS_DEFAULT   0

/***************************************************************************
 *ISEC_SCTCAM_SER_STATUS - SC TCAM Ser Status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_SCTCAM_SER_STATUS :: reserved0 [63:50] */
#define BCHP_ISEC_GENERAL_ISEC_SCTCAM_SER_STATUS_reserved0_MASK    BCHP_UINT64_C(0xfffc0000, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_SCTCAM_SER_STATUS_reserved0_SHIFT   50

/* ISEC_GENERAL :: ISEC_SCTCAM_SER_STATUS :: SER_BUS [49:00] */
#define BCHP_ISEC_GENERAL_ISEC_SCTCAM_SER_STATUS_SER_BUS_MASK      BCHP_UINT64_C(0x0003ffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_SCTCAM_SER_STATUS_SER_BUS_SHIFT     0
#define BCHP_ISEC_GENERAL_ISEC_SCTCAM_SER_STATUS_SER_BUS_DEFAULT   0

/***************************************************************************
 *SP_CAM_BIST_CONFIG_A - SP CAM BIST Configuration register for Bank A (512X160) Register
 ***************************************************************************/
/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_A :: reserved0 [63:37] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_reserved0_MASK      BCHP_UINT64_C(0xffffffe0, 0x00000000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_reserved0_SHIFT     37

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_A :: I_BIST_LPT [36:36] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_LPT_MASK     BCHP_UINT64_C(0x00000010, 0x00000000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_LPT_SHIFT    36
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_LPT_DEFAULT  1

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_A :: I_BIST_CACHE_INDEX [35:20] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_CACHE_INDEX_MASK BCHP_UINT64_C(0x0000000f, 0xfff00000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_CACHE_INDEX_SHIFT 20
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_CACHE_INDEX_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_A :: I_BIST_CACHE_EN [19:19] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_CACHE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00080000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_CACHE_EN_SHIFT 19
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_CACHE_EN_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_A :: I_BIST_RST_L [18:18] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_RST_L_MASK   BCHP_UINT64_C(0x00000000, 0x00040000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_RST_L_SHIFT  18
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_RST_L_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_A :: I_BIST_MODE [17:16] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_MODE_MASK    BCHP_UINT64_C(0x00000000, 0x00030000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_MODE_SHIFT   16
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_MODE_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_A :: I_BIST_EN [15:00] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_EN_MASK      BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_EN_SHIFT     0
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_A_I_BIST_EN_DEFAULT   0

/***************************************************************************
 *SP_CAM_BIST_STATUS_A - SP CAM BIST Status for Bank A (512X160) Register
 ***************************************************************************/
/* ISEC_GENERAL :: SP_CAM_BIST_STATUS_A :: O_BIST_STATUS [31:00] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_A_O_BIST_STATUS_MASK  0xffffffffu
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_A_O_BIST_STATUS_SHIFT 0
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_A_O_BIST_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *SP_CAM_BIST_CONFIG_B - SP CAM BIST Configuration register for Bank B (512X160) Register
 ***************************************************************************/
/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_B :: reserved0 [63:37] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_reserved0_MASK      BCHP_UINT64_C(0xffffffe0, 0x00000000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_reserved0_SHIFT     37

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_B :: I_BIST_LPT [36:36] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_LPT_MASK     BCHP_UINT64_C(0x00000010, 0x00000000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_LPT_SHIFT    36
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_LPT_DEFAULT  1

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_B :: I_BIST_CACHE_INDEX [35:20] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_CACHE_INDEX_MASK BCHP_UINT64_C(0x0000000f, 0xfff00000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_CACHE_INDEX_SHIFT 20
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_CACHE_INDEX_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_B :: I_BIST_CACHE_EN [19:19] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_CACHE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00080000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_CACHE_EN_SHIFT 19
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_CACHE_EN_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_B :: I_BIST_RST_L [18:18] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_RST_L_MASK   BCHP_UINT64_C(0x00000000, 0x00040000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_RST_L_SHIFT  18
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_RST_L_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_B :: I_BIST_MODE [17:16] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_MODE_MASK    BCHP_UINT64_C(0x00000000, 0x00030000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_MODE_SHIFT   16
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_MODE_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_B :: I_BIST_EN [15:00] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_EN_MASK      BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_EN_SHIFT     0
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_B_I_BIST_EN_DEFAULT   0

/***************************************************************************
 *SP_CAM_BIST_STATUS_B - SP CAM BIST Status for Bank B (512X160) Register
 ***************************************************************************/
/* ISEC_GENERAL :: SP_CAM_BIST_STATUS_B :: O_BIST_STATUS [31:00] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_B_O_BIST_STATUS_MASK  0xffffffffu
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_B_O_BIST_STATUS_SHIFT 0
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_B_O_BIST_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *SP_CAM_BIST_CONFIG_C - SP CAM BIST Configuration register for Bank C (512X160) Register
 ***************************************************************************/
/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_C :: reserved0 [63:37] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_reserved0_MASK      BCHP_UINT64_C(0xffffffe0, 0x00000000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_reserved0_SHIFT     37

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_C :: I_BIST_LPT [36:36] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_LPT_MASK     BCHP_UINT64_C(0x00000010, 0x00000000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_LPT_SHIFT    36
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_LPT_DEFAULT  1

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_C :: I_BIST_CACHE_INDEX [35:20] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_CACHE_INDEX_MASK BCHP_UINT64_C(0x0000000f, 0xfff00000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_CACHE_INDEX_SHIFT 20
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_CACHE_INDEX_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_C :: I_BIST_CACHE_EN [19:19] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_CACHE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00080000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_CACHE_EN_SHIFT 19
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_CACHE_EN_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_C :: I_BIST_RST_L [18:18] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_RST_L_MASK   BCHP_UINT64_C(0x00000000, 0x00040000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_RST_L_SHIFT  18
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_RST_L_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_C :: I_BIST_MODE [17:16] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_MODE_MASK    BCHP_UINT64_C(0x00000000, 0x00030000)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_MODE_SHIFT   16
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_MODE_DEFAULT 0

/* ISEC_GENERAL :: SP_CAM_BIST_CONFIG_C :: I_BIST_EN [15:00] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_EN_MASK      BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_EN_SHIFT     0
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_CONFIG_C_I_BIST_EN_DEFAULT   0

/***************************************************************************
 *SP_CAM_BIST_STATUS_C - SP CAM BIST Status for Bank C (512X160) Register
 ***************************************************************************/
/* ISEC_GENERAL :: SP_CAM_BIST_STATUS_C :: O_BIST_STATUS [31:00] */
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_C_O_BIST_STATUS_MASK  0xffffffffu
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_C_O_BIST_STATUS_SHIFT 0
#define BCHP_ISEC_GENERAL_SP_CAM_BIST_STATUS_C_O_BIST_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *SC_CAM_BIST_CONFIG - SC CAM BIST Configuration Register
 ***************************************************************************/
/* ISEC_GENERAL :: SC_CAM_BIST_CONFIG :: reserved0 [63:37] */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_reserved0_MASK        BCHP_UINT64_C(0xffffffe0, 0x00000000)
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_reserved0_SHIFT       37

/* ISEC_GENERAL :: SC_CAM_BIST_CONFIG :: I_BIST_LPT [36:36] */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_LPT_MASK       BCHP_UINT64_C(0x00000010, 0x00000000)
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_LPT_SHIFT      36
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_LPT_DEFAULT    1

/* ISEC_GENERAL :: SC_CAM_BIST_CONFIG :: I_BIST_CACHE_INDEX [35:20] */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_CACHE_INDEX_MASK BCHP_UINT64_C(0x0000000f, 0xfff00000)
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_CACHE_INDEX_SHIFT 20
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_CACHE_INDEX_DEFAULT 0

/* ISEC_GENERAL :: SC_CAM_BIST_CONFIG :: I_BIST_CACHE_EN [19:19] */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_CACHE_EN_MASK  BCHP_UINT64_C(0x00000000, 0x00080000)
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_CACHE_EN_SHIFT 19
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_CACHE_EN_DEFAULT 0

/* ISEC_GENERAL :: SC_CAM_BIST_CONFIG :: I_BIST_RST_L [18:18] */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_RST_L_MASK     BCHP_UINT64_C(0x00000000, 0x00040000)
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_RST_L_SHIFT    18
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_RST_L_DEFAULT  0

/* ISEC_GENERAL :: SC_CAM_BIST_CONFIG :: I_BIST_MODE [17:16] */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_MODE_MASK      BCHP_UINT64_C(0x00000000, 0x00030000)
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_MODE_SHIFT     16
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_MODE_DEFAULT   0

/* ISEC_GENERAL :: SC_CAM_BIST_CONFIG :: I_BIST_EN [15:00] */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_EN_MASK        BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_EN_SHIFT       0
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_CONFIG_I_BIST_EN_DEFAULT     0

/***************************************************************************
 *SC_CAM_BIST_STATUS - SC CAM BIST Status Register
 ***************************************************************************/
/* ISEC_GENERAL :: SC_CAM_BIST_STATUS :: O_BIST_STATUS [31:00] */
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_STATUS_O_BIST_STATUS_MASK    0xffffffffu
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_STATUS_O_BIST_STATUS_SHIFT   0
#define BCHP_ISEC_GENERAL_SC_CAM_BIST_STATUS_O_BIST_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_INTR_ENABLE - Ingress interrupt enable register for each interrupt-source and each FIFO-type Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: reserved0 [63:37] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_reserved0_MASK          BCHP_UINT64_C(0xffffffe0, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_reserved0_SHIFT         37

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: SP_MAP_DOUBLE_BIT_ERR [36:36] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_MAP_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000010, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_MAP_DOUBLE_BIT_ERR_SHIFT 36
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_MAP_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: SP_MAP_SINGLE_BIT_ERR [35:35] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_MAP_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000008, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_MAP_SINGLE_BIT_ERR_SHIFT 35
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_MAP_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: SP_POLICY_DOUBLE_BIT_ERR [34:34] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_POLICY_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000004, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_POLICY_DOUBLE_BIT_ERR_SHIFT 34
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_POLICY_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: SP_POLICY_SINGLE_BIT_ERR [33:33] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_POLICY_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000002, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_POLICY_SINGLE_BIT_ERR_SHIFT 33
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SP_POLICY_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: HASH_TABLE_DOUBLE_BIT_ERR [32:32] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_HASH_TABLE_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_HASH_TABLE_DOUBLE_BIT_ERR_SHIFT 32
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_HASH_TABLE_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: HASH_TABLE_SINGLE_BIT_ERR [31:31] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_HASH_TABLE_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x80000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_HASH_TABLE_SINGLE_BIT_ERR_SHIFT 31
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_HASH_TABLE_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: SA_TABLE_DOUBLE_BIT_ERR [30:30] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SA_TABLE_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x40000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SA_TABLE_DOUBLE_BIT_ERR_SHIFT 30
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SA_TABLE_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: SA_TABLE_SINGLE_BIT_ERR [29:29] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SA_TABLE_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x20000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SA_TABLE_SINGLE_BIT_ERR_SHIFT 29
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SA_TABLE_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: SC_TABLE_DOUBLE_BIT_ERR [28:28] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SC_TABLE_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x10000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SC_TABLE_DOUBLE_BIT_ERR_SHIFT 28
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SC_TABLE_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: SC_TABLE_SINGLE_BIT_ERR [27:27] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SC_TABLE_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x08000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SC_TABLE_SINGLE_BIT_ERR_SHIFT 27
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_SC_TABLE_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: reserved1 [26:26] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x04000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_reserved1_SHIFT         26

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: CB_STR_FIFO_DOUBLE_BIT_ERR [25:25] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CB_STR_FIFO_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x02000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CB_STR_FIFO_DOUBLE_BIT_ERR_SHIFT 25
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CB_STR_FIFO_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: CB_STR_FIFO_SINGLE_BIT_ERR [24:24] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CB_STR_FIFO_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x01000000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CB_STR_FIFO_SINGLE_BIT_ERR_SHIFT 24
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CB_STR_FIFO_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: PCF_BANK1_OVERFLOW [23:23] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK1_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00800000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK1_OVERFLOW_SHIFT 23
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK1_OVERFLOW_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: PCF_BANK1_DOUBLE_BIT_ERR [22:22] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK1_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00400000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK1_DOUBLE_BIT_ERR_SHIFT 22
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK1_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: PCF_BANK1_SINGLE_BIT_ERR [21:21] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK1_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00200000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK1_SINGLE_BIT_ERR_SHIFT 21
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK1_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: PCF_BANK0_OVERFLOW [20:20] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK0_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00100000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK0_OVERFLOW_SHIFT 20
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK0_OVERFLOW_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: PCF_BANK0_DOUBLE_BIT_ERR [19:19] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK0_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00080000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK0_DOUBLE_BIT_ERR_SHIFT 19
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK0_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: PCF_BANK0_SINGLE_BIT_ERR [18:18] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK0_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00040000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK0_SINGLE_BIT_ERR_SHIFT 18
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PCF_BANK0_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: PDF_OVERFLOW [17:17] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PDF_OVERFLOW_MASK       BCHP_UINT64_C(0x00000000, 0x00020000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PDF_OVERFLOW_SHIFT      17
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PDF_OVERFLOW_DEFAULT    1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: PDF_DOUBLE_BIT_ERR [16:16] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PDF_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PDF_DOUBLE_BIT_ERR_SHIFT 16
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PDF_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: PDF_SINGLE_BIT_ERR [15:15] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PDF_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00008000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PDF_SINGLE_BIT_ERR_SHIFT 15
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_PDF_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: CW_FIFO_OVERFLOW [14:14] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CW_FIFO_OVERFLOW_MASK   BCHP_UINT64_C(0x00000000, 0x00004000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CW_FIFO_OVERFLOW_SHIFT  14
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CW_FIFO_OVERFLOW_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: CW_FIFO_DOUBLE_BIT_ERR [13:13] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CW_FIFO_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CW_FIFO_DOUBLE_BIT_ERR_SHIFT 13
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CW_FIFO_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: CW_FIFO_SINGLE_BIT_ERR [12:12] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CW_FIFO_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CW_FIFO_SINGLE_BIT_ERR_SHIFT 12
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_CW_FIFO_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: TAG_FIFO_OVERFLOW [11:11] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_TAG_FIFO_OVERFLOW_MASK  BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_TAG_FIFO_OVERFLOW_SHIFT 11
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_TAG_FIFO_OVERFLOW_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: TAG_FIFO_DOUBLE_BIT_ERR [10:10] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_TAG_FIFO_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_TAG_FIFO_DOUBLE_BIT_ERR_SHIFT 10
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_TAG_FIFO_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: TAG_FIFO_SINGLE_BIT_ERR [09:09] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_TAG_FIFO_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_TAG_FIFO_SINGLE_BIT_ERR_SHIFT 9
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_TAG_FIFO_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: ODF_OVERFLOW [08:08] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ODF_OVERFLOW_MASK       BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ODF_OVERFLOW_SHIFT      8
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ODF_OVERFLOW_DEFAULT    1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: ODF_DOUBLE_BIT_ERR [07:07] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ODF_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ODF_DOUBLE_BIT_ERR_SHIFT 7
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ODF_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: ODF_SINGLE_BIT_ERR [06:06] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ODF_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ODF_SINGLE_BIT_ERR_SHIFT 6
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ODF_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: ICF_OVERFLOW [05:05] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ICF_OVERFLOW_MASK       BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ICF_OVERFLOW_SHIFT      5
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ICF_OVERFLOW_DEFAULT    1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: ICF_DOUBLE_BIT_ERR [04:04] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ICF_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ICF_DOUBLE_BIT_ERR_SHIFT 4
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ICF_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: ICF_SINGLE_BIT_ERR [03:03] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ICF_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ICF_SINGLE_BIT_ERR_SHIFT 3
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_ICF_SINGLE_BIT_ERR_DEFAULT 0

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: IDF_OVERFLOW [02:02] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_IDF_OVERFLOW_MASK       BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_IDF_OVERFLOW_SHIFT      2
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_IDF_OVERFLOW_DEFAULT    1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: IDF_DOUBLE_BIT_ERR [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_IDF_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_IDF_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_IDF_DOUBLE_BIT_ERR_DEFAULT 1

/* ISEC_GENERAL :: ISEC_INTR_ENABLE :: IDF_SINGLE_BIT_ERR [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_IDF_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_IDF_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_INTR_ENABLE_IDF_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *ISEC_PDF_INTR - Ingress parser-data FIFO interrupt status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_PDF_INTR :: reserved0 [31:04] */
#define BCHP_ISEC_GENERAL_ISEC_PDF_INTR_reserved0_MASK             0xfffffff0u
#define BCHP_ISEC_GENERAL_ISEC_PDF_INTR_reserved0_SHIFT            4

/* ISEC_GENERAL :: ISEC_PDF_INTR :: PER_PORT_STATUS [03:00] */
#define BCHP_ISEC_GENERAL_ISEC_PDF_INTR_PER_PORT_STATUS_MASK       0x0000000fu
#define BCHP_ISEC_GENERAL_ISEC_PDF_INTR_PER_PORT_STATUS_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_PDF_INTR_PER_PORT_STATUS_DEFAULT    0x00000000

/***************************************************************************
 *ISEC_PCF_BANK0_INTR - Ingress parser-control FIFO Bank 0 interrupt status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_PCF_BANK0_INTR :: reserved0 [31:04] */
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK0_INTR_reserved0_MASK       0xfffffff0u
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK0_INTR_reserved0_SHIFT      4

/* ISEC_GENERAL :: ISEC_PCF_BANK0_INTR :: PER_PORT_STATUS [03:00] */
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK0_INTR_PER_PORT_STATUS_MASK 0x0000000fu
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK0_INTR_PER_PORT_STATUS_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK0_INTR_PER_PORT_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_PCF_BANK1_INTR - Ingress parser-control FIFO Bank 1 interrupt status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_PCF_BANK1_INTR :: reserved0 [31:04] */
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK1_INTR_reserved0_MASK       0xfffffff0u
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK1_INTR_reserved0_SHIFT      4

/* ISEC_GENERAL :: ISEC_PCF_BANK1_INTR :: PER_PORT_STATUS [03:00] */
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK1_INTR_PER_PORT_STATUS_MASK 0x0000000fu
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK1_INTR_PER_PORT_STATUS_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_PCF_BANK1_INTR_PER_PORT_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_CB_STR_FIFO_INTR - Ingress parser packet-length FIFO interrupt status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_CB_STR_FIFO_INTR :: reserved0 [31:04] */
#define BCHP_ISEC_GENERAL_ISEC_CB_STR_FIFO_INTR_reserved0_MASK     0xfffffff0u
#define BCHP_ISEC_GENERAL_ISEC_CB_STR_FIFO_INTR_reserved0_SHIFT    4

/* ISEC_GENERAL :: ISEC_CB_STR_FIFO_INTR :: PER_PORT_STATUS [03:00] */
#define BCHP_ISEC_GENERAL_ISEC_CB_STR_FIFO_INTR_PER_PORT_STATUS_MASK 0x0000000fu
#define BCHP_ISEC_GENERAL_ISEC_CB_STR_FIFO_INTR_PER_PORT_STATUS_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_CB_STR_FIFO_INTR_PER_PORT_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_IDF_INTR - Ingress input-data FIFO interrupt status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_IDF_INTR :: reserved0 [31:04] */
#define BCHP_ISEC_GENERAL_ISEC_IDF_INTR_reserved0_MASK             0xfffffff0u
#define BCHP_ISEC_GENERAL_ISEC_IDF_INTR_reserved0_SHIFT            4

/* ISEC_GENERAL :: ISEC_IDF_INTR :: PER_PORT_STATUS [03:00] */
#define BCHP_ISEC_GENERAL_ISEC_IDF_INTR_PER_PORT_STATUS_MASK       0x0000000fu
#define BCHP_ISEC_GENERAL_ISEC_IDF_INTR_PER_PORT_STATUS_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_IDF_INTR_PER_PORT_STATUS_DEFAULT    0x00000000

/***************************************************************************
 *ISEC_ICF_INTR - Ingress input-control FIFO interrupt status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_ICF_INTR :: reserved0 [31:04] */
#define BCHP_ISEC_GENERAL_ISEC_ICF_INTR_reserved0_MASK             0xfffffff0u
#define BCHP_ISEC_GENERAL_ISEC_ICF_INTR_reserved0_SHIFT            4

/* ISEC_GENERAL :: ISEC_ICF_INTR :: PER_PORT_STATUS [03:00] */
#define BCHP_ISEC_GENERAL_ISEC_ICF_INTR_PER_PORT_STATUS_MASK       0x0000000fu
#define BCHP_ISEC_GENERAL_ISEC_ICF_INTR_PER_PORT_STATUS_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_ICF_INTR_PER_PORT_STATUS_DEFAULT    0x00000000

/***************************************************************************
 *ISEC_ODF_INTR - Ingress output-data FIFO interrupt status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_ODF_INTR :: reserved0 [31:04] */
#define BCHP_ISEC_GENERAL_ISEC_ODF_INTR_reserved0_MASK             0xfffffff0u
#define BCHP_ISEC_GENERAL_ISEC_ODF_INTR_reserved0_SHIFT            4

/* ISEC_GENERAL :: ISEC_ODF_INTR :: PER_PORT_STATUS [03:00] */
#define BCHP_ISEC_GENERAL_ISEC_ODF_INTR_PER_PORT_STATUS_MASK       0x0000000fu
#define BCHP_ISEC_GENERAL_ISEC_ODF_INTR_PER_PORT_STATUS_SHIFT      0
#define BCHP_ISEC_GENERAL_ISEC_ODF_INTR_PER_PORT_STATUS_DEFAULT    0x00000000

/***************************************************************************
 *ISEC_TAG_FIFO_INTR - Ingress tag-FIFO interrupt status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_TAG_FIFO_INTR :: reserved0 [31:04] */
#define BCHP_ISEC_GENERAL_ISEC_TAG_FIFO_INTR_reserved0_MASK        0xfffffff0u
#define BCHP_ISEC_GENERAL_ISEC_TAG_FIFO_INTR_reserved0_SHIFT       4

/* ISEC_GENERAL :: ISEC_TAG_FIFO_INTR :: PER_PORT_STATUS [03:00] */
#define BCHP_ISEC_GENERAL_ISEC_TAG_FIFO_INTR_PER_PORT_STATUS_MASK  0x0000000fu
#define BCHP_ISEC_GENERAL_ISEC_TAG_FIFO_INTR_PER_PORT_STATUS_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_TAG_FIFO_INTR_PER_PORT_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_CW_FIFO_INTR - Ingress CW FIFO interrupt status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_CW_FIFO_INTR :: reserved0 [31:04] */
#define BCHP_ISEC_GENERAL_ISEC_CW_FIFO_INTR_reserved0_MASK         0xfffffff0u
#define BCHP_ISEC_GENERAL_ISEC_CW_FIFO_INTR_reserved0_SHIFT        4

/* ISEC_GENERAL :: ISEC_CW_FIFO_INTR :: PER_PORT_STATUS [03:00] */
#define BCHP_ISEC_GENERAL_ISEC_CW_FIFO_INTR_PER_PORT_STATUS_MASK   0x0000000fu
#define BCHP_ISEC_GENERAL_ISEC_CW_FIFO_INTR_PER_PORT_STATUS_SHIFT  0
#define BCHP_ISEC_GENERAL_ISEC_CW_FIFO_INTR_PER_PORT_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_SC_TABLE_ECC_STATUS - Ingress SC table ECC status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_SC_TABLE_ECC_STATUS :: reserved0 [31:10] */
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_reserved0_MASK  0xfffffc00u
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_reserved0_SHIFT 10

/* ISEC_GENERAL :: ISEC_SC_TABLE_ECC_STATUS :: ECC_ERR_ADDRESS [09:04] */
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x000003f0u
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SC_TABLE_ECC_STATUS :: reserved1 [03:03] */
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_reserved1_MASK  0x00000008u
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_reserved1_SHIFT 3

/* ISEC_GENERAL :: ISEC_SC_TABLE_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SC_TABLE_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SC_TABLE_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_SC_TABLE_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_SA_TABLE_ECC_STATUS - Ingress SA table ECC status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: reserved0 [31:28] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_reserved0_MASK  0xf0000000u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_reserved0_SHIFT 28

/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: RCHK_ECC_ERR_ADDRESS [27:20] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_ECC_ERR_ADDRESS_MASK 0x0ff00000u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_ECC_ERR_ADDRESS_SHIFT 20
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: reserved1 [19:19] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_reserved1_MASK  0x00080000u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_reserved1_SHIFT 19

/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: RCHK_MULTIPLE_ERR_RSVD [18:18] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_MULTIPLE_ERR_RSVD_MASK 0x00040000u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_MULTIPLE_ERR_RSVD_SHIFT 18
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_MULTIPLE_ERR_RSVD_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: RCHK_DOUBLE_BIT_ERR [17:17] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_DOUBLE_BIT_ERR_MASK 0x00020000u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_DOUBLE_BIT_ERR_SHIFT 17
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: RCHK_SINGLE_BIT_ERR [16:16] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_SINGLE_BIT_ERR_MASK 0x00010000u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_SINGLE_BIT_ERR_SHIFT 16
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_RCHK_SINGLE_BIT_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: reserved2 [15:12] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_reserved2_MASK  0x0000f000u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_reserved2_SHIFT 12

/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: ECC_ERR_ADDRESS [11:04] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00000ff0u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: reserved3 [03:03] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_reserved3_MASK  0x00000008u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_reserved3_SHIFT 3

/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SA_TABLE_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_SA_TABLE_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_HASH_TABLE_ECC_STATUS - Ingress Hash table ECC status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_HASH_TABLE_ECC_STATUS :: reserved0 [31:12] */
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_reserved0_MASK 0xfffff000u
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_reserved0_SHIFT 12

/* ISEC_GENERAL :: ISEC_HASH_TABLE_ECC_STATUS :: ECC_ERR_ADDRESS [11:04] */
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00000ff0u
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_HASH_TABLE_ECC_STATUS :: reserved1 [03:03] */
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_reserved1_MASK 0x00000008u
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_reserved1_SHIFT 3

/* ISEC_GENERAL :: ISEC_HASH_TABLE_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_HASH_TABLE_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_HASH_TABLE_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_HASH_TABLE_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_SP_POLICY_ECC_STATUS - Ingress SP policy table ECC status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_SP_POLICY_ECC_STATUS :: reserved0 [31:10] */
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_reserved0_MASK 0xfffffc00u
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_reserved0_SHIFT 10

/* ISEC_GENERAL :: ISEC_SP_POLICY_ECC_STATUS :: ECC_ERR_ADDRESS [09:04] */
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x000003f0u
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SP_POLICY_ECC_STATUS :: reserved1 [03:03] */
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_reserved1_MASK 0x00000008u
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_reserved1_SHIFT 3

/* ISEC_GENERAL :: ISEC_SP_POLICY_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SP_POLICY_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SP_POLICY_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_SP_POLICY_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_SP_MAP_ECC_STATUS - Ingress SP map table ECC status Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_SP_MAP_ECC_STATUS :: reserved0 [31:11] */
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_reserved0_MASK    0xfffff800u
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_reserved0_SHIFT   11

/* ISEC_GENERAL :: ISEC_SP_MAP_ECC_STATUS :: ECC_ERR_ADDRESS [10:04] */
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x000007f0u
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SP_MAP_ECC_STATUS :: reserved1 [03:03] */
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_reserved1_MASK    0x00000008u
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_reserved1_SHIFT   3

/* ISEC_GENERAL :: ISEC_SP_MAP_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SP_MAP_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* ISEC_GENERAL :: ISEC_SP_MAP_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_SP_MAP_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_ERROR_INTR_STATUS - Placeholder register for logging the ingress pipeline error events Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_ERROR_INTR_STATUS :: ERR_TYPE [31:00] */
#define BCHP_ISEC_GENERAL_ISEC_ERROR_INTR_STATUS_ERR_TYPE_MASK     0xffffffffu
#define BCHP_ISEC_GENERAL_ISEC_ERROR_INTR_STATUS_ERR_TYPE_SHIFT    0
#define BCHP_ISEC_GENERAL_ISEC_ERROR_INTR_STATUS_ERR_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ISEC_ERROR_INTR_ENABLE - Interrupt enable register for the ingress pipeline error events Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_ERROR_INTR_ENABLE :: ERR_TYPE [31:00] */
#define BCHP_ISEC_GENERAL_ISEC_ERROR_INTR_ENABLE_ERR_TYPE_MASK     0xffffffffu
#define BCHP_ISEC_GENERAL_ISEC_ERROR_INTR_ENABLE_ERR_TYPE_SHIFT    0
#define BCHP_ISEC_GENERAL_ISEC_ERROR_INTR_ENABLE_ERR_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ISEC_MISC_CTRL - Ingress Miscellaneous control Register
 ***************************************************************************/
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_NUM_FLDS   5
#define DISABLE_RCHK_DUP_SA_CACHE_LOGIC_fld            4
#define SA_MIN_THRESHOLD_EXPIRY_EN_fld                 3
#define SA_SOFT_EXPIRY_EN_fld                          2
#define SA_HARD_EXPIRY_EN_fld                          1
#define USE_PORTID_FOR_SVTAG_SC_INDEX_fld              0

/* ISEC_GENERAL :: ISEC_MISC_CTRL :: reserved0 [31:05] */
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_reserved0_MASK            0xffffffe0u
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_reserved0_SHIFT           5

/* ISEC_GENERAL :: ISEC_MISC_CTRL :: DISABLE_RCHK_DUP_SA_CACHE_LOGIC [04:04] */
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_DISABLE_RCHK_DUP_SA_CACHE_LOGIC_MASK 0x00000010u
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_DISABLE_RCHK_DUP_SA_CACHE_LOGIC_SHIFT 4
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_DISABLE_RCHK_DUP_SA_CACHE_LOGIC_DEFAULT 0x00000001

/* ISEC_GENERAL :: ISEC_MISC_CTRL :: SA_MIN_THRESHOLD_EXPIRY_EN [03:03] */
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_SA_MIN_THRESHOLD_EXPIRY_EN_MASK 0x00000008u
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_SA_MIN_THRESHOLD_EXPIRY_EN_SHIFT 3
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_SA_MIN_THRESHOLD_EXPIRY_EN_DEFAULT 0x00000001

/* ISEC_GENERAL :: ISEC_MISC_CTRL :: SA_SOFT_EXPIRY_EN [02:02] */
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_SA_SOFT_EXPIRY_EN_MASK    0x00000004u
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_SA_SOFT_EXPIRY_EN_SHIFT   2
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_SA_SOFT_EXPIRY_EN_DEFAULT 0x00000001

/* ISEC_GENERAL :: ISEC_MISC_CTRL :: SA_HARD_EXPIRY_EN [01:01] */
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_SA_HARD_EXPIRY_EN_MASK    0x00000002u
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_SA_HARD_EXPIRY_EN_SHIFT   1
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_SA_HARD_EXPIRY_EN_DEFAULT 0x00000001

/* ISEC_GENERAL :: ISEC_MISC_CTRL :: USE_PORTID_FOR_SVTAG_SC_INDEX [00:00] */
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_USE_PORTID_FOR_SVTAG_SC_INDEX_MASK 0x00000001u
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_USE_PORTID_FOR_SVTAG_SC_INDEX_SHIFT 0
#define BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_USE_PORTID_FOR_SVTAG_SC_INDEX_DEFAULT 0x00000001

/***************************************************************************
 *ISEC_SPARE - Ingress Spare Register
 ***************************************************************************/
/* ISEC_GENERAL :: ISEC_SPARE :: RSVD [63:00] */
#define BCHP_ISEC_GENERAL_ISEC_SPARE_RSVD_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ISEC_GENERAL_ISEC_SPARE_RSVD_SHIFT                    0
#define BCHP_ISEC_GENERAL_ISEC_SPARE_RSVD_DEFAULT                  0

#endif /* #ifndef BCHP_ISEC_GENERAL_H__ */

/* End of File */
