
**** 01/10/22 11:24:28 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-tran"  [ C:\work_OrCAD\open_collector_0107-pspicefiles\schematic1\tran.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "tran.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\user\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.TRAN  0 4m 0 4u 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source OPEN_COLLECTOR_0107
U_DSTM1         STIM(1,1) $G_DPWR $G_DGND IN IO_STM IO_LEVEL=0 
+ 0 0
+ +0.5m 1
+REPEAT FOREVER
+ +0.5m 0
+  +0.5m 1
+ ENDREPEAT
X_U1A         IN 7404 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2A         IN 7405 $G_DPWR $G_DGND 7405 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_V1         VCC 0 12Vdc
V_V2         VCC 0 5Vdc
X_U2B         IN OUT $G_DPWR $G_DGND 7405 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
R_R1         OUT VCC  1k TC=0,0 

**** RESUMING tran.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node OUT
*
* Moving X_U2B.U1:OUT1 from analog node OUT to new digital node OUT$DtoA
X$OUT_DtoA1
+ OUT$DtoA
+ OUT
+ $G_DPWR
+ $G_DGND
+ DtoA_STD_OC
+       PARAMS: DRVH=   1.0000E+06 DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR


ERROR(ORPSIM-15143): Voltage source and/or inductor loop involving V_V2. You may break the loop by adding a series resistance
