

================================================================
== Vitis HLS Report for 'Gaussian'
================================================================
* Date:           Wed Aug 11 14:03:22 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        gaussian_low_pass
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_31_2  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h"   --->   Operation 10 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w"   --->   Operation 11 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.55ns)   --->   "%add = add i32 %image_h_read, i32 2"   --->   Operation 12 'add' 'add' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.55ns)   --->   "%add18 = add i32 %image_w_read, i32 2"   --->   Operation 13 'add' 'add18' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%cast = zext i32 %add"   --->   Operation 14 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %add18"   --->   Operation 15 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 16 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_V_last_V, i1 %stream_out_V_user_V, i2 %stream_out_V_strb_V, i2 %stream_out_V_keep_V, i16 %stream_out_V_data_V, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, i1 %stream_in_V_user_V, i2 %stream_in_V_strb_V, i2 %stream_in_V_keep_V, i16 %stream_in_V_data_V, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (2.55ns)   --->   "%sub = add i32 %image_h_read, i32 1"   --->   Operation 19 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (2.55ns)   --->   "%sub61 = add i32 %image_w_read, i32 1"   --->   Operation 20 'add' 'sub61' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 21 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (1.58ns)   --->   "%br_ln30 = br void" [src/gaussian_low_pass.cpp:30]   --->   Operation 22 'br' 'br_ln30' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.61>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph123, i64 %add_ln30, void %_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge" [src/gaussian_low_pass.cpp:30]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%h = phi i31 0, void %.lr.ph123, i31 %select_ln30_3, void %_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge" [src/gaussian_low_pass.cpp:30]   --->   Operation 24 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%w = phi i12 0, void %.lr.ph123, i12 %add_ln31, void %_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge" [src/gaussian_low_pass.cpp:31]   --->   Operation 25 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln30 = add i64 %indvar_flatten, i64 1" [src/gaussian_low_pass.cpp:30]   --->   Operation 26 'add' 'add_ln30' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i31 %h" [src/gaussian_low_pass.cpp:30]   --->   Operation 27 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (2.47ns)   --->   "%slt = icmp_slt  i32 %zext_ln30_1, i32 %image_h_read" [src/gaussian_low_pass.cpp:30]   --->   Operation 28 'icmp' 'slt' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.97ns)   --->   "%rev52 = xor i1 %slt, i1 1" [src/gaussian_low_pass.cpp:30]   --->   Operation 29 'xor' 'rev52' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %h, i32 1, i32 30" [src/gaussian_low_pass.cpp:30]   --->   Operation 30 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (2.46ns)   --->   "%icmp = icmp_ne  i30 %tmp_1, i30 0" [src/gaussian_low_pass.cpp:30]   --->   Operation 31 'icmp' 'icmp' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (2.47ns)   --->   "%slt53 = icmp_slt  i32 %sub, i32 %zext_ln30_1" [src/gaussian_low_pass.cpp:30]   --->   Operation 32 'icmp' 'slt53' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln78)   --->   "%rev54 = xor i1 %slt53, i1 1" [src/gaussian_low_pass.cpp:30]   --->   Operation 33 'xor' 'rev54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln78 = and i1 %rev54, i1 %icmp" [src/gaussian_low_pass.cpp:78]   --->   Operation 34 'and' 'and_ln78' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i12 %w" [src/gaussian_low_pass.cpp:31]   --->   Operation 35 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i32 %zext_ln31_1, i32 %add18" [src/gaussian_low_pass.cpp:31]   --->   Operation 36 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (2.77ns)   --->   "%icmp_ln30 = icmp_eq  i64 %indvar_flatten, i64 %bound" [src/gaussian_low_pass.cpp:30]   --->   Operation 37 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %._crit_edge.loopexit, void %._crit_edge124.loopexit" [src/gaussian_low_pass.cpp:30]   --->   Operation 38 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.52ns)   --->   "%add_ln30_1 = add i31 %h, i31 1" [src/gaussian_low_pass.cpp:30]   --->   Operation 39 'add' 'add_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i31 %add_ln30_1" [src/gaussian_low_pass.cpp:30]   --->   Operation 40 'zext' 'zext_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i12 0, i12 %w" [src/gaussian_low_pass.cpp:30]   --->   Operation 41 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (2.47ns)   --->   "%slt57 = icmp_slt  i32 %zext_ln30, i32 %image_h_read" [src/gaussian_low_pass.cpp:30]   --->   Operation 42 'icmp' 'slt57' <Predicate = (!icmp_ln30)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln34)   --->   "%rev58 = xor i1 %slt57, i1 1" [src/gaussian_low_pass.cpp:30]   --->   Operation 43 'xor' 'rev58' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln34)   --->   "%select_ln30_1 = select i1 %icmp_ln31, i1 %rev58, i1 %rev52" [src/gaussian_low_pass.cpp:30]   --->   Operation 44 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %add_ln30_1, i32 1, i32 30" [src/gaussian_low_pass.cpp:30]   --->   Operation 45 'partselect' 'tmp_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.46ns)   --->   "%icmp46 = icmp_ne  i30 %tmp_2, i30 0" [src/gaussian_low_pass.cpp:30]   --->   Operation 46 'icmp' 'icmp46' <Predicate = (!icmp_ln30)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.47ns)   --->   "%slt59 = icmp_slt  i32 %sub, i32 %zext_ln30" [src/gaussian_low_pass.cpp:30]   --->   Operation 47 'icmp' 'slt59' <Predicate = (!icmp_ln30)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_2)   --->   "%rev60 = xor i1 %slt59, i1 1" [src/gaussian_low_pass.cpp:30]   --->   Operation 48 'xor' 'rev60' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_2)   --->   "%and_ln78_3 = and i1 %rev60, i1 %icmp46" [src/gaussian_low_pass.cpp:78]   --->   Operation 49 'and' 'and_ln78_3' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln30_2 = select i1 %icmp_ln31, i1 %and_ln78_3, i1 %and_ln78" [src/gaussian_low_pass.cpp:30]   --->   Operation 50 'select' 'select_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i12 %select_ln30" [src/gaussian_low_pass.cpp:30]   --->   Operation 51 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.73ns)   --->   "%select_ln30_3 = select i1 %icmp_ln31, i31 %add_ln30_1, i31 %h" [src/gaussian_low_pass.cpp:30]   --->   Operation 52 'select' 'select_ln30_3' <Predicate = (!icmp_ln30)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i12 %select_ln30" [src/gaussian_low_pass.cpp:31]   --->   Operation 53 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp_slt  i32 %zext_ln30_2, i32 %image_w_read" [src/gaussian_low_pass.cpp:34]   --->   Operation 54 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln30)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln34, i1 1" [src/gaussian_low_pass.cpp:34]   --->   Operation 55 'xor' 'xor_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln34 = or i1 %xor_ln34, i1 %select_ln30_1" [src/gaussian_low_pass.cpp:34]   --->   Operation 56 'or' 'or_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty = read i22 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A, i16 %stream_in_V_data_V, i2 %stream_in_V_keep_V, i2 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V"   --->   Operation 57 'read' 'empty' <Predicate = (!icmp_ln30 & !or_ln34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%input_stream_element_data_V = extractvalue i22 %empty"   --->   Operation 58 'extractvalue' 'input_stream_element_data_V' <Predicate = (!icmp_ln30 & !or_ln34)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%line_buffer_V_1_addr = getelementptr i16 %line_buffer_V_1, i64 0, i64 %zext_ln31" [src/gaussian_low_pass.cpp:40]   --->   Operation 59 'getelementptr' 'line_buffer_V_1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i11 %line_buffer_V_1_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 60 'load' 'line_buffer_V_1_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%line_buffer_V_2_addr = getelementptr i16 %line_buffer_V_2, i64 0, i64 %zext_ln31" [src/gaussian_low_pass.cpp:40]   --->   Operation 61 'getelementptr' 'line_buffer_V_2_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (3.25ns)   --->   "%line_buffer_V_2_load = load i11 %line_buffer_V_2_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 62 'load' 'line_buffer_V_2_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%line_buffer_V_3_addr = getelementptr i16 %line_buffer_V_3, i64 0, i64 %zext_ln31" [src/gaussian_low_pass.cpp:40]   --->   Operation 63 'getelementptr' 'line_buffer_V_3_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%line_buffer_V_3_load = load i11 %line_buffer_V_3_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 64 'load' 'line_buffer_V_3_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%line_buffer_V_4_addr = getelementptr i16 %line_buffer_V_4, i64 0, i64 %zext_ln31" [src/gaussian_low_pass.cpp:40]   --->   Operation 65 'getelementptr' 'line_buffer_V_4_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%line_buffer_V_4_load = load i11 %line_buffer_V_4_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 66 'load' 'line_buffer_V_4_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln30, i32 1, i32 11" [src/gaussian_low_pass.cpp:78]   --->   Operation 67 'partselect' 'tmp' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.88ns)   --->   "%icmp_ln78 = icmp_ne  i11 %tmp, i11 0" [src/gaussian_low_pass.cpp:78]   --->   Operation 68 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln30)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln78_1 = icmp_slt  i32 %sub61, i32 %zext_ln30_2" [src/gaussian_low_pass.cpp:78]   --->   Operation 69 'icmp' 'icmp_ln78_1' <Predicate = (!icmp_ln30)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln78_1)   --->   "%xor_ln78 = xor i1 %icmp_ln78_1, i1 1" [src/gaussian_low_pass.cpp:78]   --->   Operation 70 'xor' 'xor_ln78' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln78_1)   --->   "%and_ln78_2 = and i1 %icmp_ln78, i1 %xor_ln78" [src/gaussian_low_pass.cpp:78]   --->   Operation 71 'and' 'and_ln78_2' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln78_1 = and i1 %and_ln78_2, i1 %select_ln30_2" [src/gaussian_low_pass.cpp:78]   --->   Operation 72 'and' 'and_ln78_1' <Predicate = (!icmp_ln30)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %and_ln78_1, void %_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge, void" [src/gaussian_low_pass.cpp:78]   --->   Operation 73 'br' 'br_ln78' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.54ns)   --->   "%add_ln31 = add i12 %select_ln30, i12 1" [src/gaussian_low_pass.cpp:31]   --->   Operation 74 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/gaussian_low_pass.cpp:31]   --->   Operation 77 'specpipeline' 'specpipeline_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/gaussian_low_pass.cpp:31]   --->   Operation 78 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln34 = br i1 %or_ln34, void, void %.split.0" [src/gaussian_low_pass.cpp:34]   --->   Operation 79 'br' 'br_ln34' <Predicate = (!icmp_ln30)> <Delay = 1.58>
ST_5 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split.0"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln30 & !or_ln34)> <Delay = 1.58>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%input_stream_element_data_V_1 = phi i16 %input_stream_element_data_V, void, i16 0, void %._crit_edge.loopexit"   --->   Operation 81 'phi' 'input_stream_element_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%line_buffer_V_0_addr = getelementptr i16 %line_buffer_V_0, i64 0, i64 %zext_ln31" [src/gaussian_low_pass.cpp:40]   --->   Operation 82 'getelementptr' 'line_buffer_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i11 %line_buffer_V_1_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 83 'load' 'line_buffer_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln40 = store i16 %line_buffer_V_1_load, i11 %line_buffer_V_0_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 84 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 85 [1/2] (3.25ns)   --->   "%line_buffer_V_2_load = load i11 %line_buffer_V_2_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 85 'load' 'line_buffer_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln40 = store i16 %line_buffer_V_2_load, i11 %line_buffer_V_1_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 86 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%line_buffer_V_3_load = load i11 %line_buffer_V_3_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 87 'load' 'line_buffer_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln40 = store i16 %line_buffer_V_3_load, i11 %line_buffer_V_2_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 88 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%line_buffer_V_4_load = load i11 %line_buffer_V_4_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 89 'load' 'line_buffer_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln40 = store i16 %line_buffer_V_4_load, i11 %line_buffer_V_3_addr" [src/gaussian_low_pass.cpp:40]   --->   Operation 90 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln42 = store i16 %input_stream_element_data_V_1, i11 %line_buffer_V_4_addr" [src/gaussian_low_pass.cpp:42]   --->   Operation 91 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sliding_window_V_0_1_load = load i16 %sliding_window_V_0_1" [src/gaussian_low_pass.cpp:46]   --->   Operation 92 'load' 'sliding_window_V_0_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%sliding_window_V_0_2_load = load i16 %sliding_window_V_0_2" [src/gaussian_low_pass.cpp:46]   --->   Operation 93 'load' 'sliding_window_V_0_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_0_2_load, i16 %sliding_window_V_0_1" [src/gaussian_low_pass.cpp:46]   --->   Operation 94 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%sliding_window_V_0_3_load = load i16 %sliding_window_V_0_3" [src/gaussian_low_pass.cpp:46]   --->   Operation 95 'load' 'sliding_window_V_0_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_0_3_load, i16 %sliding_window_V_0_2" [src/gaussian_low_pass.cpp:46]   --->   Operation 96 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%sliding_window_V_0_4_load = load i16 %sliding_window_V_0_4" [src/gaussian_low_pass.cpp:46]   --->   Operation 97 'load' 'sliding_window_V_0_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_0_4_load, i16 %sliding_window_V_0_3" [src/gaussian_low_pass.cpp:46]   --->   Operation 98 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln48 = store i16 %line_buffer_V_1_load, i16 %sliding_window_V_0_4" [src/gaussian_low_pass.cpp:48]   --->   Operation 99 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sliding_window_V_1_1_load = load i16 %sliding_window_V_1_1" [src/gaussian_low_pass.cpp:46]   --->   Operation 100 'load' 'sliding_window_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sliding_window_V_1_2_load = load i16 %sliding_window_V_1_2" [src/gaussian_low_pass.cpp:46]   --->   Operation 101 'load' 'sliding_window_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_1_2_load, i16 %sliding_window_V_1_1" [src/gaussian_low_pass.cpp:46]   --->   Operation 102 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%sliding_window_V_1_3_load = load i16 %sliding_window_V_1_3" [src/gaussian_low_pass.cpp:46]   --->   Operation 103 'load' 'sliding_window_V_1_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_1_3_load, i16 %sliding_window_V_1_2" [src/gaussian_low_pass.cpp:46]   --->   Operation 104 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sliding_window_V_1_4_load = load i16 %sliding_window_V_1_4" [src/gaussian_low_pass.cpp:46]   --->   Operation 105 'load' 'sliding_window_V_1_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_1_4_load, i16 %sliding_window_V_1_3" [src/gaussian_low_pass.cpp:46]   --->   Operation 106 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln48 = store i16 %line_buffer_V_2_load, i16 %sliding_window_V_1_4" [src/gaussian_low_pass.cpp:48]   --->   Operation 107 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sliding_window_V_2_1_load = load i16 %sliding_window_V_2_1" [src/gaussian_low_pass.cpp:46]   --->   Operation 108 'load' 'sliding_window_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%sliding_window_V_2_2_load = load i16 %sliding_window_V_2_2" [src/gaussian_low_pass.cpp:46]   --->   Operation 109 'load' 'sliding_window_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_2_2_load, i16 %sliding_window_V_2_1" [src/gaussian_low_pass.cpp:46]   --->   Operation 110 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%sliding_window_V_2_3_load = load i16 %sliding_window_V_2_3" [src/gaussian_low_pass.cpp:46]   --->   Operation 111 'load' 'sliding_window_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_2_3_load, i16 %sliding_window_V_2_2" [src/gaussian_low_pass.cpp:46]   --->   Operation 112 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sliding_window_V_2_4_load = load i16 %sliding_window_V_2_4" [src/gaussian_low_pass.cpp:46]   --->   Operation 113 'load' 'sliding_window_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_2_4_load, i16 %sliding_window_V_2_3" [src/gaussian_low_pass.cpp:46]   --->   Operation 114 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln48 = store i16 %line_buffer_V_3_load, i16 %sliding_window_V_2_4" [src/gaussian_low_pass.cpp:48]   --->   Operation 115 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sliding_window_V_3_1_load = load i16 %sliding_window_V_3_1" [src/gaussian_low_pass.cpp:46]   --->   Operation 116 'load' 'sliding_window_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%sliding_window_V_3_2_load = load i16 %sliding_window_V_3_2" [src/gaussian_low_pass.cpp:46]   --->   Operation 117 'load' 'sliding_window_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_3_2_load, i16 %sliding_window_V_3_1" [src/gaussian_low_pass.cpp:46]   --->   Operation 118 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%sliding_window_V_3_3_load = load i16 %sliding_window_V_3_3" [src/gaussian_low_pass.cpp:46]   --->   Operation 119 'load' 'sliding_window_V_3_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_3_3_load, i16 %sliding_window_V_3_2" [src/gaussian_low_pass.cpp:46]   --->   Operation 120 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%sliding_window_V_3_4_load = load i16 %sliding_window_V_3_4" [src/gaussian_low_pass.cpp:46]   --->   Operation 121 'load' 'sliding_window_V_3_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_3_4_load, i16 %sliding_window_V_3_3" [src/gaussian_low_pass.cpp:46]   --->   Operation 122 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln48 = store i16 %line_buffer_V_4_load, i16 %sliding_window_V_3_4" [src/gaussian_low_pass.cpp:48]   --->   Operation 123 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sliding_window_V_4_1_load = load i16 %sliding_window_V_4_1" [src/gaussian_low_pass.cpp:46]   --->   Operation 124 'load' 'sliding_window_V_4_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%sliding_window_V_4_2_load = load i16 %sliding_window_V_4_2" [src/gaussian_low_pass.cpp:46]   --->   Operation 125 'load' 'sliding_window_V_4_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_4_2_load, i16 %sliding_window_V_4_1" [src/gaussian_low_pass.cpp:46]   --->   Operation 126 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sliding_window_V_4_3_load = load i16 %sliding_window_V_4_3" [src/gaussian_low_pass.cpp:46]   --->   Operation 127 'load' 'sliding_window_V_4_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_4_3_load, i16 %sliding_window_V_4_2" [src/gaussian_low_pass.cpp:46]   --->   Operation 128 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%sliding_window_V_4_4_load = load i16 %sliding_window_V_4_4" [src/gaussian_low_pass.cpp:46]   --->   Operation 129 'load' 'sliding_window_V_4_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln46 = store i16 %sliding_window_V_4_4_load, i16 %sliding_window_V_4_3" [src/gaussian_low_pass.cpp:46]   --->   Operation 130 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln48 = store i16 %input_stream_element_data_V_1, i16 %sliding_window_V_4_4" [src/gaussian_low_pass.cpp:48]   --->   Operation 131 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %sliding_window_V_0_1_load, i3 0"   --->   Operation 132 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i19 %shl_ln"   --->   Operation 133 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1345_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_0_2_load, i4 0"   --->   Operation 134 'bitconcatenate' 'shl_ln1345_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i20 %shl_ln1345_1"   --->   Operation 135 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln1345_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_0_3_load, i4 0"   --->   Operation 136 'bitconcatenate' 'shl_ln1345_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i20 %shl_ln1345_2"   --->   Operation 137 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln1345_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_0_4_load, i4 0"   --->   Operation 138 'bitconcatenate' 'shl_ln1345_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i20 %shl_ln1345_3"   --->   Operation 139 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1345_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %line_buffer_V_1_load, i3 0"   --->   Operation 140 'bitconcatenate' 'shl_ln1345_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i19 %shl_ln1345_4"   --->   Operation 141 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1345_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_1_1_load, i4 0"   --->   Operation 142 'bitconcatenate' 'shl_ln1345_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i20 %shl_ln1345_5"   --->   Operation 143 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln1345_6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_1_2_load, i5 0"   --->   Operation 144 'bitconcatenate' 'shl_ln1345_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i21 %shl_ln1345_6"   --->   Operation 145 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln1345_7 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_1_3_load, i5 0"   --->   Operation 146 'bitconcatenate' 'shl_ln1345_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i21 %shl_ln1345_7"   --->   Operation 147 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln1345_8 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_1_4_load, i5 0"   --->   Operation 148 'bitconcatenate' 'shl_ln1345_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i21 %shl_ln1345_8"   --->   Operation 149 'zext' 'zext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln1345_9 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %line_buffer_V_2_load, i4 0"   --->   Operation 150 'bitconcatenate' 'shl_ln1345_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i20 %shl_ln1345_9"   --->   Operation 151 'zext' 'zext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1345_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_2_1_load, i4 0"   --->   Operation 152 'bitconcatenate' 'shl_ln1345_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i20 %shl_ln1345_s"   --->   Operation 153 'zext' 'zext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln1345_10 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_2_2_load, i5 0"   --->   Operation 154 'bitconcatenate' 'shl_ln1345_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i21 %shl_ln1345_10"   --->   Operation 155 'zext' 'zext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1345_11 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_2_3_load, i5 0"   --->   Operation 156 'bitconcatenate' 'shl_ln1345_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i21 %shl_ln1345_11"   --->   Operation 157 'zext' 'zext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln1345_12 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_2_4_load, i5 0"   --->   Operation 158 'bitconcatenate' 'shl_ln1345_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i21 %shl_ln1345_12"   --->   Operation 159 'zext' 'zext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln1345_13 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %line_buffer_V_3_load, i4 0"   --->   Operation 160 'bitconcatenate' 'shl_ln1345_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i20 %shl_ln1345_13"   --->   Operation 161 'zext' 'zext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1345_14 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_3_1_load, i4 0"   --->   Operation 162 'bitconcatenate' 'shl_ln1345_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i20 %shl_ln1345_14"   --->   Operation 163 'zext' 'zext_ln215_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1345_15 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_3_2_load, i5 0"   --->   Operation 164 'bitconcatenate' 'shl_ln1345_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i21 %shl_ln1345_15"   --->   Operation 165 'zext' 'zext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln1345_16 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_3_3_load, i5 0"   --->   Operation 166 'bitconcatenate' 'shl_ln1345_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i21 %shl_ln1345_16"   --->   Operation 167 'zext' 'zext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln1345_17 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_3_4_load, i5 0"   --->   Operation 168 'bitconcatenate' 'shl_ln1345_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i21 %shl_ln1345_17"   --->   Operation 169 'zext' 'zext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln1345_18 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %line_buffer_V_4_load, i4 0"   --->   Operation 170 'bitconcatenate' 'shl_ln1345_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln215_19 = zext i20 %shl_ln1345_18"   --->   Operation 171 'zext' 'zext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln1345_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %sliding_window_V_4_1_load, i3 0"   --->   Operation 172 'bitconcatenate' 'shl_ln1345_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln215_20 = zext i19 %shl_ln1345_19"   --->   Operation 173 'zext' 'zext_ln215_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln1345_20 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_4_2_load, i4 0"   --->   Operation 174 'bitconcatenate' 'shl_ln1345_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln215_21 = zext i20 %shl_ln1345_20"   --->   Operation 175 'zext' 'zext_ln215_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln1345_21 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_4_3_load, i4 0"   --->   Operation 176 'bitconcatenate' 'shl_ln1345_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln215_22 = zext i20 %shl_ln1345_21"   --->   Operation 177 'zext' 'zext_ln215_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln1345_22 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_4_4_load, i4 0"   --->   Operation 178 'bitconcatenate' 'shl_ln1345_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln215_23 = zext i20 %shl_ln1345_22"   --->   Operation 179 'zext' 'zext_ln215_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln1345_23 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_stream_element_data_V_1, i3 0"   --->   Operation 180 'bitconcatenate' 'shl_ln1345_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i19 %shl_ln1345_23"   --->   Operation 181 'zext' 'zext_ln691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (2.19ns)   --->   "%add_ln691 = add i21 %zext_ln215, i21 %zext_ln215_2"   --->   Operation 182 'add' 'add_ln691' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln691_1 = zext i21 %add_ln691"   --->   Operation 183 'zext' 'zext_ln691_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (2.22ns)   --->   "%add_ln691_1 = add i22 %zext_ln691_1, i22 %zext_ln215_1"   --->   Operation 184 'add' 'add_ln691_1' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln691_2 = zext i22 %add_ln691_1"   --->   Operation 185 'zext' 'zext_ln691_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (2.19ns)   --->   "%add_ln691_2 = add i21 %zext_ln215_4, i21 %zext_ln215_5"   --->   Operation 186 'add' 'add_ln691_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln691_3 = zext i21 %add_ln691_2"   --->   Operation 187 'zext' 'zext_ln691_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (2.22ns)   --->   "%add_ln691_3 = add i22 %zext_ln691_3, i22 %zext_ln215_3"   --->   Operation 188 'add' 'add_ln691_3' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln691_4 = zext i22 %add_ln691_3"   --->   Operation 189 'zext' 'zext_ln691_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (2.25ns)   --->   "%add_ln691_4 = add i23 %zext_ln691_4, i23 %zext_ln691_2"   --->   Operation 190 'add' 'add_ln691_4' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (2.22ns)   --->   "%add_ln691_5 = add i22 %zext_ln215_7, i22 %zext_ln215_8"   --->   Operation 191 'add' 'add_ln691_5' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln691_6 = zext i22 %add_ln691_5"   --->   Operation 192 'zext' 'zext_ln691_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (2.25ns)   --->   "%add_ln691_6 = add i23 %zext_ln691_6, i23 %zext_ln215_6"   --->   Operation 193 'add' 'add_ln691_6' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_7 = add i22 %zext_ln215_10, i22 %zext_ln215_11"   --->   Operation 194 'add' 'add_ln691_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 195 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln691_8 = add i22 %add_ln691_7, i22 %zext_ln215_9"   --->   Operation 195 'add' 'add_ln691_8' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 196 [1/1] (2.22ns)   --->   "%add_ln691_11 = add i22 %zext_ln215_13, i22 %zext_ln215_14"   --->   Operation 196 'add' 'add_ln691_11' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln691_10 = zext i22 %add_ln691_11"   --->   Operation 197 'zext' 'zext_ln691_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (2.25ns)   --->   "%add_ln691_12 = add i23 %zext_ln691_10, i23 %zext_ln215_12"   --->   Operation 198 'add' 'add_ln691_12' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln691_11 = zext i23 %add_ln691_12"   --->   Operation 199 'zext' 'zext_ln691_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (2.22ns)   --->   "%add_ln691_13 = add i22 %zext_ln215_16, i22 %zext_ln215_17"   --->   Operation 200 'add' 'add_ln691_13' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln691_12 = zext i22 %add_ln691_13"   --->   Operation 201 'zext' 'zext_ln691_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (2.25ns)   --->   "%add_ln691_14 = add i23 %zext_ln691_12, i23 %zext_ln215_15"   --->   Operation 202 'add' 'add_ln691_14' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln691_13 = zext i23 %add_ln691_14"   --->   Operation 203 'zext' 'zext_ln691_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (2.28ns)   --->   "%add_ln691_15 = add i24 %zext_ln691_13, i24 %zext_ln691_11"   --->   Operation 204 'add' 'add_ln691_15' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (2.19ns)   --->   "%add_ln691_16 = add i21 %zext_ln215_19, i21 %zext_ln215_20"   --->   Operation 205 'add' 'add_ln691_16' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln691_15 = zext i21 %add_ln691_16"   --->   Operation 206 'zext' 'zext_ln691_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (2.22ns)   --->   "%add_ln691_17 = add i22 %zext_ln691_15, i22 %zext_ln215_18"   --->   Operation 207 'add' 'add_ln691_17' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln691_16 = zext i22 %add_ln691_17"   --->   Operation 208 'zext' 'zext_ln691_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (2.19ns)   --->   "%add_ln691_18 = add i21 %zext_ln215_21, i21 %zext_ln215_22"   --->   Operation 209 'add' 'add_ln691_18' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln691_17 = zext i21 %add_ln691_18"   --->   Operation 210 'zext' 'zext_ln691_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (2.19ns)   --->   "%add_ln691_19 = add i21 %zext_ln215_23, i21 %zext_ln691"   --->   Operation 211 'add' 'add_ln691_19' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln691_18 = zext i21 %add_ln691_19"   --->   Operation 212 'zext' 'zext_ln691_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (2.22ns)   --->   "%add_ln691_20 = add i22 %zext_ln691_18, i22 %zext_ln691_17"   --->   Operation 213 'add' 'add_ln691_20' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln691_19 = zext i22 %add_ln691_20"   --->   Operation 214 'zext' 'zext_ln691_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (2.25ns)   --->   "%add_ln691_21 = add i23 %zext_ln691_19, i23 %zext_ln691_16"   --->   Operation 215 'add' 'add_ln691_21' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln691_5 = zext i23 %add_ln691_4"   --->   Operation 216 'zext' 'zext_ln691_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln691_7 = zext i23 %add_ln691_6"   --->   Operation 217 'zext' 'zext_ln691_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln691_8 = zext i22 %add_ln691_8"   --->   Operation 218 'zext' 'zext_ln691_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_9 = add i24 %zext_ln691_8, i24 %zext_ln691_7"   --->   Operation 219 'add' 'add_ln691_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 220 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln691_10 = add i24 %add_ln691_9, i24 %zext_ln691_5"   --->   Operation 220 'add' 'add_ln691_10' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 8 <SV = 7> <Delay = 4.16>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln691_9 = zext i24 %add_ln691_10"   --->   Operation 221 'zext' 'zext_ln691_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln691_14 = zext i24 %add_ln691_15"   --->   Operation 222 'zext' 'zext_ln691_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln691_20 = zext i23 %add_ln691_21"   --->   Operation 223 'zext' 'zext_ln691_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_22 = add i25 %zext_ln691_20, i25 %zext_ln691_14"   --->   Operation 224 'add' 'add_ln691_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 225 [1/1] (4.16ns) (root node of TernaryAdder)   --->   "%add_ln691_23 = add i25 %add_ln691_22, i25 %zext_ln691_9"   --->   Operation 225 'add' 'add_ln691_23' <Predicate = true> <Delay = 4.16> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%kernel_output_V = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %add_ln691_23, i32 10, i32 24"   --->   Operation 226 'partselect' 'kernel_output_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln358 = zext i15 %kernel_output_V"   --->   Operation 227 'zext' 'zext_ln358' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A, i16 %stream_out_V_data_V, i2 %stream_out_V_keep_V, i2 %stream_out_V_strb_V, i1 %stream_out_V_user_V, i1 %stream_out_V_last_V, i16 %zext_ln358, i2 0, i2 0, i1 0, i1 0"   --->   Operation 228 'write' 'write_ln304' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln80 = br void %_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge" [src/gaussian_low_pass.cpp:80]   --->   Operation 229 'br' 'br_ln80' <Predicate = (and_ln78_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [src/gaussian_low_pass.cpp:83]   --->   Operation 230 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read on port 'image_h' [42]  (0 ns)
	'add' operation ('add') [44]  (2.55 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [50]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [50]  (6.91 ns)

 <State 4>: 7.61ns
The critical path consists of the following:
	'phi' operation ('h', src/gaussian_low_pass.cpp:30) with incoming values : ('select_ln30_3', src/gaussian_low_pass.cpp:30) [54]  (0 ns)
	'add' operation ('add_ln30_1', src/gaussian_low_pass.cpp:30) [70]  (2.52 ns)
	'icmp' operation ('slt59', src/gaussian_low_pass.cpp:30) [79]  (2.47 ns)
	'xor' operation ('rev60', src/gaussian_low_pass.cpp:30) [80]  (0 ns)
	'and' operation ('and_ln78_3', src/gaussian_low_pass.cpp:78) [81]  (0 ns)
	'select' operation ('select_ln30_2', src/gaussian_low_pass.cpp:30) [82]  (0.993 ns)
	'and' operation ('and_ln78_1', src/gaussian_low_pass.cpp:78) [253]  (0.978 ns)
	blocking operation 0.648 ns on control path)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('line_buffer_V_1_load', src/gaussian_low_pass.cpp:40) on array 'line_buffer_V_1' [100]  (3.25 ns)
	'store' operation ('store_ln40', src/gaussian_low_pass.cpp:40) of variable 'line_buffer_V_1_load', src/gaussian_low_pass.cpp:40 on array 'line_buffer_V_0' [101]  (3.25 ns)

 <State 6>: 6.77ns
The critical path consists of the following:
	'load' operation ('sliding_window_V_2_4_load', src/gaussian_low_pass.cpp:46) on static variable 'sliding_window_V_2_4' [133]  (0 ns)
	'add' operation ('add_ln691_11') [222]  (2.23 ns)
	'add' operation ('add_ln691_12') [224]  (2.26 ns)
	'add' operation ('add_ln691_15') [230]  (2.28 ns)

 <State 7>: 4.14ns
The critical path consists of the following:
	'add' operation ('add_ln691_10') [220]  (4.14 ns)

 <State 8>: 4.17ns
The critical path consists of the following:
	'add' operation ('add_ln691_23') [245]  (4.17 ns)
	axis write on port 'stream_out_V_data_V' [256]  (0 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
