
DC_motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005940  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000ac  20000000  00005940  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000200ac  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000200ac  2**0
                  CONTENTS
  4 .bss          000001c8  200000ac  000059ec  000200ac  2**2
                  ALLOC
  5 .stack        00010004  20000274  00005bb4  000200ac  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000200da  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002916e  00000000  00000000  00020133  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003ac7  00000000  00000000  000492a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000caa8  00000000  00000000  0004cd68  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001698  00000000  00000000  00059810  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000014e0  00000000  00000000  0005aea8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00037389  00000000  00000000  0005c388  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000198a0  00000000  00000000  00093711  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    001242f3  00000000  00000000  000acfb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000632c  00000000  00000000  001d12a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	78 02 01 20 e1 02 00 00 7d 03 00 00 7d 03 00 00     x.. ....}...}...
      10:	7d 03 00 00 7d 03 00 00 7d 03 00 00 00 00 00 00     }...}...}.......
	...
      2c:	7d 03 00 00 7d 03 00 00 00 00 00 00 7d 03 00 00     }...}.......}...
      3c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      4c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      5c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      6c:	7d 03 00 00 e5 1e 00 00 7d 03 00 00 7d 03 00 00     }.......}...}...
      7c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      8c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      9c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      ac:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      bc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      cc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      dc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 00 00 00 00     }...}...}.......
	...
      f4:	5d 22 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     ]"..}...}...}...
     104:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     114:	7d 03 00 00 69 2d 00 00 85 2d 00 00 a1 2d 00 00     }...i-...-...-..
     124:	bd 2d 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     .-..}...}...}...
     134:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     144:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     154:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     164:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     174:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     184:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     194:	7d 03 00 00 11 44 00 00 7d 03 00 00 7d 03 00 00     }....D..}...}...
     1a4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1b4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1c4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1d4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1e4:	7d 03 00 00 7d 03 00 00 d1 3c 00 00 7d 36 00 00     }...}....<..}6..
     1f4:	99 36 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     .6..}...}...}...
     204:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     214:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     224:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     234:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     244:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     254:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200000ac 	.word	0x200000ac
     280:	00000000 	.word	0x00000000
     284:	00005940 	.word	0x00005940

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00005940 	.word	0x00005940
     2c4:	200000b0 	.word	0x200000b0
     2c8:	00005940 	.word	0x00005940
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b580      	push	{r7, lr}
     2d2:	af00      	add	r7, sp, #0
	system_init();
     2d4:	4b01      	ldr	r3, [pc, #4]	; (2dc <atmel_start_init+0xc>)
     2d6:	4798      	blx	r3
}
     2d8:	bf00      	nop
     2da:	bd80      	pop	{r7, pc}
     2dc:	00000c4d 	.word	0x00000c4d

000002e0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
     2e0:	b580      	push	{r7, lr}
     2e2:	b082      	sub	sp, #8
     2e4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
     2e6:	4b1c      	ldr	r3, [pc, #112]	; (358 <Reset_Handler+0x78>)
     2e8:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
     2ea:	4b1c      	ldr	r3, [pc, #112]	; (35c <Reset_Handler+0x7c>)
     2ec:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
     2ee:	687a      	ldr	r2, [r7, #4]
     2f0:	683b      	ldr	r3, [r7, #0]
     2f2:	429a      	cmp	r2, r3
     2f4:	d00c      	beq.n	310 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
     2f6:	e007      	b.n	308 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
     2f8:	683b      	ldr	r3, [r7, #0]
     2fa:	1d1a      	adds	r2, r3, #4
     2fc:	603a      	str	r2, [r7, #0]
     2fe:	687a      	ldr	r2, [r7, #4]
     300:	1d11      	adds	r1, r2, #4
     302:	6079      	str	r1, [r7, #4]
     304:	6812      	ldr	r2, [r2, #0]
     306:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
     308:	683b      	ldr	r3, [r7, #0]
     30a:	4a15      	ldr	r2, [pc, #84]	; (360 <Reset_Handler+0x80>)
     30c:	4293      	cmp	r3, r2
     30e:	d3f3      	bcc.n	2f8 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     310:	4b14      	ldr	r3, [pc, #80]	; (364 <Reset_Handler+0x84>)
     312:	603b      	str	r3, [r7, #0]
     314:	e004      	b.n	320 <Reset_Handler+0x40>
                *pDest++ = 0;
     316:	683b      	ldr	r3, [r7, #0]
     318:	1d1a      	adds	r2, r3, #4
     31a:	603a      	str	r2, [r7, #0]
     31c:	2200      	movs	r2, #0
     31e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
     320:	683b      	ldr	r3, [r7, #0]
     322:	4a11      	ldr	r2, [pc, #68]	; (368 <Reset_Handler+0x88>)
     324:	4293      	cmp	r3, r2
     326:	d3f6      	bcc.n	316 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
     328:	4b10      	ldr	r3, [pc, #64]	; (36c <Reset_Handler+0x8c>)
     32a:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     32c:	4a10      	ldr	r2, [pc, #64]	; (370 <Reset_Handler+0x90>)
     32e:	687b      	ldr	r3, [r7, #4]
     330:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     334:	6093      	str	r3, [r2, #8]

#if __FPU_USED
        /* Enable FPU */
        SCB->CPACR |=  (0xFu << 20);
     336:	4a0e      	ldr	r2, [pc, #56]	; (370 <Reset_Handler+0x90>)
     338:	4b0d      	ldr	r3, [pc, #52]	; (370 <Reset_Handler+0x90>)
     33a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
     33e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
     342:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     346:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     34a:	f3bf 8f6f 	isb	sy
        __DSB();
        __ISB();
#endif

        /* Initialize the C library */
        __libc_init_array();
     34e:	4b09      	ldr	r3, [pc, #36]	; (374 <Reset_Handler+0x94>)
     350:	4798      	blx	r3

        /* Branch to main function */
        main();
     352:	4b09      	ldr	r3, [pc, #36]	; (378 <Reset_Handler+0x98>)
     354:	4798      	blx	r3

        /* Infinite loop */
        while (1);
     356:	e7fe      	b.n	356 <Reset_Handler+0x76>
     358:	00005940 	.word	0x00005940
     35c:	20000000 	.word	0x20000000
     360:	200000ac 	.word	0x200000ac
     364:	200000ac 	.word	0x200000ac
     368:	20000274 	.word	0x20000274
     36c:	00000000 	.word	0x00000000
     370:	e000ed00 	.word	0xe000ed00
     374:	00004cd9 	.word	0x00004cd9
     378:	0000405d 	.word	0x0000405d

0000037c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     37c:	b480      	push	{r7}
     37e:	af00      	add	r7, sp, #0
        while (1) {
     380:	e7fe      	b.n	380 <Dummy_Handler+0x4>

00000382 <hri_gclk_write_PCHCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
     382:	b480      	push	{r7}
     384:	b085      	sub	sp, #20
     386:	af00      	add	r7, sp, #0
     388:	60f8      	str	r0, [r7, #12]
     38a:	460b      	mov	r3, r1
     38c:	607a      	str	r2, [r7, #4]
     38e:	72fb      	strb	r3, [r7, #11]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     390:	7afa      	ldrb	r2, [r7, #11]
     392:	68fb      	ldr	r3, [r7, #12]
     394:	3220      	adds	r2, #32
     396:	6879      	ldr	r1, [r7, #4]
     398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	GCLK_CRITICAL_SECTION_LEAVE();
}
     39c:	bf00      	nop
     39e:	3714      	adds	r7, #20
     3a0:	46bd      	mov	sp, r7
     3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3a6:	4770      	bx	lr

000003a8 <hri_mclk_set_APBAMASK_EIC_bit>:
	((Mclk *)hw)->APBAMASK.reg ^= MCLK_APBAMASK_RTC;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBAMASK_EIC_bit(const void *const hw)
{
     3a8:	b480      	push	{r7}
     3aa:	b083      	sub	sp, #12
     3ac:	af00      	add	r7, sp, #0
     3ae:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
     3b0:	687b      	ldr	r3, [r7, #4]
     3b2:	695b      	ldr	r3, [r3, #20]
     3b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
     3b8:	687b      	ldr	r3, [r7, #4]
     3ba:	615a      	str	r2, [r3, #20]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3bc:	bf00      	nop
     3be:	370c      	adds	r7, #12
     3c0:	46bd      	mov	sp, r7
     3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3c6:	4770      	bx	lr

000003c8 <hri_mclk_set_APBAMASK_TC0_bit>:
	((Mclk *)hw)->APBAMASK.reg ^= MCLK_APBAMASK_SERCOM1;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBAMASK_TC0_bit(const void *const hw)
{
     3c8:	b480      	push	{r7}
     3ca:	b083      	sub	sp, #12
     3cc:	af00      	add	r7, sp, #0
     3ce:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
     3d0:	687b      	ldr	r3, [r7, #4]
     3d2:	695b      	ldr	r3, [r3, #20]
     3d4:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
     3d8:	687b      	ldr	r3, [r7, #4]
     3da:	615a      	str	r2, [r3, #20]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3dc:	bf00      	nop
     3de:	370c      	adds	r7, #12
     3e0:	46bd      	mov	sp, r7
     3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3e6:	4770      	bx	lr

000003e8 <hri_mclk_set_APBAMASK_TC1_bit>:
	((Mclk *)hw)->APBAMASK.reg ^= MCLK_APBAMASK_TC0;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBAMASK_TC1_bit(const void *const hw)
{
     3e8:	b480      	push	{r7}
     3ea:	b083      	sub	sp, #12
     3ec:	af00      	add	r7, sp, #0
     3ee:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
     3f0:	687b      	ldr	r3, [r7, #4]
     3f2:	695b      	ldr	r3, [r3, #20]
     3f4:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
     3f8:	687b      	ldr	r3, [r7, #4]
     3fa:	615a      	str	r2, [r3, #20]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3fc:	bf00      	nop
     3fe:	370c      	adds	r7, #12
     400:	46bd      	mov	sp, r7
     402:	f85d 7b04 	ldr.w	r7, [sp], #4
     406:	4770      	bx	lr

00000408 <hri_mclk_set_APBBMASK_EVSYS_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_HMATRIX;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_EVSYS_bit(const void *const hw)
{
     408:	b480      	push	{r7}
     40a:	b083      	sub	sp, #12
     40c:	af00      	add	r7, sp, #0
     40e:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
     410:	687b      	ldr	r3, [r7, #4]
     412:	699b      	ldr	r3, [r3, #24]
     414:	f043 0280 	orr.w	r2, r3, #128	; 0x80
     418:	687b      	ldr	r3, [r7, #4]
     41a:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     41c:	bf00      	nop
     41e:	370c      	adds	r7, #12
     420:	46bd      	mov	sp, r7
     422:	f85d 7b04 	ldr.w	r7, [sp], #4
     426:	4770      	bx	lr

00000428 <hri_mclk_set_APBBMASK_SERCOM2_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_EVSYS;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_SERCOM2_bit(const void *const hw)
{
     428:	b480      	push	{r7}
     42a:	b083      	sub	sp, #12
     42c:	af00      	add	r7, sp, #0
     42e:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     430:	687b      	ldr	r3, [r7, #4]
     432:	699b      	ldr	r3, [r3, #24]
     434:	f443 7200 	orr.w	r2, r3, #512	; 0x200
     438:	687b      	ldr	r3, [r7, #4]
     43a:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     43c:	bf00      	nop
     43e:	370c      	adds	r7, #12
     440:	46bd      	mov	sp, r7
     442:	f85d 7b04 	ldr.w	r7, [sp], #4
     446:	4770      	bx	lr

00000448 <hri_mclk_set_APBBMASK_TCC0_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_SERCOM3;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_TCC0_bit(const void *const hw)
{
     448:	b480      	push	{r7}
     44a:	b083      	sub	sp, #12
     44c:	af00      	add	r7, sp, #0
     44e:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC0;
     450:	687b      	ldr	r3, [r7, #4]
     452:	699b      	ldr	r3, [r3, #24]
     454:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
     458:	687b      	ldr	r3, [r7, #4]
     45a:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     45c:	bf00      	nop
     45e:	370c      	adds	r7, #12
     460:	46bd      	mov	sp, r7
     462:	f85d 7b04 	ldr.w	r7, [sp], #4
     466:	4770      	bx	lr

00000468 <hri_mclk_set_APBBMASK_TC2_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_TCC1;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_TC2_bit(const void *const hw)
{
     468:	b480      	push	{r7}
     46a:	b083      	sub	sp, #12
     46c:	af00      	add	r7, sp, #0
     46e:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
     470:	687b      	ldr	r3, [r7, #4]
     472:	699b      	ldr	r3, [r3, #24]
     474:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
     478:	687b      	ldr	r3, [r7, #4]
     47a:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     47c:	bf00      	nop
     47e:	370c      	adds	r7, #12
     480:	46bd      	mov	sp, r7
     482:	f85d 7b04 	ldr.w	r7, [sp], #4
     486:	4770      	bx	lr

00000488 <hri_port_set_DIR_reg>:
{
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     488:	b480      	push	{r7}
     48a:	b085      	sub	sp, #20
     48c:	af00      	add	r7, sp, #0
     48e:	60f8      	str	r0, [r7, #12]
     490:	460b      	mov	r3, r1
     492:	607a      	str	r2, [r7, #4]
     494:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     496:	7afb      	ldrb	r3, [r7, #11]
     498:	68fa      	ldr	r2, [r7, #12]
     49a:	01db      	lsls	r3, r3, #7
     49c:	4413      	add	r3, r2
     49e:	3308      	adds	r3, #8
     4a0:	687a      	ldr	r2, [r7, #4]
     4a2:	601a      	str	r2, [r3, #0]
}
     4a4:	bf00      	nop
     4a6:	3714      	adds	r7, #20
     4a8:	46bd      	mov	sp, r7
     4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
     4ae:	4770      	bx	lr

000004b0 <hri_port_clear_DIR_reg>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = data;
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     4b0:	b480      	push	{r7}
     4b2:	b085      	sub	sp, #20
     4b4:	af00      	add	r7, sp, #0
     4b6:	60f8      	str	r0, [r7, #12]
     4b8:	460b      	mov	r3, r1
     4ba:	607a      	str	r2, [r7, #4]
     4bc:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     4be:	7afb      	ldrb	r3, [r7, #11]
     4c0:	68fa      	ldr	r2, [r7, #12]
     4c2:	01db      	lsls	r3, r3, #7
     4c4:	4413      	add	r3, r2
     4c6:	3304      	adds	r3, #4
     4c8:	687a      	ldr	r2, [r7, #4]
     4ca:	601a      	str	r2, [r3, #0]
}
     4cc:	bf00      	nop
     4ce:	3714      	adds	r7, #20
     4d0:	46bd      	mov	sp, r7
     4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
     4d6:	4770      	bx	lr

000004d8 <hri_port_set_OUT_reg>:
{
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     4d8:	b480      	push	{r7}
     4da:	b085      	sub	sp, #20
     4dc:	af00      	add	r7, sp, #0
     4de:	60f8      	str	r0, [r7, #12]
     4e0:	460b      	mov	r3, r1
     4e2:	607a      	str	r2, [r7, #4]
     4e4:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     4e6:	7afb      	ldrb	r3, [r7, #11]
     4e8:	68fa      	ldr	r2, [r7, #12]
     4ea:	01db      	lsls	r3, r3, #7
     4ec:	4413      	add	r3, r2
     4ee:	3318      	adds	r3, #24
     4f0:	687a      	ldr	r2, [r7, #4]
     4f2:	601a      	str	r2, [r3, #0]
}
     4f4:	bf00      	nop
     4f6:	3714      	adds	r7, #20
     4f8:	46bd      	mov	sp, r7
     4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
     4fe:	4770      	bx	lr

00000500 <hri_port_clear_OUT_reg>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = data;
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     500:	b480      	push	{r7}
     502:	b085      	sub	sp, #20
     504:	af00      	add	r7, sp, #0
     506:	60f8      	str	r0, [r7, #12]
     508:	460b      	mov	r3, r1
     50a:	607a      	str	r2, [r7, #4]
     50c:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     50e:	7afb      	ldrb	r3, [r7, #11]
     510:	68fa      	ldr	r2, [r7, #12]
     512:	01db      	lsls	r3, r3, #7
     514:	4413      	add	r3, r2
     516:	3314      	adds	r3, #20
     518:	687a      	ldr	r2, [r7, #4]
     51a:	601a      	str	r2, [r3, #0]
}
     51c:	bf00      	nop
     51e:	3714      	adds	r7, #20
     520:	46bd      	mov	sp, r7
     522:	f85d 7b04 	ldr.w	r7, [sp], #4
     526:	4770      	bx	lr

00000528 <hri_port_write_PMUX_PMUXE_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXE_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     528:	b480      	push	{r7}
     52a:	b085      	sub	sp, #20
     52c:	af00      	add	r7, sp, #0
     52e:	6078      	str	r0, [r7, #4]
     530:	4608      	mov	r0, r1
     532:	4611      	mov	r1, r2
     534:	461a      	mov	r2, r3
     536:	4603      	mov	r3, r0
     538:	70fb      	strb	r3, [r7, #3]
     53a:	460b      	mov	r3, r1
     53c:	70bb      	strb	r3, [r7, #2]
     53e:	4613      	mov	r3, r2
     540:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     542:	78fa      	ldrb	r2, [r7, #3]
     544:	78bb      	ldrb	r3, [r7, #2]
     546:	6879      	ldr	r1, [r7, #4]
     548:	01d2      	lsls	r2, r2, #7
     54a:	440a      	add	r2, r1
     54c:	4413      	add	r3, r2
     54e:	3330      	adds	r3, #48	; 0x30
     550:	781b      	ldrb	r3, [r3, #0]
     552:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     554:	7bfb      	ldrb	r3, [r7, #15]
     556:	f023 030f 	bic.w	r3, r3, #15
     55a:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXE(data);
     55c:	787b      	ldrb	r3, [r7, #1]
     55e:	f003 030f 	and.w	r3, r3, #15
     562:	b2da      	uxtb	r2, r3
     564:	7bfb      	ldrb	r3, [r7, #15]
     566:	4313      	orrs	r3, r2
     568:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     56a:	78fa      	ldrb	r2, [r7, #3]
     56c:	78bb      	ldrb	r3, [r7, #2]
     56e:	6879      	ldr	r1, [r7, #4]
     570:	01d2      	lsls	r2, r2, #7
     572:	440a      	add	r2, r1
     574:	4413      	add	r3, r2
     576:	3330      	adds	r3, #48	; 0x30
     578:	7bfa      	ldrb	r2, [r7, #15]
     57a:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     57c:	bf00      	nop
     57e:	3714      	adds	r7, #20
     580:	46bd      	mov	sp, r7
     582:	f85d 7b04 	ldr.w	r7, [sp], #4
     586:	4770      	bx	lr

00000588 <hri_port_write_PMUX_PMUXO_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXO_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     588:	b480      	push	{r7}
     58a:	b085      	sub	sp, #20
     58c:	af00      	add	r7, sp, #0
     58e:	6078      	str	r0, [r7, #4]
     590:	4608      	mov	r0, r1
     592:	4611      	mov	r1, r2
     594:	461a      	mov	r2, r3
     596:	4603      	mov	r3, r0
     598:	70fb      	strb	r3, [r7, #3]
     59a:	460b      	mov	r3, r1
     59c:	70bb      	strb	r3, [r7, #2]
     59e:	4613      	mov	r3, r2
     5a0:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5a2:	78fa      	ldrb	r2, [r7, #3]
     5a4:	78bb      	ldrb	r3, [r7, #2]
     5a6:	6879      	ldr	r1, [r7, #4]
     5a8:	01d2      	lsls	r2, r2, #7
     5aa:	440a      	add	r2, r1
     5ac:	4413      	add	r3, r2
     5ae:	3330      	adds	r3, #48	; 0x30
     5b0:	781b      	ldrb	r3, [r3, #0]
     5b2:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     5b4:	7bfb      	ldrb	r3, [r7, #15]
     5b6:	f003 030f 	and.w	r3, r3, #15
     5ba:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXO(data);
     5bc:	787b      	ldrb	r3, [r7, #1]
     5be:	011b      	lsls	r3, r3, #4
     5c0:	b2da      	uxtb	r2, r3
     5c2:	7bfb      	ldrb	r3, [r7, #15]
     5c4:	4313      	orrs	r3, r2
     5c6:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5c8:	78fa      	ldrb	r2, [r7, #3]
     5ca:	78bb      	ldrb	r3, [r7, #2]
     5cc:	6879      	ldr	r1, [r7, #4]
     5ce:	01d2      	lsls	r2, r2, #7
     5d0:	440a      	add	r2, r1
     5d2:	4413      	add	r3, r2
     5d4:	3330      	adds	r3, #48	; 0x30
     5d6:	7bfa      	ldrb	r2, [r7, #15]
     5d8:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     5da:	bf00      	nop
     5dc:	3714      	adds	r7, #20
     5de:	46bd      	mov	sp, r7
     5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
     5e4:	4770      	bx	lr

000005e6 <hri_port_write_PINCFG_PMUXEN_bit>:
	return (bool)tmp;
}

static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
     5e6:	b480      	push	{r7}
     5e8:	b085      	sub	sp, #20
     5ea:	af00      	add	r7, sp, #0
     5ec:	6078      	str	r0, [r7, #4]
     5ee:	4608      	mov	r0, r1
     5f0:	4611      	mov	r1, r2
     5f2:	461a      	mov	r2, r3
     5f4:	4603      	mov	r3, r0
     5f6:	70fb      	strb	r3, [r7, #3]
     5f8:	460b      	mov	r3, r1
     5fa:	70bb      	strb	r3, [r7, #2]
     5fc:	4613      	mov	r3, r2
     5fe:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     600:	78fa      	ldrb	r2, [r7, #3]
     602:	78bb      	ldrb	r3, [r7, #2]
     604:	6879      	ldr	r1, [r7, #4]
     606:	01d2      	lsls	r2, r2, #7
     608:	440a      	add	r2, r1
     60a:	4413      	add	r3, r2
     60c:	3340      	adds	r3, #64	; 0x40
     60e:	781b      	ldrb	r3, [r3, #0]
     610:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PINCFG_PMUXEN;
     612:	7bfb      	ldrb	r3, [r7, #15]
     614:	f023 0301 	bic.w	r3, r3, #1
     618:	73fb      	strb	r3, [r7, #15]
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     61a:	787a      	ldrb	r2, [r7, #1]
     61c:	7bfb      	ldrb	r3, [r7, #15]
     61e:	4313      	orrs	r3, r2
     620:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     622:	78fa      	ldrb	r2, [r7, #3]
     624:	78bb      	ldrb	r3, [r7, #2]
     626:	6879      	ldr	r1, [r7, #4]
     628:	01d2      	lsls	r2, r2, #7
     62a:	440a      	add	r2, r1
     62c:	4413      	add	r3, r2
     62e:	3340      	adds	r3, #64	; 0x40
     630:	7bfa      	ldrb	r2, [r7, #15]
     632:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     634:	bf00      	nop
     636:	3714      	adds	r7, #20
     638:	46bd      	mov	sp, r7
     63a:	f85d 7b04 	ldr.w	r7, [sp], #4
     63e:	4770      	bx	lr

00000640 <hri_port_set_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg ^= PORT_PINCFG_INEN;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_set_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     640:	b490      	push	{r4, r7}
     642:	b082      	sub	sp, #8
     644:	af00      	add	r7, sp, #0
     646:	6078      	str	r0, [r7, #4]
     648:	460b      	mov	r3, r1
     64a:	70fb      	strb	r3, [r7, #3]
     64c:	4613      	mov	r3, r2
     64e:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     650:	78fa      	ldrb	r2, [r7, #3]
     652:	78bb      	ldrb	r3, [r7, #2]
     654:	78f8      	ldrb	r0, [r7, #3]
     656:	78b9      	ldrb	r1, [r7, #2]
     658:	687c      	ldr	r4, [r7, #4]
     65a:	01c0      	lsls	r0, r0, #7
     65c:	4420      	add	r0, r4
     65e:	4401      	add	r1, r0
     660:	3140      	adds	r1, #64	; 0x40
     662:	7809      	ldrb	r1, [r1, #0]
     664:	b2c9      	uxtb	r1, r1
     666:	f041 0104 	orr.w	r1, r1, #4
     66a:	b2c8      	uxtb	r0, r1
     66c:	6879      	ldr	r1, [r7, #4]
     66e:	01d2      	lsls	r2, r2, #7
     670:	440a      	add	r2, r1
     672:	4413      	add	r3, r2
     674:	3340      	adds	r3, #64	; 0x40
     676:	4602      	mov	r2, r0
     678:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     67a:	bf00      	nop
     67c:	3708      	adds	r7, #8
     67e:	46bd      	mov	sp, r7
     680:	bc90      	pop	{r4, r7}
     682:	4770      	bx	lr

00000684 <hri_port_clear_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_clear_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     684:	b490      	push	{r4, r7}
     686:	b082      	sub	sp, #8
     688:	af00      	add	r7, sp, #0
     68a:	6078      	str	r0, [r7, #4]
     68c:	460b      	mov	r3, r1
     68e:	70fb      	strb	r3, [r7, #3]
     690:	4613      	mov	r3, r2
     692:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     694:	78fa      	ldrb	r2, [r7, #3]
     696:	78bb      	ldrb	r3, [r7, #2]
     698:	78f8      	ldrb	r0, [r7, #3]
     69a:	78b9      	ldrb	r1, [r7, #2]
     69c:	687c      	ldr	r4, [r7, #4]
     69e:	01c0      	lsls	r0, r0, #7
     6a0:	4420      	add	r0, r4
     6a2:	4401      	add	r1, r0
     6a4:	3140      	adds	r1, #64	; 0x40
     6a6:	7809      	ldrb	r1, [r1, #0]
     6a8:	b2c9      	uxtb	r1, r1
     6aa:	f021 0104 	bic.w	r1, r1, #4
     6ae:	b2c8      	uxtb	r0, r1
     6b0:	6879      	ldr	r1, [r7, #4]
     6b2:	01d2      	lsls	r2, r2, #7
     6b4:	440a      	add	r2, r1
     6b6:	4413      	add	r3, r2
     6b8:	3340      	adds	r3, #64	; 0x40
     6ba:	4602      	mov	r2, r0
     6bc:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     6be:	bf00      	nop
     6c0:	3708      	adds	r7, #8
     6c2:	46bd      	mov	sp, r7
     6c4:	bc90      	pop	{r4, r7}
     6c6:	4770      	bx	lr

000006c8 <hri_port_write_WRCONFIG_reg>:
	return ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
}

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
     6c8:	b480      	push	{r7}
     6ca:	b085      	sub	sp, #20
     6cc:	af00      	add	r7, sp, #0
     6ce:	60f8      	str	r0, [r7, #12]
     6d0:	460b      	mov	r3, r1
     6d2:	607a      	str	r2, [r7, #4]
     6d4:	72fb      	strb	r3, [r7, #11]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     6d6:	7afb      	ldrb	r3, [r7, #11]
     6d8:	68fa      	ldr	r2, [r7, #12]
     6da:	01db      	lsls	r3, r3, #7
     6dc:	4413      	add	r3, r2
     6de:	3328      	adds	r3, #40	; 0x28
     6e0:	687a      	ldr	r2, [r7, #4]
     6e2:	601a      	str	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     6e4:	bf00      	nop
     6e6:	3714      	adds	r7, #20
     6e8:	46bd      	mov	sp, r7
     6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
     6ee:	4770      	bx	lr

000006f0 <_gpio_set_direction>:
/**
 * \brief Set direction on port with mask
 */
static inline void _gpio_set_direction(const enum gpio_port port, const uint32_t mask,
                                       const enum gpio_direction direction)
{
     6f0:	b580      	push	{r7, lr}
     6f2:	b082      	sub	sp, #8
     6f4:	af00      	add	r7, sp, #0
     6f6:	4603      	mov	r3, r0
     6f8:	6039      	str	r1, [r7, #0]
     6fa:	71fb      	strb	r3, [r7, #7]
     6fc:	4613      	mov	r3, r2
     6fe:	71bb      	strb	r3, [r7, #6]
	switch (direction) {
     700:	79bb      	ldrb	r3, [r7, #6]
     702:	2b01      	cmp	r3, #1
     704:	d01c      	beq.n	740 <_gpio_set_direction+0x50>
     706:	2b02      	cmp	r3, #2
     708:	d037      	beq.n	77a <_gpio_set_direction+0x8a>
     70a:	2b00      	cmp	r3, #0
     70c:	d14e      	bne.n	7ac <_gpio_set_direction+0xbc>
	case GPIO_DIRECTION_OFF:
		hri_port_clear_DIR_reg(PORT, port, mask);
     70e:	79fb      	ldrb	r3, [r7, #7]
     710:	683a      	ldr	r2, [r7, #0]
     712:	4619      	mov	r1, r3
     714:	482a      	ldr	r0, [pc, #168]	; (7c0 <_gpio_set_direction+0xd0>)
     716:	4b2b      	ldr	r3, [pc, #172]	; (7c4 <_gpio_set_direction+0xd4>)
     718:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     71a:	683b      	ldr	r3, [r7, #0]
     71c:	b29b      	uxth	r3, r3
     71e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     722:	79fb      	ldrb	r3, [r7, #7]
     724:	4619      	mov	r1, r3
     726:	4826      	ldr	r0, [pc, #152]	; (7c0 <_gpio_set_direction+0xd0>)
     728:	4b27      	ldr	r3, [pc, #156]	; (7c8 <_gpio_set_direction+0xd8>)
     72a:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     72c:	683b      	ldr	r3, [r7, #0]
     72e:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     730:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     734:	79fb      	ldrb	r3, [r7, #7]
     736:	4619      	mov	r1, r3
     738:	4821      	ldr	r0, [pc, #132]	; (7c0 <_gpio_set_direction+0xd0>)
     73a:	4b23      	ldr	r3, [pc, #140]	; (7c8 <_gpio_set_direction+0xd8>)
     73c:	4798      	blx	r3
		break;
     73e:	e03a      	b.n	7b6 <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_IN:
		hri_port_clear_DIR_reg(PORT, port, mask);
     740:	79fb      	ldrb	r3, [r7, #7]
     742:	683a      	ldr	r2, [r7, #0]
     744:	4619      	mov	r1, r3
     746:	481e      	ldr	r0, [pc, #120]	; (7c0 <_gpio_set_direction+0xd0>)
     748:	4b1e      	ldr	r3, [pc, #120]	; (7c4 <_gpio_set_direction+0xd4>)
     74a:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
     74c:	683b      	ldr	r3, [r7, #0]
     74e:	b29b      	uxth	r3, r3
     750:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
     754:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     758:	79f9      	ldrb	r1, [r7, #7]
     75a:	461a      	mov	r2, r3
     75c:	4818      	ldr	r0, [pc, #96]	; (7c0 <_gpio_set_direction+0xd0>)
     75e:	4b1a      	ldr	r3, [pc, #104]	; (7c8 <_gpio_set_direction+0xd8>)
     760:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT,
		                            port,
		                            PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN
		                                | ((mask & 0xffff0000) >> 16));
     762:	683b      	ldr	r3, [r7, #0]
     764:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(PORT,
     766:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
     76a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     76e:	79f9      	ldrb	r1, [r7, #7]
     770:	461a      	mov	r2, r3
     772:	4813      	ldr	r0, [pc, #76]	; (7c0 <_gpio_set_direction+0xd0>)
     774:	4b14      	ldr	r3, [pc, #80]	; (7c8 <_gpio_set_direction+0xd8>)
     776:	4798      	blx	r3
		break;
     778:	e01d      	b.n	7b6 <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_OUT:
		hri_port_set_DIR_reg(PORT, port, mask);
     77a:	79fb      	ldrb	r3, [r7, #7]
     77c:	683a      	ldr	r2, [r7, #0]
     77e:	4619      	mov	r1, r3
     780:	480f      	ldr	r0, [pc, #60]	; (7c0 <_gpio_set_direction+0xd0>)
     782:	4b12      	ldr	r3, [pc, #72]	; (7cc <_gpio_set_direction+0xdc>)
     784:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     786:	683b      	ldr	r3, [r7, #0]
     788:	b29b      	uxth	r3, r3
     78a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     78e:	79fb      	ldrb	r3, [r7, #7]
     790:	4619      	mov	r1, r3
     792:	480b      	ldr	r0, [pc, #44]	; (7c0 <_gpio_set_direction+0xd0>)
     794:	4b0c      	ldr	r3, [pc, #48]	; (7c8 <_gpio_set_direction+0xd8>)
     796:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     798:	683b      	ldr	r3, [r7, #0]
     79a:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     79c:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     7a0:	79fb      	ldrb	r3, [r7, #7]
     7a2:	4619      	mov	r1, r3
     7a4:	4806      	ldr	r0, [pc, #24]	; (7c0 <_gpio_set_direction+0xd0>)
     7a6:	4b08      	ldr	r3, [pc, #32]	; (7c8 <_gpio_set_direction+0xd8>)
     7a8:	4798      	blx	r3
		break;
     7aa:	e004      	b.n	7b6 <_gpio_set_direction+0xc6>

	default:
		ASSERT(false);
     7ac:	2246      	movs	r2, #70	; 0x46
     7ae:	4908      	ldr	r1, [pc, #32]	; (7d0 <_gpio_set_direction+0xe0>)
     7b0:	2000      	movs	r0, #0
     7b2:	4b08      	ldr	r3, [pc, #32]	; (7d4 <_gpio_set_direction+0xe4>)
     7b4:	4798      	blx	r3
	}
}
     7b6:	bf00      	nop
     7b8:	3708      	adds	r7, #8
     7ba:	46bd      	mov	sp, r7
     7bc:	bd80      	pop	{r7, pc}
     7be:	bf00      	nop
     7c0:	41008000 	.word	0x41008000
     7c4:	000004b1 	.word	0x000004b1
     7c8:	000006c9 	.word	0x000006c9
     7cc:	00000489 	.word	0x00000489
     7d0:	000055fc 	.word	0x000055fc
     7d4:	00001629 	.word	0x00001629

000007d8 <_gpio_set_level>:

/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
     7d8:	b580      	push	{r7, lr}
     7da:	b082      	sub	sp, #8
     7dc:	af00      	add	r7, sp, #0
     7de:	4603      	mov	r3, r0
     7e0:	6039      	str	r1, [r7, #0]
     7e2:	71fb      	strb	r3, [r7, #7]
     7e4:	4613      	mov	r3, r2
     7e6:	71bb      	strb	r3, [r7, #6]
	if (level) {
     7e8:	79bb      	ldrb	r3, [r7, #6]
     7ea:	2b00      	cmp	r3, #0
     7ec:	d006      	beq.n	7fc <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
     7ee:	79fb      	ldrb	r3, [r7, #7]
     7f0:	683a      	ldr	r2, [r7, #0]
     7f2:	4619      	mov	r1, r3
     7f4:	4806      	ldr	r0, [pc, #24]	; (810 <_gpio_set_level+0x38>)
     7f6:	4b07      	ldr	r3, [pc, #28]	; (814 <_gpio_set_level+0x3c>)
     7f8:	4798      	blx	r3
	} else {
		hri_port_clear_OUT_reg(PORT, port, mask);
	}
}
     7fa:	e005      	b.n	808 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
     7fc:	79fb      	ldrb	r3, [r7, #7]
     7fe:	683a      	ldr	r2, [r7, #0]
     800:	4619      	mov	r1, r3
     802:	4803      	ldr	r0, [pc, #12]	; (810 <_gpio_set_level+0x38>)
     804:	4b04      	ldr	r3, [pc, #16]	; (818 <_gpio_set_level+0x40>)
     806:	4798      	blx	r3
}
     808:	bf00      	nop
     80a:	3708      	adds	r7, #8
     80c:	46bd      	mov	sp, r7
     80e:	bd80      	pop	{r7, pc}
     810:	41008000 	.word	0x41008000
     814:	000004d9 	.word	0x000004d9
     818:	00000501 	.word	0x00000501

0000081c <_gpio_set_pin_pull_mode>:
/**
 * \brief Set pin pull mode
 */
static inline void _gpio_set_pin_pull_mode(const enum gpio_port port, const uint8_t pin,
                                           const enum gpio_pull_mode pull_mode)
{
     81c:	b580      	push	{r7, lr}
     81e:	b082      	sub	sp, #8
     820:	af00      	add	r7, sp, #0
     822:	4603      	mov	r3, r0
     824:	71fb      	strb	r3, [r7, #7]
     826:	460b      	mov	r3, r1
     828:	71bb      	strb	r3, [r7, #6]
     82a:	4613      	mov	r3, r2
     82c:	717b      	strb	r3, [r7, #5]
	switch (pull_mode) {
     82e:	797b      	ldrb	r3, [r7, #5]
     830:	2b01      	cmp	r3, #1
     832:	d00a      	beq.n	84a <_gpio_set_pin_pull_mode+0x2e>
     834:	2b02      	cmp	r3, #2
     836:	d01f      	beq.n	878 <_gpio_set_pin_pull_mode+0x5c>
     838:	2b00      	cmp	r3, #0
     83a:	d134      	bne.n	8a6 <_gpio_set_pin_pull_mode+0x8a>
	case GPIO_PULL_OFF:
		hri_port_clear_PINCFG_PULLEN_bit(PORT, port, pin);
     83c:	79ba      	ldrb	r2, [r7, #6]
     83e:	79fb      	ldrb	r3, [r7, #7]
     840:	4619      	mov	r1, r3
     842:	481e      	ldr	r0, [pc, #120]	; (8bc <_gpio_set_pin_pull_mode+0xa0>)
     844:	4b1e      	ldr	r3, [pc, #120]	; (8c0 <_gpio_set_pin_pull_mode+0xa4>)
     846:	4798      	blx	r3
		break;
     848:	e033      	b.n	8b2 <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_UP:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     84a:	79bb      	ldrb	r3, [r7, #6]
     84c:	2201      	movs	r2, #1
     84e:	409a      	lsls	r2, r3
     850:	79fb      	ldrb	r3, [r7, #7]
     852:	4619      	mov	r1, r3
     854:	4819      	ldr	r0, [pc, #100]	; (8bc <_gpio_set_pin_pull_mode+0xa0>)
     856:	4b1b      	ldr	r3, [pc, #108]	; (8c4 <_gpio_set_pin_pull_mode+0xa8>)
     858:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     85a:	79ba      	ldrb	r2, [r7, #6]
     85c:	79fb      	ldrb	r3, [r7, #7]
     85e:	4619      	mov	r1, r3
     860:	4816      	ldr	r0, [pc, #88]	; (8bc <_gpio_set_pin_pull_mode+0xa0>)
     862:	4b19      	ldr	r3, [pc, #100]	; (8c8 <_gpio_set_pin_pull_mode+0xac>)
     864:	4798      	blx	r3
		hri_port_set_OUT_reg(PORT, port, 1U << pin);
     866:	79bb      	ldrb	r3, [r7, #6]
     868:	2201      	movs	r2, #1
     86a:	409a      	lsls	r2, r3
     86c:	79fb      	ldrb	r3, [r7, #7]
     86e:	4619      	mov	r1, r3
     870:	4812      	ldr	r0, [pc, #72]	; (8bc <_gpio_set_pin_pull_mode+0xa0>)
     872:	4b16      	ldr	r3, [pc, #88]	; (8cc <_gpio_set_pin_pull_mode+0xb0>)
     874:	4798      	blx	r3
		break;
     876:	e01c      	b.n	8b2 <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_DOWN:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     878:	79bb      	ldrb	r3, [r7, #6]
     87a:	2201      	movs	r2, #1
     87c:	409a      	lsls	r2, r3
     87e:	79fb      	ldrb	r3, [r7, #7]
     880:	4619      	mov	r1, r3
     882:	480e      	ldr	r0, [pc, #56]	; (8bc <_gpio_set_pin_pull_mode+0xa0>)
     884:	4b0f      	ldr	r3, [pc, #60]	; (8c4 <_gpio_set_pin_pull_mode+0xa8>)
     886:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     888:	79ba      	ldrb	r2, [r7, #6]
     88a:	79fb      	ldrb	r3, [r7, #7]
     88c:	4619      	mov	r1, r3
     88e:	480b      	ldr	r0, [pc, #44]	; (8bc <_gpio_set_pin_pull_mode+0xa0>)
     890:	4b0d      	ldr	r3, [pc, #52]	; (8c8 <_gpio_set_pin_pull_mode+0xac>)
     892:	4798      	blx	r3
		hri_port_clear_OUT_reg(PORT, port, 1U << pin);
     894:	79bb      	ldrb	r3, [r7, #6]
     896:	2201      	movs	r2, #1
     898:	409a      	lsls	r2, r3
     89a:	79fb      	ldrb	r3, [r7, #7]
     89c:	4619      	mov	r1, r3
     89e:	4807      	ldr	r0, [pc, #28]	; (8bc <_gpio_set_pin_pull_mode+0xa0>)
     8a0:	4b0b      	ldr	r3, [pc, #44]	; (8d0 <_gpio_set_pin_pull_mode+0xb4>)
     8a2:	4798      	blx	r3
		break;
     8a4:	e005      	b.n	8b2 <_gpio_set_pin_pull_mode+0x96>

	default:
		ASSERT(false);
     8a6:	2289      	movs	r2, #137	; 0x89
     8a8:	490a      	ldr	r1, [pc, #40]	; (8d4 <_gpio_set_pin_pull_mode+0xb8>)
     8aa:	2000      	movs	r0, #0
     8ac:	4b0a      	ldr	r3, [pc, #40]	; (8d8 <_gpio_set_pin_pull_mode+0xbc>)
     8ae:	4798      	blx	r3
		break;
     8b0:	bf00      	nop
	}
}
     8b2:	bf00      	nop
     8b4:	3708      	adds	r7, #8
     8b6:	46bd      	mov	sp, r7
     8b8:	bd80      	pop	{r7, pc}
     8ba:	bf00      	nop
     8bc:	41008000 	.word	0x41008000
     8c0:	00000685 	.word	0x00000685
     8c4:	000004b1 	.word	0x000004b1
     8c8:	00000641 	.word	0x00000641
     8cc:	000004d9 	.word	0x000004d9
     8d0:	00000501 	.word	0x00000501
     8d4:	000055fc 	.word	0x000055fc
     8d8:	00001629 	.word	0x00001629

000008dc <_gpio_set_pin_function>:

/**
 * \brief Set gpio pin function
 */
static inline void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
     8dc:	b590      	push	{r4, r7, lr}
     8de:	b085      	sub	sp, #20
     8e0:	af00      	add	r7, sp, #0
     8e2:	6078      	str	r0, [r7, #4]
     8e4:	6039      	str	r1, [r7, #0]
	uint8_t port = GPIO_PORT(gpio);
     8e6:	687b      	ldr	r3, [r7, #4]
     8e8:	095b      	lsrs	r3, r3, #5
     8ea:	73fb      	strb	r3, [r7, #15]
	uint8_t pin  = GPIO_PIN(gpio);
     8ec:	687b      	ldr	r3, [r7, #4]
     8ee:	b2db      	uxtb	r3, r3
     8f0:	f003 031f 	and.w	r3, r3, #31
     8f4:	73bb      	strb	r3, [r7, #14]

	if (function == GPIO_PIN_FUNCTION_OFF) {
     8f6:	683b      	ldr	r3, [r7, #0]
     8f8:	f1b3 3fff 	cmp.w	r3, #4294967295
     8fc:	d106      	bne.n	90c <_gpio_set_pin_function+0x30>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, false);
     8fe:	7bba      	ldrb	r2, [r7, #14]
     900:	7bf9      	ldrb	r1, [r7, #15]
     902:	2300      	movs	r3, #0
     904:	4812      	ldr	r0, [pc, #72]	; (950 <_gpio_set_pin_function+0x74>)
     906:	4c13      	ldr	r4, [pc, #76]	; (954 <_gpio_set_pin_function+0x78>)
     908:	47a0      	blx	r4
		} else {
			// Even numbered pin
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
		}
	}
}
     90a:	e01d      	b.n	948 <_gpio_set_pin_function+0x6c>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, true);
     90c:	7bba      	ldrb	r2, [r7, #14]
     90e:	7bf9      	ldrb	r1, [r7, #15]
     910:	2301      	movs	r3, #1
     912:	480f      	ldr	r0, [pc, #60]	; (950 <_gpio_set_pin_function+0x74>)
     914:	4c0f      	ldr	r4, [pc, #60]	; (954 <_gpio_set_pin_function+0x78>)
     916:	47a0      	blx	r4
		if (pin & 1) {
     918:	7bbb      	ldrb	r3, [r7, #14]
     91a:	f003 0301 	and.w	r3, r3, #1
     91e:	2b00      	cmp	r3, #0
     920:	d009      	beq.n	936 <_gpio_set_pin_function+0x5a>
			hri_port_write_PMUX_PMUXO_bf(PORT, port, pin >> 1, function & 0xffff);
     922:	7bbb      	ldrb	r3, [r7, #14]
     924:	085b      	lsrs	r3, r3, #1
     926:	b2da      	uxtb	r2, r3
     928:	683b      	ldr	r3, [r7, #0]
     92a:	b2db      	uxtb	r3, r3
     92c:	7bf9      	ldrb	r1, [r7, #15]
     92e:	4808      	ldr	r0, [pc, #32]	; (950 <_gpio_set_pin_function+0x74>)
     930:	4c09      	ldr	r4, [pc, #36]	; (958 <_gpio_set_pin_function+0x7c>)
     932:	47a0      	blx	r4
}
     934:	e008      	b.n	948 <_gpio_set_pin_function+0x6c>
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
     936:	7bbb      	ldrb	r3, [r7, #14]
     938:	085b      	lsrs	r3, r3, #1
     93a:	b2da      	uxtb	r2, r3
     93c:	683b      	ldr	r3, [r7, #0]
     93e:	b2db      	uxtb	r3, r3
     940:	7bf9      	ldrb	r1, [r7, #15]
     942:	4803      	ldr	r0, [pc, #12]	; (950 <_gpio_set_pin_function+0x74>)
     944:	4c05      	ldr	r4, [pc, #20]	; (95c <_gpio_set_pin_function+0x80>)
     946:	47a0      	blx	r4
}
     948:	bf00      	nop
     94a:	3714      	adds	r7, #20
     94c:	46bd      	mov	sp, r7
     94e:	bd90      	pop	{r4, r7, pc}
     950:	41008000 	.word	0x41008000
     954:	000005e7 	.word	0x000005e7
     958:	00000589 	.word	0x00000589
     95c:	00000529 	.word	0x00000529

00000960 <gpio_set_pin_pull_mode>:
 * \param[in] pull_mode GPIO_PULL_DOWN = Pull pin low with internal resistor
 *                      GPIO_PULL_UP   = Pull pin high with internal resistor
 *                      GPIO_PULL_OFF  = Disable pin pull mode
 */
static inline void gpio_set_pin_pull_mode(const uint8_t pin, const enum gpio_pull_mode pull_mode)
{
     960:	b580      	push	{r7, lr}
     962:	b082      	sub	sp, #8
     964:	af00      	add	r7, sp, #0
     966:	4603      	mov	r3, r0
     968:	460a      	mov	r2, r1
     96a:	71fb      	strb	r3, [r7, #7]
     96c:	4613      	mov	r3, r2
     96e:	71bb      	strb	r3, [r7, #6]
	_gpio_set_pin_pull_mode((enum gpio_port)GPIO_PORT(pin), pin & 0x1F, pull_mode);
     970:	79fb      	ldrb	r3, [r7, #7]
     972:	095b      	lsrs	r3, r3, #5
     974:	b2d8      	uxtb	r0, r3
     976:	79fb      	ldrb	r3, [r7, #7]
     978:	f003 031f 	and.w	r3, r3, #31
     97c:	b2db      	uxtb	r3, r3
     97e:	79ba      	ldrb	r2, [r7, #6]
     980:	4619      	mov	r1, r3
     982:	4b03      	ldr	r3, [pc, #12]	; (990 <gpio_set_pin_pull_mode+0x30>)
     984:	4798      	blx	r3
}
     986:	bf00      	nop
     988:	3708      	adds	r7, #8
     98a:	46bd      	mov	sp, r7
     98c:	bd80      	pop	{r7, pc}
     98e:	bf00      	nop
     990:	0000081d 	.word	0x0000081d

00000994 <gpio_set_pin_function>:
 * \param[in] function  The pin function is given by a 32-bit wide bitfield
 *                      found in the header files for the device
 *
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
     994:	b580      	push	{r7, lr}
     996:	b082      	sub	sp, #8
     998:	af00      	add	r7, sp, #0
     99a:	6078      	str	r0, [r7, #4]
     99c:	6039      	str	r1, [r7, #0]
	_gpio_set_pin_function(pin, function);
     99e:	6839      	ldr	r1, [r7, #0]
     9a0:	6878      	ldr	r0, [r7, #4]
     9a2:	4b03      	ldr	r3, [pc, #12]	; (9b0 <gpio_set_pin_function+0x1c>)
     9a4:	4798      	blx	r3
}
     9a6:	bf00      	nop
     9a8:	3708      	adds	r7, #8
     9aa:	46bd      	mov	sp, r7
     9ac:	bd80      	pop	{r7, pc}
     9ae:	bf00      	nop
     9b0:	000008dd 	.word	0x000008dd

000009b4 <gpio_set_pin_direction>:
 *                      GPIO_DIRECTION_OUT = Data direction out
 *                      GPIO_DIRECTION_OFF = Disables the pin
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin, const enum gpio_direction direction)
{
     9b4:	b580      	push	{r7, lr}
     9b6:	b082      	sub	sp, #8
     9b8:	af00      	add	r7, sp, #0
     9ba:	4603      	mov	r3, r0
     9bc:	460a      	mov	r2, r1
     9be:	71fb      	strb	r3, [r7, #7]
     9c0:	4613      	mov	r3, r2
     9c2:	71bb      	strb	r3, [r7, #6]
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
     9c4:	79fb      	ldrb	r3, [r7, #7]
     9c6:	095b      	lsrs	r3, r3, #5
     9c8:	b2d8      	uxtb	r0, r3
     9ca:	79fb      	ldrb	r3, [r7, #7]
     9cc:	f003 031f 	and.w	r3, r3, #31
     9d0:	2201      	movs	r2, #1
     9d2:	fa02 f303 	lsl.w	r3, r2, r3
     9d6:	79ba      	ldrb	r2, [r7, #6]
     9d8:	4619      	mov	r1, r3
     9da:	4b03      	ldr	r3, [pc, #12]	; (9e8 <gpio_set_pin_direction+0x34>)
     9dc:	4798      	blx	r3
}
     9de:	bf00      	nop
     9e0:	3708      	adds	r7, #8
     9e2:	46bd      	mov	sp, r7
     9e4:	bd80      	pop	{r7, pc}
     9e6:	bf00      	nop
     9e8:	000006f1 	.word	0x000006f1

000009ec <gpio_set_pin_level>:
 * \param[in] pin       The pin number for device
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
     9ec:	b580      	push	{r7, lr}
     9ee:	b082      	sub	sp, #8
     9f0:	af00      	add	r7, sp, #0
     9f2:	4603      	mov	r3, r0
     9f4:	460a      	mov	r2, r1
     9f6:	71fb      	strb	r3, [r7, #7]
     9f8:	4613      	mov	r3, r2
     9fa:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     9fc:	79fb      	ldrb	r3, [r7, #7]
     9fe:	095b      	lsrs	r3, r3, #5
     a00:	b2d8      	uxtb	r0, r3
     a02:	79fb      	ldrb	r3, [r7, #7]
     a04:	f003 031f 	and.w	r3, r3, #31
     a08:	2201      	movs	r2, #1
     a0a:	fa02 f303 	lsl.w	r3, r2, r3
     a0e:	79ba      	ldrb	r2, [r7, #6]
     a10:	4619      	mov	r1, r3
     a12:	4b03      	ldr	r3, [pc, #12]	; (a20 <gpio_set_pin_level+0x34>)
     a14:	4798      	blx	r3
}
     a16:	bf00      	nop
     a18:	3708      	adds	r7, #8
     a1a:	46bd      	mov	sp, r7
     a1c:	bd80      	pop	{r7, pc}
     a1e:	bf00      	nop
     a20:	000007d9 	.word	0x000007d9

00000a24 <init_mcu>:
 * This function calls the various initialization functions.
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
     a24:	b580      	push	{r7, lr}
     a26:	af00      	add	r7, sp, #0
	_init_chip();
     a28:	4b01      	ldr	r3, [pc, #4]	; (a30 <init_mcu+0xc>)
     a2a:	4798      	blx	r3
}
     a2c:	bf00      	nop
     a2e:	bd80      	pop	{r7, pc}
     a30:	00001999 	.word	0x00001999

00000a34 <EXTERNAL_IRQ_0_init>:
struct timer_descriptor       TIMER_2;

static uint8_t USART_0_buffer[USART_0_BUFFER_SIZE];

void EXTERNAL_IRQ_0_init(void)
{
     a34:	b580      	push	{r7, lr}
     a36:	af00      	add	r7, sp, #0
	hri_gclk_write_PCHCTRL_reg(GCLK, EIC_GCLK_ID, CONF_GCLK_EIC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     a38:	2240      	movs	r2, #64	; 0x40
     a3a:	2104      	movs	r1, #4
     a3c:	480b      	ldr	r0, [pc, #44]	; (a6c <EXTERNAL_IRQ_0_init+0x38>)
     a3e:	4b0c      	ldr	r3, [pc, #48]	; (a70 <EXTERNAL_IRQ_0_init+0x3c>)
     a40:	4798      	blx	r3
	hri_mclk_set_APBAMASK_EIC_bit(MCLK);
     a42:	480c      	ldr	r0, [pc, #48]	; (a74 <EXTERNAL_IRQ_0_init+0x40>)
     a44:	4b0c      	ldr	r3, [pc, #48]	; (a78 <EXTERNAL_IRQ_0_init+0x44>)
     a46:	4798      	blx	r3

	// Set pin direction to input
	gpio_set_pin_direction(PB00, GPIO_DIRECTION_IN);
     a48:	2101      	movs	r1, #1
     a4a:	2020      	movs	r0, #32
     a4c:	4b0b      	ldr	r3, [pc, #44]	; (a7c <EXTERNAL_IRQ_0_init+0x48>)
     a4e:	4798      	blx	r3

	gpio_set_pin_pull_mode(PB00,
     a50:	2100      	movs	r1, #0
     a52:	2020      	movs	r0, #32
     a54:	4b0a      	ldr	r3, [pc, #40]	; (a80 <EXTERNAL_IRQ_0_init+0x4c>)
     a56:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB00, PINMUX_PB00A_EIC_EXTINT0);
     a58:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
     a5c:	2020      	movs	r0, #32
     a5e:	4b09      	ldr	r3, [pc, #36]	; (a84 <EXTERNAL_IRQ_0_init+0x50>)
     a60:	4798      	blx	r3

	ext_irq_init();
     a62:	4b09      	ldr	r3, [pc, #36]	; (a88 <EXTERNAL_IRQ_0_init+0x54>)
     a64:	4798      	blx	r3
}
     a66:	bf00      	nop
     a68:	bd80      	pop	{r7, pc}
     a6a:	bf00      	nop
     a6c:	40001c00 	.word	0x40001c00
     a70:	00000383 	.word	0x00000383
     a74:	40000800 	.word	0x40000800
     a78:	000003a9 	.word	0x000003a9
     a7c:	000009b5 	.word	0x000009b5
     a80:	00000961 	.word	0x00000961
     a84:	00000995 	.word	0x00000995
     a88:	00000d6d 	.word	0x00000d6d

00000a8c <EVENT_SYSTEM_0_init>:

void EVENT_SYSTEM_0_init(void)
{
     a8c:	b580      	push	{r7, lr}
     a8e:	af00      	add	r7, sp, #0
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_0, CONF_GCLK_EVSYS_CHANNEL_0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     a90:	2240      	movs	r2, #64	; 0x40
     a92:	210b      	movs	r1, #11
     a94:	4804      	ldr	r0, [pc, #16]	; (aa8 <EVENT_SYSTEM_0_init+0x1c>)
     a96:	4b05      	ldr	r3, [pc, #20]	; (aac <EVENT_SYSTEM_0_init+0x20>)
     a98:	4798      	blx	r3

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);
     a9a:	4805      	ldr	r0, [pc, #20]	; (ab0 <EVENT_SYSTEM_0_init+0x24>)
     a9c:	4b05      	ldr	r3, [pc, #20]	; (ab4 <EVENT_SYSTEM_0_init+0x28>)
     a9e:	4798      	blx	r3

	event_system_init();
     aa0:	4b05      	ldr	r3, [pc, #20]	; (ab8 <EVENT_SYSTEM_0_init+0x2c>)
     aa2:	4798      	blx	r3
}
     aa4:	bf00      	nop
     aa6:	bd80      	pop	{r7, pc}
     aa8:	40001c00 	.word	0x40001c00
     aac:	00000383 	.word	0x00000383
     ab0:	40000800 	.word	0x40000800
     ab4:	00000409 	.word	0x00000409
     ab8:	00000d59 	.word	0x00000d59

00000abc <USART_0_CLOCK_init>:
 * \brief USART Clock initialization function
 *
 * Enables register interface and peripheral clock
 */
void USART_0_CLOCK_init()
{
     abc:	b580      	push	{r7, lr}
     abe:	af00      	add	r7, sp, #0

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     ac0:	2240      	movs	r2, #64	; 0x40
     ac2:	2117      	movs	r1, #23
     ac4:	4806      	ldr	r0, [pc, #24]	; (ae0 <USART_0_CLOCK_init+0x24>)
     ac6:	4b07      	ldr	r3, [pc, #28]	; (ae4 <USART_0_CLOCK_init+0x28>)
     ac8:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     aca:	2243      	movs	r2, #67	; 0x43
     acc:	2103      	movs	r1, #3
     ace:	4804      	ldr	r0, [pc, #16]	; (ae0 <USART_0_CLOCK_init+0x24>)
     ad0:	4b04      	ldr	r3, [pc, #16]	; (ae4 <USART_0_CLOCK_init+0x28>)
     ad2:	4798      	blx	r3

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
     ad4:	4804      	ldr	r0, [pc, #16]	; (ae8 <USART_0_CLOCK_init+0x2c>)
     ad6:	4b05      	ldr	r3, [pc, #20]	; (aec <USART_0_CLOCK_init+0x30>)
     ad8:	4798      	blx	r3
}
     ada:	bf00      	nop
     adc:	bd80      	pop	{r7, pc}
     ade:	bf00      	nop
     ae0:	40001c00 	.word	0x40001c00
     ae4:	00000383 	.word	0x00000383
     ae8:	40000800 	.word	0x40000800
     aec:	00000429 	.word	0x00000429

00000af0 <USART_0_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_0_PORT_init()
{
     af0:	b580      	push	{r7, lr}
     af2:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PB25, PINMUX_PB25D_SERCOM2_PAD0);
     af4:	4904      	ldr	r1, [pc, #16]	; (b08 <USART_0_PORT_init+0x18>)
     af6:	2039      	movs	r0, #57	; 0x39
     af8:	4b04      	ldr	r3, [pc, #16]	; (b0c <USART_0_PORT_init+0x1c>)
     afa:	4798      	blx	r3

	gpio_set_pin_function(PB24, PINMUX_PB24D_SERCOM2_PAD1);
     afc:	4904      	ldr	r1, [pc, #16]	; (b10 <USART_0_PORT_init+0x20>)
     afe:	2038      	movs	r0, #56	; 0x38
     b00:	4b02      	ldr	r3, [pc, #8]	; (b0c <USART_0_PORT_init+0x1c>)
     b02:	4798      	blx	r3
}
     b04:	bf00      	nop
     b06:	bd80      	pop	{r7, pc}
     b08:	00390003 	.word	0x00390003
     b0c:	00000995 	.word	0x00000995
     b10:	00380003 	.word	0x00380003

00000b14 <USART_0_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_0_init(void)
{
     b14:	b590      	push	{r4, r7, lr}
     b16:	b083      	sub	sp, #12
     b18:	af02      	add	r7, sp, #8
	USART_0_CLOCK_init();
     b1a:	4b08      	ldr	r3, [pc, #32]	; (b3c <USART_0_init+0x28>)
     b1c:	4798      	blx	r3
	usart_async_init(&USART_0, SERCOM2, USART_0_buffer, USART_0_BUFFER_SIZE, (void *)NULL);
     b1e:	2300      	movs	r3, #0
     b20:	9300      	str	r3, [sp, #0]
     b22:	2310      	movs	r3, #16
     b24:	4a06      	ldr	r2, [pc, #24]	; (b40 <USART_0_init+0x2c>)
     b26:	4907      	ldr	r1, [pc, #28]	; (b44 <USART_0_init+0x30>)
     b28:	4807      	ldr	r0, [pc, #28]	; (b48 <USART_0_init+0x34>)
     b2a:	4c08      	ldr	r4, [pc, #32]	; (b4c <USART_0_init+0x38>)
     b2c:	47a0      	blx	r4
	USART_0_PORT_init();
     b2e:	4b08      	ldr	r3, [pc, #32]	; (b50 <USART_0_init+0x3c>)
     b30:	4798      	blx	r3
}
     b32:	bf00      	nop
     b34:	3704      	adds	r7, #4
     b36:	46bd      	mov	sp, r7
     b38:	bd90      	pop	{r4, r7, pc}
     b3a:	bf00      	nop
     b3c:	00000abd 	.word	0x00000abd
     b40:	200000c8 	.word	0x200000c8
     b44:	41012000 	.word	0x41012000
     b48:	200001d4 	.word	0x200001d4
     b4c:	00001231 	.word	0x00001231
     b50:	00000af1 	.word	0x00000af1

00000b54 <TIMER_0_CLOCK_init>:

void TIMER_0_CLOCK_init(void)
{
     b54:	b580      	push	{r7, lr}
     b56:	af00      	add	r7, sp, #0
	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
     b58:	4804      	ldr	r0, [pc, #16]	; (b6c <TIMER_0_CLOCK_init+0x18>)
     b5a:	4b05      	ldr	r3, [pc, #20]	; (b70 <TIMER_0_CLOCK_init+0x1c>)
     b5c:	4798      	blx	r3

	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     b5e:	2240      	movs	r2, #64	; 0x40
     b60:	2109      	movs	r1, #9
     b62:	4804      	ldr	r0, [pc, #16]	; (b74 <TIMER_0_CLOCK_init+0x20>)
     b64:	4b04      	ldr	r3, [pc, #16]	; (b78 <TIMER_0_CLOCK_init+0x24>)
     b66:	4798      	blx	r3
}
     b68:	bf00      	nop
     b6a:	bd80      	pop	{r7, pc}
     b6c:	40000800 	.word	0x40000800
     b70:	000003c9 	.word	0x000003c9
     b74:	40001c00 	.word	0x40001c00
     b78:	00000383 	.word	0x00000383

00000b7c <TIMER_1_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_1_init(void)
{
     b7c:	b580      	push	{r7, lr}
     b7e:	af00      	add	r7, sp, #0
	hri_mclk_set_APBAMASK_TC1_bit(MCLK);
     b80:	4808      	ldr	r0, [pc, #32]	; (ba4 <TIMER_1_init+0x28>)
     b82:	4b09      	ldr	r3, [pc, #36]	; (ba8 <TIMER_1_init+0x2c>)
     b84:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, TC1_GCLK_ID, CONF_GCLK_TC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     b86:	2240      	movs	r2, #64	; 0x40
     b88:	2109      	movs	r1, #9
     b8a:	4808      	ldr	r0, [pc, #32]	; (bac <TIMER_1_init+0x30>)
     b8c:	4b08      	ldr	r3, [pc, #32]	; (bb0 <TIMER_1_init+0x34>)
     b8e:	4798      	blx	r3

	timer_init(&TIMER_1, TC1, _tc_get_timer());
     b90:	4b08      	ldr	r3, [pc, #32]	; (bb4 <TIMER_1_init+0x38>)
     b92:	4798      	blx	r3
     b94:	4603      	mov	r3, r0
     b96:	461a      	mov	r2, r3
     b98:	4907      	ldr	r1, [pc, #28]	; (bb8 <TIMER_1_init+0x3c>)
     b9a:	4808      	ldr	r0, [pc, #32]	; (bbc <TIMER_1_init+0x40>)
     b9c:	4b08      	ldr	r3, [pc, #32]	; (bc0 <TIMER_1_init+0x44>)
     b9e:	4798      	blx	r3
}
     ba0:	bf00      	nop
     ba2:	bd80      	pop	{r7, pc}
     ba4:	40000800 	.word	0x40000800
     ba8:	000003e9 	.word	0x000003e9
     bac:	40001c00 	.word	0x40001c00
     bb0:	00000383 	.word	0x00000383
     bb4:	000035d5 	.word	0x000035d5
     bb8:	40003c00 	.word	0x40003c00
     bbc:	200001b8 	.word	0x200001b8
     bc0:	00000f19 	.word	0x00000f19

00000bc4 <TIMER_2_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_2_init(void)
{
     bc4:	b580      	push	{r7, lr}
     bc6:	af00      	add	r7, sp, #0
	hri_mclk_set_APBBMASK_TC2_bit(MCLK);
     bc8:	4808      	ldr	r0, [pc, #32]	; (bec <TIMER_2_init+0x28>)
     bca:	4b09      	ldr	r3, [pc, #36]	; (bf0 <TIMER_2_init+0x2c>)
     bcc:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, TC2_GCLK_ID, CONF_GCLK_TC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     bce:	2240      	movs	r2, #64	; 0x40
     bd0:	211a      	movs	r1, #26
     bd2:	4808      	ldr	r0, [pc, #32]	; (bf4 <TIMER_2_init+0x30>)
     bd4:	4b08      	ldr	r3, [pc, #32]	; (bf8 <TIMER_2_init+0x34>)
     bd6:	4798      	blx	r3

	timer_init(&TIMER_2, TC2, _tc_get_timer());
     bd8:	4b08      	ldr	r3, [pc, #32]	; (bfc <TIMER_2_init+0x38>)
     bda:	4798      	blx	r3
     bdc:	4603      	mov	r3, r0
     bde:	461a      	mov	r2, r3
     be0:	4907      	ldr	r1, [pc, #28]	; (c00 <TIMER_2_init+0x3c>)
     be2:	4808      	ldr	r0, [pc, #32]	; (c04 <TIMER_2_init+0x40>)
     be4:	4b08      	ldr	r3, [pc, #32]	; (c08 <TIMER_2_init+0x44>)
     be6:	4798      	blx	r3
}
     be8:	bf00      	nop
     bea:	bd80      	pop	{r7, pc}
     bec:	40000800 	.word	0x40000800
     bf0:	00000469 	.word	0x00000469
     bf4:	40001c00 	.word	0x40001c00
     bf8:	00000383 	.word	0x00000383
     bfc:	000035d5 	.word	0x000035d5
     c00:	4101a000 	.word	0x4101a000
     c04:	2000019c 	.word	0x2000019c
     c08:	00000f19 	.word	0x00000f19

00000c0c <PWM_0_PORT_init>:

void PWM_0_PORT_init(void)
{
     c0c:	b580      	push	{r7, lr}
     c0e:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PC10, PINMUX_PC10F_TCC0_WO0);
     c10:	4902      	ldr	r1, [pc, #8]	; (c1c <PWM_0_PORT_init+0x10>)
     c12:	204a      	movs	r0, #74	; 0x4a
     c14:	4b02      	ldr	r3, [pc, #8]	; (c20 <PWM_0_PORT_init+0x14>)
     c16:	4798      	blx	r3
}
     c18:	bf00      	nop
     c1a:	bd80      	pop	{r7, pc}
     c1c:	004a0005 	.word	0x004a0005
     c20:	00000995 	.word	0x00000995

00000c24 <PWM_0_CLOCK_init>:

void PWM_0_CLOCK_init(void)
{
     c24:	b580      	push	{r7, lr}
     c26:	af00      	add	r7, sp, #0
	hri_mclk_set_APBBMASK_TCC0_bit(MCLK);
     c28:	4804      	ldr	r0, [pc, #16]	; (c3c <PWM_0_CLOCK_init+0x18>)
     c2a:	4b05      	ldr	r3, [pc, #20]	; (c40 <PWM_0_CLOCK_init+0x1c>)
     c2c:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC0_GCLK_ID, CONF_GCLK_TCC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     c2e:	2240      	movs	r2, #64	; 0x40
     c30:	2119      	movs	r1, #25
     c32:	4804      	ldr	r0, [pc, #16]	; (c44 <PWM_0_CLOCK_init+0x20>)
     c34:	4b04      	ldr	r3, [pc, #16]	; (c48 <PWM_0_CLOCK_init+0x24>)
     c36:	4798      	blx	r3
}
     c38:	bf00      	nop
     c3a:	bd80      	pop	{r7, pc}
     c3c:	40000800 	.word	0x40000800
     c40:	00000449 	.word	0x00000449
     c44:	40001c00 	.word	0x40001c00
     c48:	00000383 	.word	0x00000383

00000c4c <system_init>:

void system_init(void)
{
     c4c:	b580      	push	{r7, lr}
     c4e:	af00      	add	r7, sp, #0
	init_mcu();
     c50:	4b1f      	ldr	r3, [pc, #124]	; (cd0 <system_init+0x84>)
     c52:	4798      	blx	r3

	// GPIO on PA06

	gpio_set_pin_level(MOTOR_INPUT_2,
     c54:	2100      	movs	r1, #0
     c56:	2006      	movs	r0, #6
     c58:	4b1e      	ldr	r3, [pc, #120]	; (cd4 <system_init+0x88>)
     c5a:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(MOTOR_INPUT_2, GPIO_DIRECTION_OUT);
     c5c:	2102      	movs	r1, #2
     c5e:	2006      	movs	r0, #6
     c60:	4b1d      	ldr	r3, [pc, #116]	; (cd8 <system_init+0x8c>)
     c62:	4798      	blx	r3

	gpio_set_pin_function(MOTOR_INPUT_2, GPIO_PIN_FUNCTION_OFF);
     c64:	f04f 31ff 	mov.w	r1, #4294967295
     c68:	2006      	movs	r0, #6
     c6a:	4b1c      	ldr	r3, [pc, #112]	; (cdc <system_init+0x90>)
     c6c:	4798      	blx	r3

	// GPIO on PA07

	gpio_set_pin_level(MOTOR_INPUT_1,
     c6e:	2100      	movs	r1, #0
     c70:	2007      	movs	r0, #7
     c72:	4b18      	ldr	r3, [pc, #96]	; (cd4 <system_init+0x88>)
     c74:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(MOTOR_INPUT_1, GPIO_DIRECTION_OUT);
     c76:	2102      	movs	r1, #2
     c78:	2007      	movs	r0, #7
     c7a:	4b17      	ldr	r3, [pc, #92]	; (cd8 <system_init+0x8c>)
     c7c:	4798      	blx	r3

	gpio_set_pin_function(MOTOR_INPUT_1, GPIO_PIN_FUNCTION_OFF);
     c7e:	f04f 31ff 	mov.w	r1, #4294967295
     c82:	2007      	movs	r0, #7
     c84:	4b15      	ldr	r3, [pc, #84]	; (cdc <system_init+0x90>)
     c86:	4798      	blx	r3

	// GPIO on PB01

	// Set pin direction to input
	gpio_set_pin_direction(HAL_SENSOR_B, GPIO_DIRECTION_IN);
     c88:	2101      	movs	r1, #1
     c8a:	2021      	movs	r0, #33	; 0x21
     c8c:	4b12      	ldr	r3, [pc, #72]	; (cd8 <system_init+0x8c>)
     c8e:	4798      	blx	r3

	gpio_set_pin_pull_mode(HAL_SENSOR_B,
     c90:	2102      	movs	r1, #2
     c92:	2021      	movs	r0, #33	; 0x21
     c94:	4b12      	ldr	r3, [pc, #72]	; (ce0 <system_init+0x94>)
     c96:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_DOWN);

	gpio_set_pin_function(HAL_SENSOR_B, GPIO_PIN_FUNCTION_OFF);
     c98:	f04f 31ff 	mov.w	r1, #4294967295
     c9c:	2021      	movs	r0, #33	; 0x21
     c9e:	4b0f      	ldr	r3, [pc, #60]	; (cdc <system_init+0x90>)
     ca0:	4798      	blx	r3

	EXTERNAL_IRQ_0_init();
     ca2:	4b10      	ldr	r3, [pc, #64]	; (ce4 <system_init+0x98>)
     ca4:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
     ca6:	4b10      	ldr	r3, [pc, #64]	; (ce8 <system_init+0x9c>)
     ca8:	4798      	blx	r3

	USART_0_init();
     caa:	4b10      	ldr	r3, [pc, #64]	; (cec <system_init+0xa0>)
     cac:	4798      	blx	r3

	TIMER_0_CLOCK_init();
     cae:	4b10      	ldr	r3, [pc, #64]	; (cf0 <system_init+0xa4>)
     cb0:	4798      	blx	r3

	TIMER_0_init();
     cb2:	4b10      	ldr	r3, [pc, #64]	; (cf4 <system_init+0xa8>)
     cb4:	4798      	blx	r3

	TIMER_1_init();
     cb6:	4b10      	ldr	r3, [pc, #64]	; (cf8 <system_init+0xac>)
     cb8:	4798      	blx	r3
	TIMER_2_init();
     cba:	4b10      	ldr	r3, [pc, #64]	; (cfc <system_init+0xb0>)
     cbc:	4798      	blx	r3
	PWM_0_CLOCK_init();
     cbe:	4b10      	ldr	r3, [pc, #64]	; (d00 <system_init+0xb4>)
     cc0:	4798      	blx	r3

	PWM_0_PORT_init();
     cc2:	4b10      	ldr	r3, [pc, #64]	; (d04 <system_init+0xb8>)
     cc4:	4798      	blx	r3

	PWM_0_init();
     cc6:	4b10      	ldr	r3, [pc, #64]	; (d08 <system_init+0xbc>)
     cc8:	4798      	blx	r3
}
     cca:	bf00      	nop
     ccc:	bd80      	pop	{r7, pc}
     cce:	bf00      	nop
     cd0:	00000a25 	.word	0x00000a25
     cd4:	000009ed 	.word	0x000009ed
     cd8:	000009b5 	.word	0x000009b5
     cdc:	00000995 	.word	0x00000995
     ce0:	00000961 	.word	0x00000961
     ce4:	00000a35 	.word	0x00000a35
     ce8:	00000a8d 	.word	0x00000a8d
     cec:	00000b15 	.word	0x00000b15
     cf0:	00000b55 	.word	0x00000b55
     cf4:	00003949 	.word	0x00003949
     cf8:	00000b7d 	.word	0x00000b7d
     cfc:	00000bc5 	.word	0x00000bc5
     d00:	00000c25 	.word	0x00000c25
     d04:	00000c0d 	.word	0x00000c0d
     d08:	00002f09 	.word	0x00002f09

00000d0c <atomic_enter_critical>:

/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
     d0c:	b480      	push	{r7}
     d0e:	b085      	sub	sp, #20
     d10:	af00      	add	r7, sp, #0
     d12:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     d14:	f3ef 8310 	mrs	r3, PRIMASK
     d18:	60fb      	str	r3, [r7, #12]
  return(result);
     d1a:	68fa      	ldr	r2, [r7, #12]
	*atomic = __get_PRIMASK();
     d1c:	687b      	ldr	r3, [r7, #4]
     d1e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     d20:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     d22:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     d26:	bf00      	nop
     d28:	3714      	adds	r7, #20
     d2a:	46bd      	mov	sp, r7
     d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
     d30:	4770      	bx	lr

00000d32 <atomic_leave_critical>:

/**
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
     d32:	b480      	push	{r7}
     d34:	b085      	sub	sp, #20
     d36:	af00      	add	r7, sp, #0
     d38:	6078      	str	r0, [r7, #4]
     d3a:	f3bf 8f5f 	dmb	sy
	__DMB();
	__set_PRIMASK(*atomic);
     d3e:	687b      	ldr	r3, [r7, #4]
     d40:	681b      	ldr	r3, [r3, #0]
     d42:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     d44:	68fb      	ldr	r3, [r7, #12]
     d46:	f383 8810 	msr	PRIMASK, r3
}
     d4a:	bf00      	nop
     d4c:	3714      	adds	r7, #20
     d4e:	46bd      	mov	sp, r7
     d50:	f85d 7b04 	ldr.w	r7, [sp], #4
     d54:	4770      	bx	lr
	...

00000d58 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
     d58:	b580      	push	{r7, lr}
     d5a:	af00      	add	r7, sp, #0
	return _event_system_init();
     d5c:	4b02      	ldr	r3, [pc, #8]	; (d68 <event_system_init+0x10>)
     d5e:	4798      	blx	r3
     d60:	4603      	mov	r3, r0
}
     d62:	4618      	mov	r0, r3
     d64:	bd80      	pop	{r7, pc}
     d66:	bf00      	nop
     d68:	00001f81 	.word	0x00001f81

00000d6c <ext_irq_init>:

/**
 * \brief Initialize external irq component if any
 */
int32_t ext_irq_init(void)
{
     d6c:	b580      	push	{r7, lr}
     d6e:	b082      	sub	sp, #8
     d70:	af00      	add	r7, sp, #0
	uint16_t i;

	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
     d72:	2300      	movs	r3, #0
     d74:	80fb      	strh	r3, [r7, #6]
     d76:	e00e      	b.n	d96 <ext_irq_init+0x2a>
		ext_irqs[i].pin = 0xFFFFFFFF;
     d78:	88fb      	ldrh	r3, [r7, #6]
     d7a:	4a0c      	ldr	r2, [pc, #48]	; (dac <ext_irq_init+0x40>)
     d7c:	00db      	lsls	r3, r3, #3
     d7e:	4413      	add	r3, r2
     d80:	f04f 32ff 	mov.w	r2, #4294967295
     d84:	605a      	str	r2, [r3, #4]
		ext_irqs[i].cb  = NULL;
     d86:	88fb      	ldrh	r3, [r7, #6]
     d88:	4a08      	ldr	r2, [pc, #32]	; (dac <ext_irq_init+0x40>)
     d8a:	2100      	movs	r1, #0
     d8c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
     d90:	88fb      	ldrh	r3, [r7, #6]
     d92:	3301      	adds	r3, #1
     d94:	80fb      	strh	r3, [r7, #6]
     d96:	88fb      	ldrh	r3, [r7, #6]
     d98:	2b00      	cmp	r3, #0
     d9a:	d0ed      	beq.n	d78 <ext_irq_init+0xc>
	}

	return _ext_irq_init(process_ext_irq);
     d9c:	4804      	ldr	r0, [pc, #16]	; (db0 <ext_irq_init+0x44>)
     d9e:	4b05      	ldr	r3, [pc, #20]	; (db4 <ext_irq_init+0x48>)
     da0:	4798      	blx	r3
     da2:	4603      	mov	r3, r0
}
     da4:	4618      	mov	r0, r3
     da6:	3708      	adds	r7, #8
     da8:	46bd      	mov	sp, r7
     daa:	bd80      	pop	{r7, pc}
     dac:	200000d8 	.word	0x200000d8
     db0:	00000db9 	.word	0x00000db9
     db4:	00001cc5 	.word	0x00001cc5

00000db8 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
     db8:	b580      	push	{r7, lr}
     dba:	b084      	sub	sp, #16
     dbc:	af00      	add	r7, sp, #0
     dbe:	6078      	str	r0, [r7, #4]
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
     dc0:	2300      	movs	r3, #0
     dc2:	73fb      	strb	r3, [r7, #15]
     dc4:	2301      	movs	r3, #1
     dc6:	73bb      	strb	r3, [r7, #14]

	while (upper >= lower) {
     dc8:	e02a      	b.n	e20 <process_ext_irq+0x68>
		middle = (upper + lower) >> 1;
     dca:	7bba      	ldrb	r2, [r7, #14]
     dcc:	7bfb      	ldrb	r3, [r7, #15]
     dce:	4413      	add	r3, r2
     dd0:	105b      	asrs	r3, r3, #1
     dd2:	737b      	strb	r3, [r7, #13]
		if (middle >= EXT_IRQ_AMOUNT) {
     dd4:	7b7b      	ldrb	r3, [r7, #13]
     dd6:	2b00      	cmp	r3, #0
     dd8:	d127      	bne.n	e2a <process_ext_irq+0x72>
			return;
		}

		if (ext_irqs[middle].pin == pin) {
     dda:	7b7b      	ldrb	r3, [r7, #13]
     ddc:	4a16      	ldr	r2, [pc, #88]	; (e38 <process_ext_irq+0x80>)
     dde:	00db      	lsls	r3, r3, #3
     de0:	4413      	add	r3, r2
     de2:	685a      	ldr	r2, [r3, #4]
     de4:	687b      	ldr	r3, [r7, #4]
     de6:	429a      	cmp	r2, r3
     de8:	d10b      	bne.n	e02 <process_ext_irq+0x4a>
			if (ext_irqs[middle].cb) {
     dea:	7b7b      	ldrb	r3, [r7, #13]
     dec:	4a12      	ldr	r2, [pc, #72]	; (e38 <process_ext_irq+0x80>)
     dee:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
     df2:	2b00      	cmp	r3, #0
     df4:	d01b      	beq.n	e2e <process_ext_irq+0x76>
				ext_irqs[middle].cb();
     df6:	7b7b      	ldrb	r3, [r7, #13]
     df8:	4a0f      	ldr	r2, [pc, #60]	; (e38 <process_ext_irq+0x80>)
     dfa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
     dfe:	4798      	blx	r3
			}
			return;
     e00:	e015      	b.n	e2e <process_ext_irq+0x76>
		}

		if (ext_irqs[middle].pin < pin) {
     e02:	7b7b      	ldrb	r3, [r7, #13]
     e04:	4a0c      	ldr	r2, [pc, #48]	; (e38 <process_ext_irq+0x80>)
     e06:	00db      	lsls	r3, r3, #3
     e08:	4413      	add	r3, r2
     e0a:	685a      	ldr	r2, [r3, #4]
     e0c:	687b      	ldr	r3, [r7, #4]
     e0e:	429a      	cmp	r2, r3
     e10:	d203      	bcs.n	e1a <process_ext_irq+0x62>
			lower = middle + 1;
     e12:	7b7b      	ldrb	r3, [r7, #13]
     e14:	3301      	adds	r3, #1
     e16:	73fb      	strb	r3, [r7, #15]
     e18:	e002      	b.n	e20 <process_ext_irq+0x68>
		} else {
			upper = middle - 1;
     e1a:	7b7b      	ldrb	r3, [r7, #13]
     e1c:	3b01      	subs	r3, #1
     e1e:	73bb      	strb	r3, [r7, #14]
	while (upper >= lower) {
     e20:	7bba      	ldrb	r2, [r7, #14]
     e22:	7bfb      	ldrb	r3, [r7, #15]
     e24:	429a      	cmp	r2, r3
     e26:	d2d0      	bcs.n	dca <process_ext_irq+0x12>
     e28:	e002      	b.n	e30 <process_ext_irq+0x78>
			return;
     e2a:	bf00      	nop
     e2c:	e000      	b.n	e30 <process_ext_irq+0x78>
			return;
     e2e:	bf00      	nop
		}
	}
}
     e30:	3710      	adds	r7, #16
     e32:	46bd      	mov	sp, r7
     e34:	bd80      	pop	{r7, pc}
     e36:	bf00      	nop
     e38:	200000d8 	.word	0x200000d8

00000e3c <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     e3c:	b580      	push	{r7, lr}
     e3e:	b084      	sub	sp, #16
     e40:	af00      	add	r7, sp, #0
     e42:	60f8      	str	r0, [r7, #12]
     e44:	60b9      	str	r1, [r7, #8]
     e46:	4613      	mov	r3, r2
     e48:	80fb      	strh	r3, [r7, #6]
	ASSERT(io_descr && buf);
     e4a:	68fb      	ldr	r3, [r7, #12]
     e4c:	2b00      	cmp	r3, #0
     e4e:	d004      	beq.n	e5a <io_write+0x1e>
     e50:	68bb      	ldr	r3, [r7, #8]
     e52:	2b00      	cmp	r3, #0
     e54:	d001      	beq.n	e5a <io_write+0x1e>
     e56:	2301      	movs	r3, #1
     e58:	e000      	b.n	e5c <io_write+0x20>
     e5a:	2300      	movs	r3, #0
     e5c:	f003 0301 	and.w	r3, r3, #1
     e60:	b2db      	uxtb	r3, r3
     e62:	2234      	movs	r2, #52	; 0x34
     e64:	4907      	ldr	r1, [pc, #28]	; (e84 <io_write+0x48>)
     e66:	4618      	mov	r0, r3
     e68:	4b07      	ldr	r3, [pc, #28]	; (e88 <io_write+0x4c>)
     e6a:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     e6c:	68fb      	ldr	r3, [r7, #12]
     e6e:	681b      	ldr	r3, [r3, #0]
     e70:	88fa      	ldrh	r2, [r7, #6]
     e72:	68b9      	ldr	r1, [r7, #8]
     e74:	68f8      	ldr	r0, [r7, #12]
     e76:	4798      	blx	r3
     e78:	4603      	mov	r3, r0
}
     e7a:	4618      	mov	r0, r3
     e7c:	3710      	adds	r7, #16
     e7e:	46bd      	mov	sp, r7
     e80:	bd80      	pop	{r7, pc}
     e82:	bf00      	nop
     e84:	00005618 	.word	0x00005618
     e88:	00001629 	.word	0x00001629

00000e8c <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     e8c:	b580      	push	{r7, lr}
     e8e:	b084      	sub	sp, #16
     e90:	af00      	add	r7, sp, #0
     e92:	60f8      	str	r0, [r7, #12]
     e94:	60b9      	str	r1, [r7, #8]
     e96:	4613      	mov	r3, r2
     e98:	80fb      	strh	r3, [r7, #6]
	ASSERT(io_descr && buf);
     e9a:	68fb      	ldr	r3, [r7, #12]
     e9c:	2b00      	cmp	r3, #0
     e9e:	d004      	beq.n	eaa <io_read+0x1e>
     ea0:	68bb      	ldr	r3, [r7, #8]
     ea2:	2b00      	cmp	r3, #0
     ea4:	d001      	beq.n	eaa <io_read+0x1e>
     ea6:	2301      	movs	r3, #1
     ea8:	e000      	b.n	eac <io_read+0x20>
     eaa:	2300      	movs	r3, #0
     eac:	f003 0301 	and.w	r3, r3, #1
     eb0:	b2db      	uxtb	r3, r3
     eb2:	223d      	movs	r2, #61	; 0x3d
     eb4:	4907      	ldr	r1, [pc, #28]	; (ed4 <io_read+0x48>)
     eb6:	4618      	mov	r0, r3
     eb8:	4b07      	ldr	r3, [pc, #28]	; (ed8 <io_read+0x4c>)
     eba:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     ebc:	68fb      	ldr	r3, [r7, #12]
     ebe:	685b      	ldr	r3, [r3, #4]
     ec0:	88fa      	ldrh	r2, [r7, #6]
     ec2:	68b9      	ldr	r1, [r7, #8]
     ec4:	68f8      	ldr	r0, [r7, #12]
     ec6:	4798      	blx	r3
     ec8:	4603      	mov	r3, r0
}
     eca:	4618      	mov	r0, r3
     ecc:	3710      	adds	r7, #16
     ece:	46bd      	mov	sp, r7
     ed0:	bd80      	pop	{r7, pc}
     ed2:	bf00      	nop
     ed4:	00005618 	.word	0x00005618
     ed8:	00001629 	.word	0x00001629

00000edc <list_get_head>:
 *
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
     edc:	b480      	push	{r7}
     ede:	b083      	sub	sp, #12
     ee0:	af00      	add	r7, sp, #0
     ee2:	6078      	str	r0, [r7, #4]
	return (void *)list->head;
     ee4:	687b      	ldr	r3, [r7, #4]
     ee6:	681b      	ldr	r3, [r3, #0]
}
     ee8:	4618      	mov	r0, r3
     eea:	370c      	adds	r7, #12
     eec:	46bd      	mov	sp, r7
     eee:	f85d 7b04 	ldr.w	r7, [sp], #4
     ef2:	4770      	bx	lr

00000ef4 <list_get_next_element>:
 *
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
     ef4:	b480      	push	{r7}
     ef6:	b083      	sub	sp, #12
     ef8:	af00      	add	r7, sp, #0
     efa:	6078      	str	r0, [r7, #4]
	return element ? ((struct list_element *)element)->next : NULL;
     efc:	687b      	ldr	r3, [r7, #4]
     efe:	2b00      	cmp	r3, #0
     f00:	d002      	beq.n	f08 <list_get_next_element+0x14>
     f02:	687b      	ldr	r3, [r7, #4]
     f04:	681b      	ldr	r3, [r3, #0]
     f06:	e000      	b.n	f0a <list_get_next_element+0x16>
     f08:	2300      	movs	r3, #0
}
     f0a:	4618      	mov	r0, r3
     f0c:	370c      	adds	r7, #12
     f0e:	46bd      	mov	sp, r7
     f10:	f85d 7b04 	ldr.w	r7, [sp], #4
     f14:	4770      	bx	lr
	...

00000f18 <timer_init>:

/**
 * \brief Initialize timer
 */
int32_t timer_init(struct timer_descriptor *const descr, void *const hw, struct _timer_hpl_interface *const func)
{
     f18:	b580      	push	{r7, lr}
     f1a:	b084      	sub	sp, #16
     f1c:	af00      	add	r7, sp, #0
     f1e:	60f8      	str	r0, [r7, #12]
     f20:	60b9      	str	r1, [r7, #8]
     f22:	607a      	str	r2, [r7, #4]
	ASSERT(descr && hw);
     f24:	68fb      	ldr	r3, [r7, #12]
     f26:	2b00      	cmp	r3, #0
     f28:	d004      	beq.n	f34 <timer_init+0x1c>
     f2a:	68bb      	ldr	r3, [r7, #8]
     f2c:	2b00      	cmp	r3, #0
     f2e:	d001      	beq.n	f34 <timer_init+0x1c>
     f30:	2301      	movs	r3, #1
     f32:	e000      	b.n	f36 <timer_init+0x1e>
     f34:	2300      	movs	r3, #0
     f36:	f003 0301 	and.w	r3, r3, #1
     f3a:	b2db      	uxtb	r3, r3
     f3c:	223b      	movs	r2, #59	; 0x3b
     f3e:	490a      	ldr	r1, [pc, #40]	; (f68 <timer_init+0x50>)
     f40:	4618      	mov	r0, r3
     f42:	4b0a      	ldr	r3, [pc, #40]	; (f6c <timer_init+0x54>)
     f44:	4798      	blx	r3
	_timer_init(&descr->device, hw);
     f46:	68fb      	ldr	r3, [r7, #12]
     f48:	68b9      	ldr	r1, [r7, #8]
     f4a:	4618      	mov	r0, r3
     f4c:	4b08      	ldr	r3, [pc, #32]	; (f70 <timer_init+0x58>)
     f4e:	4798      	blx	r3
	descr->time                           = 0;
     f50:	68fb      	ldr	r3, [r7, #12]
     f52:	2200      	movs	r2, #0
     f54:	611a      	str	r2, [r3, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
     f56:	68fb      	ldr	r3, [r7, #12]
     f58:	4a06      	ldr	r2, [pc, #24]	; (f74 <timer_init+0x5c>)
     f5a:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
     f5c:	2300      	movs	r3, #0
}
     f5e:	4618      	mov	r0, r3
     f60:	3710      	adds	r7, #16
     f62:	46bd      	mov	sp, r7
     f64:	bd80      	pop	{r7, pc}
     f66:	bf00      	nop
     f68:	0000562c 	.word	0x0000562c
     f6c:	00001629 	.word	0x00001629
     f70:	000032e5 	.word	0x000032e5
     f74:	00001175 	.word	0x00001175

00000f78 <timer_start>:

/**
 * \brief Start timer
 */
int32_t timer_start(struct timer_descriptor *const descr)
{
     f78:	b580      	push	{r7, lr}
     f7a:	b082      	sub	sp, #8
     f7c:	af00      	add	r7, sp, #0
     f7e:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
     f80:	687b      	ldr	r3, [r7, #4]
     f82:	2b00      	cmp	r3, #0
     f84:	bf14      	ite	ne
     f86:	2301      	movne	r3, #1
     f88:	2300      	moveq	r3, #0
     f8a:	b2db      	uxtb	r3, r3
     f8c:	2253      	movs	r2, #83	; 0x53
     f8e:	490b      	ldr	r1, [pc, #44]	; (fbc <timer_start+0x44>)
     f90:	4618      	mov	r0, r3
     f92:	4b0b      	ldr	r3, [pc, #44]	; (fc0 <timer_start+0x48>)
     f94:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
     f96:	687b      	ldr	r3, [r7, #4]
     f98:	4618      	mov	r0, r3
     f9a:	4b0a      	ldr	r3, [pc, #40]	; (fc4 <timer_start+0x4c>)
     f9c:	4798      	blx	r3
     f9e:	4603      	mov	r3, r0
     fa0:	2b00      	cmp	r3, #0
     fa2:	d002      	beq.n	faa <timer_start+0x32>
		return ERR_DENIED;
     fa4:	f06f 0310 	mvn.w	r3, #16
     fa8:	e004      	b.n	fb4 <timer_start+0x3c>
	}
	_timer_start(&descr->device);
     faa:	687b      	ldr	r3, [r7, #4]
     fac:	4618      	mov	r0, r3
     fae:	4b06      	ldr	r3, [pc, #24]	; (fc8 <timer_start+0x50>)
     fb0:	4798      	blx	r3

	return ERR_NONE;
     fb2:	2300      	movs	r3, #0
}
     fb4:	4618      	mov	r0, r3
     fb6:	3708      	adds	r7, #8
     fb8:	46bd      	mov	sp, r7
     fba:	bd80      	pop	{r7, pc}
     fbc:	0000562c 	.word	0x0000562c
     fc0:	00001629 	.word	0x00001629
     fc4:	000035b5 	.word	0x000035b5
     fc8:	00003595 	.word	0x00003595

00000fcc <timer_add_task>:

/**
 * \brief Add timer task
 */
int32_t timer_add_task(struct timer_descriptor *const descr, struct timer_task *const task)
{
     fcc:	b580      	push	{r7, lr}
     fce:	b084      	sub	sp, #16
     fd0:	af00      	add	r7, sp, #0
     fd2:	6078      	str	r0, [r7, #4]
     fd4:	6039      	str	r1, [r7, #0]
	ASSERT(descr && task);
     fd6:	687b      	ldr	r3, [r7, #4]
     fd8:	2b00      	cmp	r3, #0
     fda:	d004      	beq.n	fe6 <timer_add_task+0x1a>
     fdc:	683b      	ldr	r3, [r7, #0]
     fde:	2b00      	cmp	r3, #0
     fe0:	d001      	beq.n	fe6 <timer_add_task+0x1a>
     fe2:	2301      	movs	r3, #1
     fe4:	e000      	b.n	fe8 <timer_add_task+0x1c>
     fe6:	2300      	movs	r3, #0
     fe8:	f003 0301 	and.w	r3, r3, #1
     fec:	b2db      	uxtb	r3, r3
     fee:	227a      	movs	r2, #122	; 0x7a
     ff0:	492d      	ldr	r1, [pc, #180]	; (10a8 <timer_add_task+0xdc>)
     ff2:	4618      	mov	r0, r3
     ff4:	4b2d      	ldr	r3, [pc, #180]	; (10ac <timer_add_task+0xe0>)
     ff6:	4798      	blx	r3

	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
     ff8:	687b      	ldr	r3, [r7, #4]
     ffa:	7e1b      	ldrb	r3, [r3, #24]
     ffc:	b2db      	uxtb	r3, r3
     ffe:	f043 0301 	orr.w	r3, r3, #1
    1002:	b2da      	uxtb	r2, r3
    1004:	687b      	ldr	r3, [r7, #4]
    1006:	761a      	strb	r2, [r3, #24]
	if (is_list_element(&descr->tasks, task)) {
    1008:	687b      	ldr	r3, [r7, #4]
    100a:	3314      	adds	r3, #20
    100c:	6839      	ldr	r1, [r7, #0]
    100e:	4618      	mov	r0, r3
    1010:	4b27      	ldr	r3, [pc, #156]	; (10b0 <timer_add_task+0xe4>)
    1012:	4798      	blx	r3
    1014:	4603      	mov	r3, r0
    1016:	2b00      	cmp	r3, #0
    1018:	d00f      	beq.n	103a <timer_add_task+0x6e>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    101a:	687b      	ldr	r3, [r7, #4]
    101c:	7e1b      	ldrb	r3, [r3, #24]
    101e:	b2db      	uxtb	r3, r3
    1020:	f023 0301 	bic.w	r3, r3, #1
    1024:	b2da      	uxtb	r2, r3
    1026:	687b      	ldr	r3, [r7, #4]
    1028:	761a      	strb	r2, [r3, #24]
		ASSERT(false);
    102a:	227f      	movs	r2, #127	; 0x7f
    102c:	491e      	ldr	r1, [pc, #120]	; (10a8 <timer_add_task+0xdc>)
    102e:	2000      	movs	r0, #0
    1030:	4b1e      	ldr	r3, [pc, #120]	; (10ac <timer_add_task+0xe0>)
    1032:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    1034:	f06f 0311 	mvn.w	r3, #17
    1038:	e032      	b.n	10a0 <timer_add_task+0xd4>
	}
	task->time_label = descr->time;
    103a:	687b      	ldr	r3, [r7, #4]
    103c:	691a      	ldr	r2, [r3, #16]
    103e:	683b      	ldr	r3, [r7, #0]
    1040:	605a      	str	r2, [r3, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    1042:	687b      	ldr	r3, [r7, #4]
    1044:	f103 0014 	add.w	r0, r3, #20
    1048:	687b      	ldr	r3, [r7, #4]
    104a:	691b      	ldr	r3, [r3, #16]
    104c:	461a      	mov	r2, r3
    104e:	6839      	ldr	r1, [r7, #0]
    1050:	4b18      	ldr	r3, [pc, #96]	; (10b4 <timer_add_task+0xe8>)
    1052:	4798      	blx	r3

	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    1054:	687b      	ldr	r3, [r7, #4]
    1056:	7e1b      	ldrb	r3, [r3, #24]
    1058:	b2db      	uxtb	r3, r3
    105a:	f023 0301 	bic.w	r3, r3, #1
    105e:	b2da      	uxtb	r2, r3
    1060:	687b      	ldr	r3, [r7, #4]
    1062:	761a      	strb	r2, [r3, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    1064:	687b      	ldr	r3, [r7, #4]
    1066:	7e1b      	ldrb	r3, [r3, #24]
    1068:	b2db      	uxtb	r3, r3
    106a:	f003 0302 	and.w	r3, r3, #2
    106e:	2b00      	cmp	r3, #0
    1070:	d015      	beq.n	109e <timer_add_task+0xd2>
		CRITICAL_SECTION_ENTER()
    1072:	f107 030c 	add.w	r3, r7, #12
    1076:	4618      	mov	r0, r3
    1078:	4b0f      	ldr	r3, [pc, #60]	; (10b8 <timer_add_task+0xec>)
    107a:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    107c:	687b      	ldr	r3, [r7, #4]
    107e:	7e1b      	ldrb	r3, [r3, #24]
    1080:	b2db      	uxtb	r3, r3
    1082:	f023 0302 	bic.w	r3, r3, #2
    1086:	b2da      	uxtb	r2, r3
    1088:	687b      	ldr	r3, [r7, #4]
    108a:	761a      	strb	r2, [r3, #24]
		_timer_set_irq(&descr->device);
    108c:	687b      	ldr	r3, [r7, #4]
    108e:	4618      	mov	r0, r3
    1090:	4b0a      	ldr	r3, [pc, #40]	; (10bc <timer_add_task+0xf0>)
    1092:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    1094:	f107 030c 	add.w	r3, r7, #12
    1098:	4618      	mov	r0, r3
    109a:	4b09      	ldr	r3, [pc, #36]	; (10c0 <timer_add_task+0xf4>)
    109c:	4798      	blx	r3
	}

	return ERR_NONE;
    109e:	2300      	movs	r3, #0
}
    10a0:	4618      	mov	r0, r3
    10a2:	3710      	adds	r7, #16
    10a4:	46bd      	mov	sp, r7
    10a6:	bd80      	pop	{r7, pc}
    10a8:	0000562c 	.word	0x0000562c
    10ac:	00001629 	.word	0x00001629
    10b0:	00001651 	.word	0x00001651
    10b4:	000010c5 	.word	0x000010c5
    10b8:	00000d0d 	.word	0x00000d0d
    10bc:	000035e5 	.word	0x000035e5
    10c0:	00000d33 	.word	0x00000d33

000010c4 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    10c4:	b580      	push	{r7, lr}
    10c6:	b088      	sub	sp, #32
    10c8:	af00      	add	r7, sp, #0
    10ca:	60f8      	str	r0, [r7, #12]
    10cc:	60b9      	str	r1, [r7, #8]
    10ce:	607a      	str	r2, [r7, #4]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);
    10d0:	2300      	movs	r3, #0
    10d2:	61bb      	str	r3, [r7, #24]
    10d4:	68f8      	ldr	r0, [r7, #12]
    10d6:	4b23      	ldr	r3, [pc, #140]	; (1164 <timer_add_timer_task+0xa0>)
    10d8:	4798      	blx	r3
    10da:	6138      	str	r0, [r7, #16]

	if (!head) {
    10dc:	693b      	ldr	r3, [r7, #16]
    10de:	2b00      	cmp	r3, #0
    10e0:	d104      	bne.n	10ec <timer_add_timer_task+0x28>
		list_insert_as_head(list, new_task);
    10e2:	68b9      	ldr	r1, [r7, #8]
    10e4:	68f8      	ldr	r0, [r7, #12]
    10e6:	4b20      	ldr	r3, [pc, #128]	; (1168 <timer_add_timer_task+0xa4>)
    10e8:	4798      	blx	r3
		return;
    10ea:	e037      	b.n	115c <timer_add_timer_task+0x98>
	}

	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    10ec:	693b      	ldr	r3, [r7, #16]
    10ee:	61fb      	str	r3, [r7, #28]
    10f0:	e022      	b.n	1138 <timer_add_timer_task+0x74>
		uint32_t time_left;

		if (it->time_label <= time) {
    10f2:	69fb      	ldr	r3, [r7, #28]
    10f4:	685a      	ldr	r2, [r3, #4]
    10f6:	687b      	ldr	r3, [r7, #4]
    10f8:	429a      	cmp	r2, r3
    10fa:	d808      	bhi.n	110e <timer_add_timer_task+0x4a>
			time_left = it->interval - (time - it->time_label);
    10fc:	69fb      	ldr	r3, [r7, #28]
    10fe:	689a      	ldr	r2, [r3, #8]
    1100:	69fb      	ldr	r3, [r7, #28]
    1102:	6859      	ldr	r1, [r3, #4]
    1104:	687b      	ldr	r3, [r7, #4]
    1106:	1acb      	subs	r3, r1, r3
    1108:	4413      	add	r3, r2
    110a:	617b      	str	r3, [r7, #20]
    110c:	e009      	b.n	1122 <timer_add_timer_task+0x5e>
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    110e:	69fb      	ldr	r3, [r7, #28]
    1110:	689a      	ldr	r2, [r3, #8]
    1112:	69fb      	ldr	r3, [r7, #28]
    1114:	685b      	ldr	r3, [r3, #4]
    1116:	441a      	add	r2, r3
    1118:	687b      	ldr	r3, [r7, #4]
    111a:	425b      	negs	r3, r3
    111c:	4413      	add	r3, r2
    111e:	3301      	adds	r3, #1
    1120:	617b      	str	r3, [r7, #20]
		}
		if (time_left >= new_task->interval)
    1122:	68bb      	ldr	r3, [r7, #8]
    1124:	689a      	ldr	r2, [r3, #8]
    1126:	697b      	ldr	r3, [r7, #20]
    1128:	429a      	cmp	r2, r3
    112a:	d909      	bls.n	1140 <timer_add_timer_task+0x7c>
			break;
		prev = it;
    112c:	69fb      	ldr	r3, [r7, #28]
    112e:	61bb      	str	r3, [r7, #24]
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1130:	69f8      	ldr	r0, [r7, #28]
    1132:	4b0e      	ldr	r3, [pc, #56]	; (116c <timer_add_timer_task+0xa8>)
    1134:	4798      	blx	r3
    1136:	61f8      	str	r0, [r7, #28]
    1138:	69fb      	ldr	r3, [r7, #28]
    113a:	2b00      	cmp	r3, #0
    113c:	d1d9      	bne.n	10f2 <timer_add_timer_task+0x2e>
    113e:	e000      	b.n	1142 <timer_add_timer_task+0x7e>
			break;
    1140:	bf00      	nop
	}

	if (it == head) {
    1142:	69fa      	ldr	r2, [r7, #28]
    1144:	693b      	ldr	r3, [r7, #16]
    1146:	429a      	cmp	r2, r3
    1148:	d104      	bne.n	1154 <timer_add_timer_task+0x90>
		list_insert_as_head(list, new_task);
    114a:	68b9      	ldr	r1, [r7, #8]
    114c:	68f8      	ldr	r0, [r7, #12]
    114e:	4b06      	ldr	r3, [pc, #24]	; (1168 <timer_add_timer_task+0xa4>)
    1150:	4798      	blx	r3
    1152:	e003      	b.n	115c <timer_add_timer_task+0x98>
	} else {
		list_insert_after(prev, new_task);
    1154:	68b9      	ldr	r1, [r7, #8]
    1156:	69b8      	ldr	r0, [r7, #24]
    1158:	4b05      	ldr	r3, [pc, #20]	; (1170 <timer_add_timer_task+0xac>)
    115a:	4798      	blx	r3
	}
}
    115c:	3720      	adds	r7, #32
    115e:	46bd      	mov	sp, r7
    1160:	bd80      	pop	{r7, pc}
    1162:	bf00      	nop
    1164:	00000edd 	.word	0x00000edd
    1168:	00001689 	.word	0x00001689
    116c:	00000ef5 	.word	0x00000ef5
    1170:	000016e1 	.word	0x000016e1

00001174 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    1174:	b580      	push	{r7, lr}
    1176:	b086      	sub	sp, #24
    1178:	af00      	add	r7, sp, #0
    117a:	6078      	str	r0, [r7, #4]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
    117c:	687b      	ldr	r3, [r7, #4]
    117e:	613b      	str	r3, [r7, #16]
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
    1180:	693b      	ldr	r3, [r7, #16]
    1182:	3314      	adds	r3, #20
    1184:	4618      	mov	r0, r3
    1186:	4b27      	ldr	r3, [pc, #156]	; (1224 <timer_process_counted+0xb0>)
    1188:	4798      	blx	r3
    118a:	6178      	str	r0, [r7, #20]
	uint32_t                 time  = ++timer->time;
    118c:	693b      	ldr	r3, [r7, #16]
    118e:	691b      	ldr	r3, [r3, #16]
    1190:	1c5a      	adds	r2, r3, #1
    1192:	693b      	ldr	r3, [r7, #16]
    1194:	611a      	str	r2, [r3, #16]
    1196:	693b      	ldr	r3, [r7, #16]
    1198:	691b      	ldr	r3, [r3, #16]
    119a:	60fb      	str	r3, [r7, #12]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    119c:	693b      	ldr	r3, [r7, #16]
    119e:	7e1b      	ldrb	r3, [r3, #24]
    11a0:	b2db      	uxtb	r3, r3
    11a2:	f003 0301 	and.w	r3, r3, #1
    11a6:	2b00      	cmp	r3, #0
    11a8:	d106      	bne.n	11b8 <timer_process_counted+0x44>
    11aa:	693b      	ldr	r3, [r7, #16]
    11ac:	7e1b      	ldrb	r3, [r3, #24]
    11ae:	b2db      	uxtb	r3, r3
    11b0:	f003 0302 	and.w	r3, r3, #2
    11b4:	2b00      	cmp	r3, #0
    11b6:	d027      	beq.n	1208 <timer_process_counted+0x94>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    11b8:	693b      	ldr	r3, [r7, #16]
    11ba:	7e1b      	ldrb	r3, [r3, #24]
    11bc:	b2db      	uxtb	r3, r3
    11be:	f043 0302 	orr.w	r3, r3, #2
    11c2:	b2da      	uxtb	r2, r3
    11c4:	693b      	ldr	r3, [r7, #16]
    11c6:	761a      	strb	r2, [r3, #24]
		return;
    11c8:	e029      	b.n	121e <timer_process_counted+0xaa>
	}

	while (it && ((time - it->time_label) >= it->interval)) {
		struct timer_task *tmp = it;
    11ca:	697b      	ldr	r3, [r7, #20]
    11cc:	60bb      	str	r3, [r7, #8]

		list_remove_head(&timer->tasks);
    11ce:	693b      	ldr	r3, [r7, #16]
    11d0:	3314      	adds	r3, #20
    11d2:	4618      	mov	r0, r3
    11d4:	4b14      	ldr	r3, [pc, #80]	; (1228 <timer_process_counted+0xb4>)
    11d6:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    11d8:	68bb      	ldr	r3, [r7, #8]
    11da:	7c1b      	ldrb	r3, [r3, #16]
    11dc:	2b01      	cmp	r3, #1
    11de:	d109      	bne.n	11f4 <timer_process_counted+0x80>
			tmp->time_label = time;
    11e0:	68bb      	ldr	r3, [r7, #8]
    11e2:	68fa      	ldr	r2, [r7, #12]
    11e4:	605a      	str	r2, [r3, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    11e6:	693b      	ldr	r3, [r7, #16]
    11e8:	3314      	adds	r3, #20
    11ea:	68fa      	ldr	r2, [r7, #12]
    11ec:	68b9      	ldr	r1, [r7, #8]
    11ee:	4618      	mov	r0, r3
    11f0:	4b0e      	ldr	r3, [pc, #56]	; (122c <timer_process_counted+0xb8>)
    11f2:	4798      	blx	r3
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);
    11f4:	693b      	ldr	r3, [r7, #16]
    11f6:	3314      	adds	r3, #20
    11f8:	4618      	mov	r0, r3
    11fa:	4b0a      	ldr	r3, [pc, #40]	; (1224 <timer_process_counted+0xb0>)
    11fc:	4798      	blx	r3
    11fe:	6178      	str	r0, [r7, #20]

		tmp->cb(tmp);
    1200:	68bb      	ldr	r3, [r7, #8]
    1202:	68db      	ldr	r3, [r3, #12]
    1204:	68b8      	ldr	r0, [r7, #8]
    1206:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    1208:	697b      	ldr	r3, [r7, #20]
    120a:	2b00      	cmp	r3, #0
    120c:	d007      	beq.n	121e <timer_process_counted+0xaa>
    120e:	697b      	ldr	r3, [r7, #20]
    1210:	685b      	ldr	r3, [r3, #4]
    1212:	68fa      	ldr	r2, [r7, #12]
    1214:	1ad2      	subs	r2, r2, r3
    1216:	697b      	ldr	r3, [r7, #20]
    1218:	689b      	ldr	r3, [r3, #8]
    121a:	429a      	cmp	r2, r3
    121c:	d2d5      	bcs.n	11ca <timer_process_counted+0x56>
	}
}
    121e:	3718      	adds	r7, #24
    1220:	46bd      	mov	sp, r7
    1222:	bd80      	pop	{r7, pc}
    1224:	00000edd 	.word	0x00000edd
    1228:	00001705 	.word	0x00001705
    122c:	000010c5 	.word	0x000010c5

00001230 <usart_async_init>:
/**
 * \brief Initialize usart interface
 */
int32_t usart_async_init(struct usart_async_descriptor *const descr, void *const hw, uint8_t *rx_buffer,
                         uint16_t rx_buffer_length, void *const func)
{
    1230:	b580      	push	{r7, lr}
    1232:	b086      	sub	sp, #24
    1234:	af00      	add	r7, sp, #0
    1236:	60f8      	str	r0, [r7, #12]
    1238:	60b9      	str	r1, [r7, #8]
    123a:	607a      	str	r2, [r7, #4]
    123c:	807b      	strh	r3, [r7, #2]
	int32_t init_status;
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    123e:	68fb      	ldr	r3, [r7, #12]
    1240:	2b00      	cmp	r3, #0
    1242:	d00a      	beq.n	125a <usart_async_init+0x2a>
    1244:	68bb      	ldr	r3, [r7, #8]
    1246:	2b00      	cmp	r3, #0
    1248:	d007      	beq.n	125a <usart_async_init+0x2a>
    124a:	687b      	ldr	r3, [r7, #4]
    124c:	2b00      	cmp	r3, #0
    124e:	d004      	beq.n	125a <usart_async_init+0x2a>
    1250:	887b      	ldrh	r3, [r7, #2]
    1252:	2b00      	cmp	r3, #0
    1254:	d001      	beq.n	125a <usart_async_init+0x2a>
    1256:	2301      	movs	r3, #1
    1258:	e000      	b.n	125c <usart_async_init+0x2c>
    125a:	2300      	movs	r3, #0
    125c:	f003 0301 	and.w	r3, r3, #1
    1260:	b2db      	uxtb	r3, r3
    1262:	223a      	movs	r2, #58	; 0x3a
    1264:	4919      	ldr	r1, [pc, #100]	; (12cc <usart_async_init+0x9c>)
    1266:	4618      	mov	r0, r3
    1268:	4b19      	ldr	r3, [pc, #100]	; (12d0 <usart_async_init+0xa0>)
    126a:	4798      	blx	r3

	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    126c:	68fb      	ldr	r3, [r7, #12]
    126e:	3334      	adds	r3, #52	; 0x34
    1270:	887a      	ldrh	r2, [r7, #2]
    1272:	6879      	ldr	r1, [r7, #4]
    1274:	4618      	mov	r0, r3
    1276:	4b17      	ldr	r3, [pc, #92]	; (12d4 <usart_async_init+0xa4>)
    1278:	4798      	blx	r3
    127a:	4603      	mov	r3, r0
    127c:	2b00      	cmp	r3, #0
    127e:	d002      	beq.n	1286 <usart_async_init+0x56>
		return ERR_INVALID_ARG;
    1280:	f06f 030c 	mvn.w	r3, #12
    1284:	e01e      	b.n	12c4 <usart_async_init+0x94>
	}
	init_status = _usart_async_init(&descr->device, hw);
    1286:	68fb      	ldr	r3, [r7, #12]
    1288:	3308      	adds	r3, #8
    128a:	68b9      	ldr	r1, [r7, #8]
    128c:	4618      	mov	r0, r3
    128e:	4b12      	ldr	r3, [pc, #72]	; (12d8 <usart_async_init+0xa8>)
    1290:	4798      	blx	r3
    1292:	6178      	str	r0, [r7, #20]
	if (init_status) {
    1294:	697b      	ldr	r3, [r7, #20]
    1296:	2b00      	cmp	r3, #0
    1298:	d001      	beq.n	129e <usart_async_init+0x6e>
		return init_status;
    129a:	697b      	ldr	r3, [r7, #20]
    129c:	e012      	b.n	12c4 <usart_async_init+0x94>
	}

	descr->io.read  = usart_async_read;
    129e:	68fb      	ldr	r3, [r7, #12]
    12a0:	4a0e      	ldr	r2, [pc, #56]	; (12dc <usart_async_init+0xac>)
    12a2:	605a      	str	r2, [r3, #4]
	descr->io.write = usart_async_write;
    12a4:	68fb      	ldr	r3, [r7, #12]
    12a6:	4a0e      	ldr	r2, [pc, #56]	; (12e0 <usart_async_init+0xb0>)
    12a8:	601a      	str	r2, [r3, #0]

	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    12aa:	68fb      	ldr	r3, [r7, #12]
    12ac:	4a0d      	ldr	r2, [pc, #52]	; (12e4 <usart_async_init+0xb4>)
    12ae:	609a      	str	r2, [r3, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    12b0:	68fb      	ldr	r3, [r7, #12]
    12b2:	4a0d      	ldr	r2, [pc, #52]	; (12e8 <usart_async_init+0xb8>)
    12b4:	60da      	str	r2, [r3, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    12b6:	68fb      	ldr	r3, [r7, #12]
    12b8:	4a0c      	ldr	r2, [pc, #48]	; (12ec <usart_async_init+0xbc>)
    12ba:	611a      	str	r2, [r3, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    12bc:	68fb      	ldr	r3, [r7, #12]
    12be:	4a0c      	ldr	r2, [pc, #48]	; (12f0 <usart_async_init+0xc0>)
    12c0:	615a      	str	r2, [r3, #20]

	return ERR_NONE;
    12c2:	2300      	movs	r3, #0
}
    12c4:	4618      	mov	r0, r3
    12c6:	3718      	adds	r7, #24
    12c8:	46bd      	mov	sp, r7
    12ca:	bd80      	pop	{r7, pc}
    12cc:	00005644 	.word	0x00005644
    12d0:	00001629 	.word	0x00001629
    12d4:	00001739 	.word	0x00001739
    12d8:	000027c9 	.word	0x000027c9
    12dc:	00001479 	.word	0x00001479
    12e0:	000013e9 	.word	0x000013e9
    12e4:	00001529 	.word	0x00001529
    12e8:	000015c1 	.word	0x000015c1
    12ec:	00001595 	.word	0x00001595
    12f0:	000015fd 	.word	0x000015fd

000012f4 <usart_async_enable>:

/**
 * \brief Enable usart interface
 */
int32_t usart_async_enable(struct usart_async_descriptor *const descr)
{
    12f4:	b580      	push	{r7, lr}
    12f6:	b082      	sub	sp, #8
    12f8:	af00      	add	r7, sp, #0
    12fa:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
    12fc:	687b      	ldr	r3, [r7, #4]
    12fe:	2b00      	cmp	r3, #0
    1300:	bf14      	ite	ne
    1302:	2301      	movne	r3, #1
    1304:	2300      	moveq	r3, #0
    1306:	b2db      	uxtb	r3, r3
    1308:	2261      	movs	r2, #97	; 0x61
    130a:	4907      	ldr	r1, [pc, #28]	; (1328 <usart_async_enable+0x34>)
    130c:	4618      	mov	r0, r3
    130e:	4b07      	ldr	r3, [pc, #28]	; (132c <usart_async_enable+0x38>)
    1310:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    1312:	687b      	ldr	r3, [r7, #4]
    1314:	3308      	adds	r3, #8
    1316:	4618      	mov	r0, r3
    1318:	4b05      	ldr	r3, [pc, #20]	; (1330 <usart_async_enable+0x3c>)
    131a:	4798      	blx	r3

	return ERR_NONE;
    131c:	2300      	movs	r3, #0
}
    131e:	4618      	mov	r0, r3
    1320:	3708      	adds	r7, #8
    1322:	46bd      	mov	sp, r7
    1324:	bd80      	pop	{r7, pc}
    1326:	bf00      	nop
    1328:	00005644 	.word	0x00005644
    132c:	00001629 	.word	0x00001629
    1330:	00002875 	.word	0x00002875

00001334 <usart_async_register_callback>:
/**
 * \brief Register usart callback
 */
int32_t usart_async_register_callback(struct usart_async_descriptor *const descr,
                                      const enum usart_async_callback_type type, usart_cb_t cb)
{
    1334:	b580      	push	{r7, lr}
    1336:	b084      	sub	sp, #16
    1338:	af00      	add	r7, sp, #0
    133a:	60f8      	str	r0, [r7, #12]
    133c:	460b      	mov	r3, r1
    133e:	607a      	str	r2, [r7, #4]
    1340:	72fb      	strb	r3, [r7, #11]
	ASSERT(descr);
    1342:	68fb      	ldr	r3, [r7, #12]
    1344:	2b00      	cmp	r3, #0
    1346:	bf14      	ite	ne
    1348:	2301      	movne	r3, #1
    134a:	2300      	moveq	r3, #0
    134c:	b2db      	uxtb	r3, r3
    134e:	2283      	movs	r2, #131	; 0x83
    1350:	4922      	ldr	r1, [pc, #136]	; (13dc <usart_async_register_callback+0xa8>)
    1352:	4618      	mov	r0, r3
    1354:	4b22      	ldr	r3, [pc, #136]	; (13e0 <usart_async_register_callback+0xac>)
    1356:	4798      	blx	r3

	switch (type) {
    1358:	7afb      	ldrb	r3, [r7, #11]
    135a:	2b01      	cmp	r3, #1
    135c:	d014      	beq.n	1388 <usart_async_register_callback+0x54>
    135e:	2b02      	cmp	r3, #2
    1360:	d023      	beq.n	13aa <usart_async_register_callback+0x76>
    1362:	2b00      	cmp	r3, #0
    1364:	d132      	bne.n	13cc <usart_async_register_callback+0x98>
	case USART_ASYNC_RXC_CB:
		descr->usart_cb.rx_done = cb;
    1366:	68fb      	ldr	r3, [r7, #12]
    1368:	687a      	ldr	r2, [r7, #4]
    136a:	629a      	str	r2, [r3, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    136c:	68fb      	ldr	r3, [r7, #12]
    136e:	f103 0008 	add.w	r0, r3, #8
    1372:	687b      	ldr	r3, [r7, #4]
    1374:	2b00      	cmp	r3, #0
    1376:	bf14      	ite	ne
    1378:	2301      	movne	r3, #1
    137a:	2300      	moveq	r3, #0
    137c:	b2db      	uxtb	r3, r3
    137e:	461a      	mov	r2, r3
    1380:	2101      	movs	r1, #1
    1382:	4b18      	ldr	r3, [pc, #96]	; (13e4 <usart_async_register_callback+0xb0>)
    1384:	4798      	blx	r3
		break;
    1386:	e024      	b.n	13d2 <usart_async_register_callback+0x9e>
	case USART_ASYNC_TXC_CB:
		descr->usart_cb.tx_done = cb;
    1388:	68fb      	ldr	r3, [r7, #12]
    138a:	687a      	ldr	r2, [r7, #4]
    138c:	625a      	str	r2, [r3, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    138e:	68fb      	ldr	r3, [r7, #12]
    1390:	f103 0008 	add.w	r0, r3, #8
    1394:	687b      	ldr	r3, [r7, #4]
    1396:	2b00      	cmp	r3, #0
    1398:	bf14      	ite	ne
    139a:	2301      	movne	r3, #1
    139c:	2300      	moveq	r3, #0
    139e:	b2db      	uxtb	r3, r3
    13a0:	461a      	mov	r2, r3
    13a2:	2102      	movs	r1, #2
    13a4:	4b0f      	ldr	r3, [pc, #60]	; (13e4 <usart_async_register_callback+0xb0>)
    13a6:	4798      	blx	r3
		break;
    13a8:	e013      	b.n	13d2 <usart_async_register_callback+0x9e>
	case USART_ASYNC_ERROR_CB:
		descr->usart_cb.error = cb;
    13aa:	68fb      	ldr	r3, [r7, #12]
    13ac:	687a      	ldr	r2, [r7, #4]
    13ae:	62da      	str	r2, [r3, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    13b0:	68fb      	ldr	r3, [r7, #12]
    13b2:	f103 0008 	add.w	r0, r3, #8
    13b6:	687b      	ldr	r3, [r7, #4]
    13b8:	2b00      	cmp	r3, #0
    13ba:	bf14      	ite	ne
    13bc:	2301      	movne	r3, #1
    13be:	2300      	moveq	r3, #0
    13c0:	b2db      	uxtb	r3, r3
    13c2:	461a      	mov	r2, r3
    13c4:	2103      	movs	r1, #3
    13c6:	4b07      	ldr	r3, [pc, #28]	; (13e4 <usart_async_register_callback+0xb0>)
    13c8:	4798      	blx	r3
		break;
    13ca:	e002      	b.n	13d2 <usart_async_register_callback+0x9e>
	default:
		return ERR_INVALID_ARG;
    13cc:	f06f 030c 	mvn.w	r3, #12
    13d0:	e000      	b.n	13d4 <usart_async_register_callback+0xa0>
	}

	return ERR_NONE;
    13d2:	2300      	movs	r3, #0
}
    13d4:	4618      	mov	r0, r3
    13d6:	3710      	adds	r7, #16
    13d8:	46bd      	mov	sp, r7
    13da:	bd80      	pop	{r7, pc}
    13dc:	00005644 	.word	0x00005644
    13e0:	00001629 	.word	0x00001629
    13e4:	00002959 	.word	0x00002959

000013e8 <usart_async_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_async_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    13e8:	b580      	push	{r7, lr}
    13ea:	b086      	sub	sp, #24
    13ec:	af00      	add	r7, sp, #0
    13ee:	60f8      	str	r0, [r7, #12]
    13f0:	60b9      	str	r1, [r7, #8]
    13f2:	4613      	mov	r3, r2
    13f4:	80fb      	strh	r3, [r7, #6]
	struct usart_async_descriptor *descr = CONTAINER_OF(io_descr, struct usart_async_descriptor, io);
    13f6:	68fb      	ldr	r3, [r7, #12]
    13f8:	617b      	str	r3, [r7, #20]

	ASSERT(descr && buf && length);
    13fa:	697b      	ldr	r3, [r7, #20]
    13fc:	2b00      	cmp	r3, #0
    13fe:	d007      	beq.n	1410 <usart_async_write+0x28>
    1400:	68bb      	ldr	r3, [r7, #8]
    1402:	2b00      	cmp	r3, #0
    1404:	d004      	beq.n	1410 <usart_async_write+0x28>
    1406:	88fb      	ldrh	r3, [r7, #6]
    1408:	2b00      	cmp	r3, #0
    140a:	d001      	beq.n	1410 <usart_async_write+0x28>
    140c:	2301      	movs	r3, #1
    140e:	e000      	b.n	1412 <usart_async_write+0x2a>
    1410:	2300      	movs	r3, #0
    1412:	f003 0301 	and.w	r3, r3, #1
    1416:	b2db      	uxtb	r3, r3
    1418:	f240 123b 	movw	r2, #315	; 0x13b
    141c:	4913      	ldr	r1, [pc, #76]	; (146c <usart_async_write+0x84>)
    141e:	4618      	mov	r0, r3
    1420:	4b13      	ldr	r3, [pc, #76]	; (1470 <usart_async_write+0x88>)
    1422:	4798      	blx	r3

	if (descr->tx_por != descr->tx_buffer_length) {
    1424:	697b      	ldr	r3, [r7, #20]
    1426:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
    142a:	697b      	ldr	r3, [r7, #20]
    142c:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
    1430:	429a      	cmp	r2, r3
    1432:	d002      	beq.n	143a <usart_async_write+0x52>
		return ERR_NO_RESOURCE;
    1434:	f06f 031b 	mvn.w	r3, #27
    1438:	e013      	b.n	1462 <usart_async_write+0x7a>
	}
	descr->tx_buffer        = (uint8_t *)buf;
    143a:	697b      	ldr	r3, [r7, #20]
    143c:	68ba      	ldr	r2, [r7, #8]
    143e:	649a      	str	r2, [r3, #72]	; 0x48
	descr->tx_buffer_length = length;
    1440:	697b      	ldr	r3, [r7, #20]
    1442:	88fa      	ldrh	r2, [r7, #6]
    1444:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	descr->tx_por           = 0;
    1448:	697b      	ldr	r3, [r7, #20]
    144a:	2200      	movs	r2, #0
    144c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    1450:	697b      	ldr	r3, [r7, #20]
    1452:	2201      	movs	r2, #1
    1454:	631a      	str	r2, [r3, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    1456:	697b      	ldr	r3, [r7, #20]
    1458:	3308      	adds	r3, #8
    145a:	4618      	mov	r0, r3
    145c:	4b05      	ldr	r3, [pc, #20]	; (1474 <usart_async_write+0x8c>)
    145e:	4798      	blx	r3

	return (int32_t)length;
    1460:	88fb      	ldrh	r3, [r7, #6]
}
    1462:	4618      	mov	r0, r3
    1464:	3718      	adds	r7, #24
    1466:	46bd      	mov	sp, r7
    1468:	bd80      	pop	{r7, pc}
    146a:	bf00      	nop
    146c:	00005644 	.word	0x00005644
    1470:	00001629 	.word	0x00001629
    1474:	000028bd 	.word	0x000028bd

00001478 <usart_async_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_async_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    1478:	b580      	push	{r7, lr}
    147a:	b088      	sub	sp, #32
    147c:	af00      	add	r7, sp, #0
    147e:	60f8      	str	r0, [r7, #12]
    1480:	60b9      	str	r1, [r7, #8]
    1482:	4613      	mov	r3, r2
    1484:	80fb      	strh	r3, [r7, #6]
	uint16_t                       was_read = 0;
    1486:	2300      	movs	r3, #0
    1488:	83fb      	strh	r3, [r7, #30]
	uint32_t                       num;
	struct usart_async_descriptor *descr = CONTAINER_OF(io_descr, struct usart_async_descriptor, io);
    148a:	68fb      	ldr	r3, [r7, #12]
    148c:	61bb      	str	r3, [r7, #24]

	ASSERT(descr && buf && length);
    148e:	69bb      	ldr	r3, [r7, #24]
    1490:	2b00      	cmp	r3, #0
    1492:	d007      	beq.n	14a4 <usart_async_read+0x2c>
    1494:	68bb      	ldr	r3, [r7, #8]
    1496:	2b00      	cmp	r3, #0
    1498:	d004      	beq.n	14a4 <usart_async_read+0x2c>
    149a:	88fb      	ldrh	r3, [r7, #6]
    149c:	2b00      	cmp	r3, #0
    149e:	d001      	beq.n	14a4 <usart_async_read+0x2c>
    14a0:	2301      	movs	r3, #1
    14a2:	e000      	b.n	14a6 <usart_async_read+0x2e>
    14a4:	2300      	movs	r3, #0
    14a6:	f003 0301 	and.w	r3, r3, #1
    14aa:	b2db      	uxtb	r3, r3
    14ac:	f44f 72ac 	mov.w	r2, #344	; 0x158
    14b0:	4917      	ldr	r1, [pc, #92]	; (1510 <usart_async_read+0x98>)
    14b2:	4618      	mov	r0, r3
    14b4:	4b17      	ldr	r3, [pc, #92]	; (1514 <usart_async_read+0x9c>)
    14b6:	4798      	blx	r3

	CRITICAL_SECTION_ENTER()
    14b8:	f107 0310 	add.w	r3, r7, #16
    14bc:	4618      	mov	r0, r3
    14be:	4b16      	ldr	r3, [pc, #88]	; (1518 <usart_async_read+0xa0>)
    14c0:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    14c2:	69bb      	ldr	r3, [r7, #24]
    14c4:	3334      	adds	r3, #52	; 0x34
    14c6:	4618      	mov	r0, r3
    14c8:	4b14      	ldr	r3, [pc, #80]	; (151c <usart_async_read+0xa4>)
    14ca:	4798      	blx	r3
    14cc:	6178      	str	r0, [r7, #20]
	CRITICAL_SECTION_LEAVE()
    14ce:	f107 0310 	add.w	r3, r7, #16
    14d2:	4618      	mov	r0, r3
    14d4:	4b12      	ldr	r3, [pc, #72]	; (1520 <usart_async_read+0xa8>)
    14d6:	4798      	blx	r3

	while ((was_read < num) && (was_read < length)) {
    14d8:	e00c      	b.n	14f4 <usart_async_read+0x7c>
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    14da:	69bb      	ldr	r3, [r7, #24]
    14dc:	f103 0234 	add.w	r2, r3, #52	; 0x34
    14e0:	8bfb      	ldrh	r3, [r7, #30]
    14e2:	1c59      	adds	r1, r3, #1
    14e4:	83f9      	strh	r1, [r7, #30]
    14e6:	4619      	mov	r1, r3
    14e8:	68bb      	ldr	r3, [r7, #8]
    14ea:	440b      	add	r3, r1
    14ec:	4619      	mov	r1, r3
    14ee:	4610      	mov	r0, r2
    14f0:	4b0c      	ldr	r3, [pc, #48]	; (1524 <usart_async_read+0xac>)
    14f2:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    14f4:	8bfa      	ldrh	r2, [r7, #30]
    14f6:	697b      	ldr	r3, [r7, #20]
    14f8:	429a      	cmp	r2, r3
    14fa:	d203      	bcs.n	1504 <usart_async_read+0x8c>
    14fc:	8bfa      	ldrh	r2, [r7, #30]
    14fe:	88fb      	ldrh	r3, [r7, #6]
    1500:	429a      	cmp	r2, r3
    1502:	d3ea      	bcc.n	14da <usart_async_read+0x62>
	}

	return (int32_t)was_read;
    1504:	8bfb      	ldrh	r3, [r7, #30]
}
    1506:	4618      	mov	r0, r3
    1508:	3720      	adds	r7, #32
    150a:	46bd      	mov	sp, r7
    150c:	bd80      	pop	{r7, pc}
    150e:	bf00      	nop
    1510:	00005644 	.word	0x00005644
    1514:	00001629 	.word	0x00001629
    1518:	00000d0d 	.word	0x00000d0d
    151c:	00001891 	.word	0x00001891
    1520:	00000d33 	.word	0x00000d33
    1524:	000017ad 	.word	0x000017ad

00001528 <usart_process_byte_sent>:
 * \brief Process "byte is sent" interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_process_byte_sent(struct _usart_async_device *device)
{
    1528:	b590      	push	{r4, r7, lr}
    152a:	b085      	sub	sp, #20
    152c:	af00      	add	r7, sp, #0
    152e:	6078      	str	r0, [r7, #4]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    1530:	687b      	ldr	r3, [r7, #4]
    1532:	3b08      	subs	r3, #8
    1534:	60fb      	str	r3, [r7, #12]
	if (descr->tx_por != descr->tx_buffer_length) {
    1536:	68fb      	ldr	r3, [r7, #12]
    1538:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
    153c:	68fb      	ldr	r3, [r7, #12]
    153e:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
    1542:	429a      	cmp	r2, r3
    1544:	d017      	beq.n	1576 <usart_process_byte_sent+0x4e>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    1546:	68fb      	ldr	r3, [r7, #12]
    1548:	f103 0008 	add.w	r0, r3, #8
    154c:	68fb      	ldr	r3, [r7, #12]
    154e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    1550:	68fb      	ldr	r3, [r7, #12]
    1552:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    1556:	1c59      	adds	r1, r3, #1
    1558:	b28c      	uxth	r4, r1
    155a:	68f9      	ldr	r1, [r7, #12]
    155c:	f8a1 4044 	strh.w	r4, [r1, #68]	; 0x44
    1560:	4413      	add	r3, r2
    1562:	781b      	ldrb	r3, [r3, #0]
    1564:	4619      	mov	r1, r3
    1566:	4b08      	ldr	r3, [pc, #32]	; (1588 <usart_process_byte_sent+0x60>)
    1568:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    156a:	68fb      	ldr	r3, [r7, #12]
    156c:	3308      	adds	r3, #8
    156e:	4618      	mov	r0, r3
    1570:	4b06      	ldr	r3, [pc, #24]	; (158c <usart_process_byte_sent+0x64>)
    1572:	4798      	blx	r3
	} else {
		_usart_async_enable_tx_done_irq(&descr->device);
	}
}
    1574:	e004      	b.n	1580 <usart_process_byte_sent+0x58>
		_usart_async_enable_tx_done_irq(&descr->device);
    1576:	68fb      	ldr	r3, [r7, #12]
    1578:	3308      	adds	r3, #8
    157a:	4618      	mov	r0, r3
    157c:	4b04      	ldr	r3, [pc, #16]	; (1590 <usart_process_byte_sent+0x68>)
    157e:	4798      	blx	r3
}
    1580:	bf00      	nop
    1582:	3714      	adds	r7, #20
    1584:	46bd      	mov	sp, r7
    1586:	bd90      	pop	{r4, r7, pc}
    1588:	00002895 	.word	0x00002895
    158c:	000028bd 	.word	0x000028bd
    1590:	000028dd 	.word	0x000028dd

00001594 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    1594:	b580      	push	{r7, lr}
    1596:	b084      	sub	sp, #16
    1598:	af00      	add	r7, sp, #0
    159a:	6078      	str	r0, [r7, #4]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    159c:	687b      	ldr	r3, [r7, #4]
    159e:	3b08      	subs	r3, #8
    15a0:	60fb      	str	r3, [r7, #12]

	descr->stat = 0;
    15a2:	68fb      	ldr	r3, [r7, #12]
    15a4:	2200      	movs	r2, #0
    15a6:	631a      	str	r2, [r3, #48]	; 0x30
	if (descr->usart_cb.tx_done) {
    15a8:	68fb      	ldr	r3, [r7, #12]
    15aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    15ac:	2b00      	cmp	r3, #0
    15ae:	d003      	beq.n	15b8 <usart_transmission_complete+0x24>
		descr->usart_cb.tx_done(descr);
    15b0:	68fb      	ldr	r3, [r7, #12]
    15b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    15b4:	68f8      	ldr	r0, [r7, #12]
    15b6:	4798      	blx	r3
	}
}
    15b8:	bf00      	nop
    15ba:	3710      	adds	r7, #16
    15bc:	46bd      	mov	sp, r7
    15be:	bd80      	pop	{r7, pc}

000015c0 <usart_fill_rx_buffer>:
 *
 * \param[in] device The pointer to device structure
 * \param[in] data Data read
 */
static void usart_fill_rx_buffer(struct _usart_async_device *device, uint8_t data)
{
    15c0:	b580      	push	{r7, lr}
    15c2:	b084      	sub	sp, #16
    15c4:	af00      	add	r7, sp, #0
    15c6:	6078      	str	r0, [r7, #4]
    15c8:	460b      	mov	r3, r1
    15ca:	70fb      	strb	r3, [r7, #3]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    15cc:	687b      	ldr	r3, [r7, #4]
    15ce:	3b08      	subs	r3, #8
    15d0:	60fb      	str	r3, [r7, #12]

	ringbuffer_put(&descr->rx, data);
    15d2:	68fb      	ldr	r3, [r7, #12]
    15d4:	3334      	adds	r3, #52	; 0x34
    15d6:	78fa      	ldrb	r2, [r7, #3]
    15d8:	4611      	mov	r1, r2
    15da:	4618      	mov	r0, r3
    15dc:	4b06      	ldr	r3, [pc, #24]	; (15f8 <usart_fill_rx_buffer+0x38>)
    15de:	4798      	blx	r3

	if (descr->usart_cb.rx_done) {
    15e0:	68fb      	ldr	r3, [r7, #12]
    15e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15e4:	2b00      	cmp	r3, #0
    15e6:	d003      	beq.n	15f0 <usart_fill_rx_buffer+0x30>
		descr->usart_cb.rx_done(descr);
    15e8:	68fb      	ldr	r3, [r7, #12]
    15ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15ec:	68f8      	ldr	r0, [r7, #12]
    15ee:	4798      	blx	r3
	}
}
    15f0:	bf00      	nop
    15f2:	3710      	adds	r7, #16
    15f4:	46bd      	mov	sp, r7
    15f6:	bd80      	pop	{r7, pc}
    15f8:	0000181d 	.word	0x0000181d

000015fc <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    15fc:	b580      	push	{r7, lr}
    15fe:	b084      	sub	sp, #16
    1600:	af00      	add	r7, sp, #0
    1602:	6078      	str	r0, [r7, #4]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    1604:	687b      	ldr	r3, [r7, #4]
    1606:	3b08      	subs	r3, #8
    1608:	60fb      	str	r3, [r7, #12]

	descr->stat = 0;
    160a:	68fb      	ldr	r3, [r7, #12]
    160c:	2200      	movs	r2, #0
    160e:	631a      	str	r2, [r3, #48]	; 0x30
	if (descr->usart_cb.error) {
    1610:	68fb      	ldr	r3, [r7, #12]
    1612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1614:	2b00      	cmp	r3, #0
    1616:	d003      	beq.n	1620 <usart_error+0x24>
		descr->usart_cb.error(descr);
    1618:	68fb      	ldr	r3, [r7, #12]
    161a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    161c:	68f8      	ldr	r0, [r7, #12]
    161e:	4798      	blx	r3
	}
}
    1620:	bf00      	nop
    1622:	3710      	adds	r7, #16
    1624:	46bd      	mov	sp, r7
    1626:	bd80      	pop	{r7, pc}

00001628 <assert>:

/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
    1628:	b480      	push	{r7}
    162a:	b085      	sub	sp, #20
    162c:	af00      	add	r7, sp, #0
    162e:	4603      	mov	r3, r0
    1630:	60b9      	str	r1, [r7, #8]
    1632:	607a      	str	r2, [r7, #4]
    1634:	73fb      	strb	r3, [r7, #15]
	if (!(condition)) {
    1636:	7bfb      	ldrb	r3, [r7, #15]
    1638:	f083 0301 	eor.w	r3, r3, #1
    163c:	b2db      	uxtb	r3, r3
    163e:	2b00      	cmp	r3, #0
    1640:	d000      	beq.n	1644 <assert+0x1c>
		__asm("BKPT #0");
    1642:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    1644:	bf00      	nop
    1646:	3714      	adds	r7, #20
    1648:	46bd      	mov	sp, r7
    164a:	f85d 7b04 	ldr.w	r7, [sp], #4
    164e:	4770      	bx	lr

00001650 <is_list_element>:

/**
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
    1650:	b480      	push	{r7}
    1652:	b085      	sub	sp, #20
    1654:	af00      	add	r7, sp, #0
    1656:	6078      	str	r0, [r7, #4]
    1658:	6039      	str	r1, [r7, #0]
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    165a:	687b      	ldr	r3, [r7, #4]
    165c:	681b      	ldr	r3, [r3, #0]
    165e:	60fb      	str	r3, [r7, #12]
    1660:	e008      	b.n	1674 <is_list_element+0x24>
		if (it == element) {
    1662:	68fa      	ldr	r2, [r7, #12]
    1664:	683b      	ldr	r3, [r7, #0]
    1666:	429a      	cmp	r2, r3
    1668:	d101      	bne.n	166e <is_list_element+0x1e>
			return true;
    166a:	2301      	movs	r3, #1
    166c:	e006      	b.n	167c <is_list_element+0x2c>
	for (it = list->head; it; it = it->next) {
    166e:	68fb      	ldr	r3, [r7, #12]
    1670:	681b      	ldr	r3, [r3, #0]
    1672:	60fb      	str	r3, [r7, #12]
    1674:	68fb      	ldr	r3, [r7, #12]
    1676:	2b00      	cmp	r3, #0
    1678:	d1f3      	bne.n	1662 <is_list_element+0x12>
		}
	}

	return false;
    167a:	2300      	movs	r3, #0
}
    167c:	4618      	mov	r0, r3
    167e:	3714      	adds	r7, #20
    1680:	46bd      	mov	sp, r7
    1682:	f85d 7b04 	ldr.w	r7, [sp], #4
    1686:	4770      	bx	lr

00001688 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    1688:	b580      	push	{r7, lr}
    168a:	b082      	sub	sp, #8
    168c:	af00      	add	r7, sp, #0
    168e:	6078      	str	r0, [r7, #4]
    1690:	6039      	str	r1, [r7, #0]
	ASSERT(!is_list_element(list, element));
    1692:	6839      	ldr	r1, [r7, #0]
    1694:	6878      	ldr	r0, [r7, #4]
    1696:	4b0f      	ldr	r3, [pc, #60]	; (16d4 <list_insert_as_head+0x4c>)
    1698:	4798      	blx	r3
    169a:	4603      	mov	r3, r0
    169c:	2b00      	cmp	r3, #0
    169e:	bf14      	ite	ne
    16a0:	2301      	movne	r3, #1
    16a2:	2300      	moveq	r3, #0
    16a4:	b2db      	uxtb	r3, r3
    16a6:	f083 0301 	eor.w	r3, r3, #1
    16aa:	b2db      	uxtb	r3, r3
    16ac:	f003 0301 	and.w	r3, r3, #1
    16b0:	b2db      	uxtb	r3, r3
    16b2:	2239      	movs	r2, #57	; 0x39
    16b4:	4908      	ldr	r1, [pc, #32]	; (16d8 <list_insert_as_head+0x50>)
    16b6:	4618      	mov	r0, r3
    16b8:	4b08      	ldr	r3, [pc, #32]	; (16dc <list_insert_as_head+0x54>)
    16ba:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    16bc:	687b      	ldr	r3, [r7, #4]
    16be:	681a      	ldr	r2, [r3, #0]
    16c0:	683b      	ldr	r3, [r7, #0]
    16c2:	601a      	str	r2, [r3, #0]
	list->head                             = (struct list_element *)element;
    16c4:	687b      	ldr	r3, [r7, #4]
    16c6:	683a      	ldr	r2, [r7, #0]
    16c8:	601a      	str	r2, [r3, #0]
}
    16ca:	bf00      	nop
    16cc:	3708      	adds	r7, #8
    16ce:	46bd      	mov	sp, r7
    16d0:	bd80      	pop	{r7, pc}
    16d2:	bf00      	nop
    16d4:	00001651 	.word	0x00001651
    16d8:	00005664 	.word	0x00005664
    16dc:	00001629 	.word	0x00001629

000016e0 <list_insert_after>:

/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
    16e0:	b480      	push	{r7}
    16e2:	b083      	sub	sp, #12
    16e4:	af00      	add	r7, sp, #0
    16e6:	6078      	str	r0, [r7, #4]
    16e8:	6039      	str	r1, [r7, #0]
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    16ea:	687b      	ldr	r3, [r7, #4]
    16ec:	681a      	ldr	r2, [r3, #0]
    16ee:	683b      	ldr	r3, [r7, #0]
    16f0:	601a      	str	r2, [r3, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    16f2:	687b      	ldr	r3, [r7, #4]
    16f4:	683a      	ldr	r2, [r7, #0]
    16f6:	601a      	str	r2, [r3, #0]
}
    16f8:	bf00      	nop
    16fa:	370c      	adds	r7, #12
    16fc:	46bd      	mov	sp, r7
    16fe:	f85d 7b04 	ldr.w	r7, [sp], #4
    1702:	4770      	bx	lr

00001704 <list_remove_head>:

/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
    1704:	b480      	push	{r7}
    1706:	b085      	sub	sp, #20
    1708:	af00      	add	r7, sp, #0
    170a:	6078      	str	r0, [r7, #4]
	if (list->head) {
    170c:	687b      	ldr	r3, [r7, #4]
    170e:	681b      	ldr	r3, [r3, #0]
    1710:	2b00      	cmp	r3, #0
    1712:	d009      	beq.n	1728 <list_remove_head+0x24>
		struct list_element *tmp = list->head;
    1714:	687b      	ldr	r3, [r7, #4]
    1716:	681b      	ldr	r3, [r3, #0]
    1718:	60fb      	str	r3, [r7, #12]

		list->head = list->head->next;
    171a:	687b      	ldr	r3, [r7, #4]
    171c:	681b      	ldr	r3, [r3, #0]
    171e:	681a      	ldr	r2, [r3, #0]
    1720:	687b      	ldr	r3, [r7, #4]
    1722:	601a      	str	r2, [r3, #0]
		return (void *)tmp;
    1724:	68fb      	ldr	r3, [r7, #12]
    1726:	e000      	b.n	172a <list_remove_head+0x26>
	}

	return NULL;
    1728:	2300      	movs	r3, #0
}
    172a:	4618      	mov	r0, r3
    172c:	3714      	adds	r7, #20
    172e:	46bd      	mov	sp, r7
    1730:	f85d 7b04 	ldr.w	r7, [sp], #4
    1734:	4770      	bx	lr
	...

00001738 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    1738:	b580      	push	{r7, lr}
    173a:	b084      	sub	sp, #16
    173c:	af00      	add	r7, sp, #0
    173e:	60f8      	str	r0, [r7, #12]
    1740:	60b9      	str	r1, [r7, #8]
    1742:	607a      	str	r2, [r7, #4]
	ASSERT(rb && buf && size);
    1744:	68fb      	ldr	r3, [r7, #12]
    1746:	2b00      	cmp	r3, #0
    1748:	d007      	beq.n	175a <ringbuffer_init+0x22>
    174a:	68bb      	ldr	r3, [r7, #8]
    174c:	2b00      	cmp	r3, #0
    174e:	d004      	beq.n	175a <ringbuffer_init+0x22>
    1750:	687b      	ldr	r3, [r7, #4]
    1752:	2b00      	cmp	r3, #0
    1754:	d001      	beq.n	175a <ringbuffer_init+0x22>
    1756:	2301      	movs	r3, #1
    1758:	e000      	b.n	175c <ringbuffer_init+0x24>
    175a:	2300      	movs	r3, #0
    175c:	f003 0301 	and.w	r3, r3, #1
    1760:	b2db      	uxtb	r3, r3
    1762:	2228      	movs	r2, #40	; 0x28
    1764:	490f      	ldr	r1, [pc, #60]	; (17a4 <ringbuffer_init+0x6c>)
    1766:	4618      	mov	r0, r3
    1768:	4b0f      	ldr	r3, [pc, #60]	; (17a8 <ringbuffer_init+0x70>)
    176a:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    176c:	687b      	ldr	r3, [r7, #4]
    176e:	1e5a      	subs	r2, r3, #1
    1770:	687b      	ldr	r3, [r7, #4]
    1772:	4013      	ands	r3, r2
    1774:	2b00      	cmp	r3, #0
    1776:	d002      	beq.n	177e <ringbuffer_init+0x46>
		return ERR_INVALID_ARG;
    1778:	f06f 030c 	mvn.w	r3, #12
    177c:	e00e      	b.n	179c <ringbuffer_init+0x64>
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    177e:	687b      	ldr	r3, [r7, #4]
    1780:	1e5a      	subs	r2, r3, #1
    1782:	68fb      	ldr	r3, [r7, #12]
    1784:	605a      	str	r2, [r3, #4]
	rb->read_index  = 0;
    1786:	68fb      	ldr	r3, [r7, #12]
    1788:	2200      	movs	r2, #0
    178a:	609a      	str	r2, [r3, #8]
	rb->write_index = rb->read_index;
    178c:	68fb      	ldr	r3, [r7, #12]
    178e:	689a      	ldr	r2, [r3, #8]
    1790:	68fb      	ldr	r3, [r7, #12]
    1792:	60da      	str	r2, [r3, #12]
	rb->buf         = (uint8_t *)buf;
    1794:	68fb      	ldr	r3, [r7, #12]
    1796:	68ba      	ldr	r2, [r7, #8]
    1798:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
    179a:	2300      	movs	r3, #0
}
    179c:	4618      	mov	r0, r3
    179e:	3710      	adds	r7, #16
    17a0:	46bd      	mov	sp, r7
    17a2:	bd80      	pop	{r7, pc}
    17a4:	00005684 	.word	0x00005684
    17a8:	00001629 	.word	0x00001629

000017ac <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    17ac:	b580      	push	{r7, lr}
    17ae:	b082      	sub	sp, #8
    17b0:	af00      	add	r7, sp, #0
    17b2:	6078      	str	r0, [r7, #4]
    17b4:	6039      	str	r1, [r7, #0]
	ASSERT(rb && data);
    17b6:	687b      	ldr	r3, [r7, #4]
    17b8:	2b00      	cmp	r3, #0
    17ba:	d004      	beq.n	17c6 <ringbuffer_get+0x1a>
    17bc:	683b      	ldr	r3, [r7, #0]
    17be:	2b00      	cmp	r3, #0
    17c0:	d001      	beq.n	17c6 <ringbuffer_get+0x1a>
    17c2:	2301      	movs	r3, #1
    17c4:	e000      	b.n	17c8 <ringbuffer_get+0x1c>
    17c6:	2300      	movs	r3, #0
    17c8:	f003 0301 	and.w	r3, r3, #1
    17cc:	b2db      	uxtb	r3, r3
    17ce:	2240      	movs	r2, #64	; 0x40
    17d0:	4910      	ldr	r1, [pc, #64]	; (1814 <ringbuffer_get+0x68>)
    17d2:	4618      	mov	r0, r3
    17d4:	4b10      	ldr	r3, [pc, #64]	; (1818 <ringbuffer_get+0x6c>)
    17d6:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    17d8:	687b      	ldr	r3, [r7, #4]
    17da:	68da      	ldr	r2, [r3, #12]
    17dc:	687b      	ldr	r3, [r7, #4]
    17de:	689b      	ldr	r3, [r3, #8]
    17e0:	429a      	cmp	r2, r3
    17e2:	d011      	beq.n	1808 <ringbuffer_get+0x5c>
		*data = rb->buf[rb->read_index & rb->size];
    17e4:	687b      	ldr	r3, [r7, #4]
    17e6:	681a      	ldr	r2, [r3, #0]
    17e8:	687b      	ldr	r3, [r7, #4]
    17ea:	6899      	ldr	r1, [r3, #8]
    17ec:	687b      	ldr	r3, [r7, #4]
    17ee:	685b      	ldr	r3, [r3, #4]
    17f0:	400b      	ands	r3, r1
    17f2:	4413      	add	r3, r2
    17f4:	781a      	ldrb	r2, [r3, #0]
    17f6:	683b      	ldr	r3, [r7, #0]
    17f8:	701a      	strb	r2, [r3, #0]
		rb->read_index++;
    17fa:	687b      	ldr	r3, [r7, #4]
    17fc:	689b      	ldr	r3, [r3, #8]
    17fe:	1c5a      	adds	r2, r3, #1
    1800:	687b      	ldr	r3, [r7, #4]
    1802:	609a      	str	r2, [r3, #8]
		return ERR_NONE;
    1804:	2300      	movs	r3, #0
    1806:	e001      	b.n	180c <ringbuffer_get+0x60>
	}

	return ERR_NOT_FOUND;
    1808:	f06f 0309 	mvn.w	r3, #9
}
    180c:	4618      	mov	r0, r3
    180e:	3708      	adds	r7, #8
    1810:	46bd      	mov	sp, r7
    1812:	bd80      	pop	{r7, pc}
    1814:	00005684 	.word	0x00005684
    1818:	00001629 	.word	0x00001629

0000181c <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    181c:	b580      	push	{r7, lr}
    181e:	b082      	sub	sp, #8
    1820:	af00      	add	r7, sp, #0
    1822:	6078      	str	r0, [r7, #4]
    1824:	460b      	mov	r3, r1
    1826:	70fb      	strb	r3, [r7, #3]
	ASSERT(rb);
    1828:	687b      	ldr	r3, [r7, #4]
    182a:	2b00      	cmp	r3, #0
    182c:	bf14      	ite	ne
    182e:	2301      	movne	r3, #1
    1830:	2300      	moveq	r3, #0
    1832:	b2db      	uxtb	r3, r3
    1834:	2251      	movs	r2, #81	; 0x51
    1836:	4914      	ldr	r1, [pc, #80]	; (1888 <ringbuffer_put+0x6c>)
    1838:	4618      	mov	r0, r3
    183a:	4b14      	ldr	r3, [pc, #80]	; (188c <ringbuffer_put+0x70>)
    183c:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    183e:	687b      	ldr	r3, [r7, #4]
    1840:	681a      	ldr	r2, [r3, #0]
    1842:	687b      	ldr	r3, [r7, #4]
    1844:	68d9      	ldr	r1, [r3, #12]
    1846:	687b      	ldr	r3, [r7, #4]
    1848:	685b      	ldr	r3, [r3, #4]
    184a:	400b      	ands	r3, r1
    184c:	4413      	add	r3, r2
    184e:	78fa      	ldrb	r2, [r7, #3]
    1850:	701a      	strb	r2, [r3, #0]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    1852:	687b      	ldr	r3, [r7, #4]
    1854:	68da      	ldr	r2, [r3, #12]
    1856:	687b      	ldr	r3, [r7, #4]
    1858:	689b      	ldr	r3, [r3, #8]
    185a:	1ad2      	subs	r2, r2, r3
    185c:	687b      	ldr	r3, [r7, #4]
    185e:	685b      	ldr	r3, [r3, #4]
    1860:	429a      	cmp	r2, r3
    1862:	d906      	bls.n	1872 <ringbuffer_put+0x56>
		rb->read_index = rb->write_index - rb->size;
    1864:	687b      	ldr	r3, [r7, #4]
    1866:	68da      	ldr	r2, [r3, #12]
    1868:	687b      	ldr	r3, [r7, #4]
    186a:	685b      	ldr	r3, [r3, #4]
    186c:	1ad2      	subs	r2, r2, r3
    186e:	687b      	ldr	r3, [r7, #4]
    1870:	609a      	str	r2, [r3, #8]
	}

	rb->write_index++;
    1872:	687b      	ldr	r3, [r7, #4]
    1874:	68db      	ldr	r3, [r3, #12]
    1876:	1c5a      	adds	r2, r3, #1
    1878:	687b      	ldr	r3, [r7, #4]
    187a:	60da      	str	r2, [r3, #12]

	return ERR_NONE;
    187c:	2300      	movs	r3, #0
}
    187e:	4618      	mov	r0, r3
    1880:	3708      	adds	r7, #8
    1882:	46bd      	mov	sp, r7
    1884:	bd80      	pop	{r7, pc}
    1886:	bf00      	nop
    1888:	00005684 	.word	0x00005684
    188c:	00001629 	.word	0x00001629

00001890 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    1890:	b580      	push	{r7, lr}
    1892:	b082      	sub	sp, #8
    1894:	af00      	add	r7, sp, #0
    1896:	6078      	str	r0, [r7, #4]
	ASSERT(rb);
    1898:	687b      	ldr	r3, [r7, #4]
    189a:	2b00      	cmp	r3, #0
    189c:	bf14      	ite	ne
    189e:	2301      	movne	r3, #1
    18a0:	2300      	moveq	r3, #0
    18a2:	b2db      	uxtb	r3, r3
    18a4:	2267      	movs	r2, #103	; 0x67
    18a6:	4906      	ldr	r1, [pc, #24]	; (18c0 <ringbuffer_num+0x30>)
    18a8:	4618      	mov	r0, r3
    18aa:	4b06      	ldr	r3, [pc, #24]	; (18c4 <ringbuffer_num+0x34>)
    18ac:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    18ae:	687b      	ldr	r3, [r7, #4]
    18b0:	68da      	ldr	r2, [r3, #12]
    18b2:	687b      	ldr	r3, [r7, #4]
    18b4:	689b      	ldr	r3, [r3, #8]
    18b6:	1ad3      	subs	r3, r2, r3
}
    18b8:	4618      	mov	r0, r3
    18ba:	3708      	adds	r7, #8
    18bc:	46bd      	mov	sp, r7
    18be:	bd80      	pop	{r7, pc}
    18c0:	00005684 	.word	0x00005684
    18c4:	00001629 	.word	0x00001629

000018c8 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    18c8:	b480      	push	{r7}
    18ca:	b085      	sub	sp, #20
    18cc:	af00      	add	r7, sp, #0
    18ce:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    18d0:	4b0b      	ldr	r3, [pc, #44]	; (1900 <_sbrk+0x38>)
    18d2:	681b      	ldr	r3, [r3, #0]
    18d4:	2b00      	cmp	r3, #0
    18d6:	d102      	bne.n	18de <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    18d8:	4b09      	ldr	r3, [pc, #36]	; (1900 <_sbrk+0x38>)
    18da:	4a0a      	ldr	r2, [pc, #40]	; (1904 <_sbrk+0x3c>)
    18dc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    18de:	4b08      	ldr	r3, [pc, #32]	; (1900 <_sbrk+0x38>)
    18e0:	681b      	ldr	r3, [r3, #0]
    18e2:	60fb      	str	r3, [r7, #12]

	heap += incr;
    18e4:	4b06      	ldr	r3, [pc, #24]	; (1900 <_sbrk+0x38>)
    18e6:	681a      	ldr	r2, [r3, #0]
    18e8:	687b      	ldr	r3, [r7, #4]
    18ea:	4413      	add	r3, r2
    18ec:	4a04      	ldr	r2, [pc, #16]	; (1900 <_sbrk+0x38>)
    18ee:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
    18f0:	68fb      	ldr	r3, [r7, #12]
}
    18f2:	4618      	mov	r0, r3
    18f4:	3714      	adds	r7, #20
    18f6:	46bd      	mov	sp, r7
    18f8:	f85d 7b04 	ldr.w	r7, [sp], #4
    18fc:	4770      	bx	lr
    18fe:	bf00      	nop
    1900:	200000e0 	.word	0x200000e0
    1904:	20010278 	.word	0x20010278

00001908 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
    1908:	b480      	push	{r7}
    190a:	b083      	sub	sp, #12
    190c:	af00      	add	r7, sp, #0
    190e:	4603      	mov	r3, r0
    1910:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    1912:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1916:	2b00      	cmp	r3, #0
    1918:	db0c      	blt.n	1934 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    191a:	4909      	ldr	r1, [pc, #36]	; (1940 <__NVIC_SetPendingIRQ+0x38>)
    191c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1920:	095b      	lsrs	r3, r3, #5
    1922:	88fa      	ldrh	r2, [r7, #6]
    1924:	f002 021f 	and.w	r2, r2, #31
    1928:	2001      	movs	r0, #1
    192a:	fa00 f202 	lsl.w	r2, r0, r2
    192e:	3340      	adds	r3, #64	; 0x40
    1930:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    1934:	bf00      	nop
    1936:	370c      	adds	r7, #12
    1938:	46bd      	mov	sp, r7
    193a:	f85d 7b04 	ldr.w	r7, [sp], #4
    193e:	4770      	bx	lr
    1940:	e000e100 	.word	0xe000e100

00001944 <_irq_set>:

/**
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
    1944:	b580      	push	{r7, lr}
    1946:	b082      	sub	sp, #8
    1948:	af00      	add	r7, sp, #0
    194a:	4603      	mov	r3, r0
    194c:	71fb      	strb	r3, [r7, #7]
	NVIC_SetPendingIRQ((IRQn_Type)n);
    194e:	79fb      	ldrb	r3, [r7, #7]
    1950:	b21b      	sxth	r3, r3
    1952:	4618      	mov	r0, r3
    1954:	4b02      	ldr	r3, [pc, #8]	; (1960 <_irq_set+0x1c>)
    1956:	4798      	blx	r3
}
    1958:	bf00      	nop
    195a:	3708      	adds	r7, #8
    195c:	46bd      	mov	sp, r7
    195e:	bd80      	pop	{r7, pc}
    1960:	00001909 	.word	0x00001909

00001964 <hri_nvmctrl_set_CTRLA_RWS_bf>:
	tmp = (tmp & NVMCTRL_CTRLA_PRM_Msk) >> NVMCTRL_CTRLA_PRM_Pos;
	return tmp;
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
    1964:	b480      	push	{r7}
    1966:	b083      	sub	sp, #12
    1968:	af00      	add	r7, sp, #0
    196a:	6078      	str	r0, [r7, #4]
    196c:	460b      	mov	r3, r1
    196e:	807b      	strh	r3, [r7, #2]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    1970:	687b      	ldr	r3, [r7, #4]
    1972:	881b      	ldrh	r3, [r3, #0]
    1974:	b29a      	uxth	r2, r3
    1976:	887b      	ldrh	r3, [r7, #2]
    1978:	021b      	lsls	r3, r3, #8
    197a:	b29b      	uxth	r3, r3
    197c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    1980:	b29b      	uxth	r3, r3
    1982:	4313      	orrs	r3, r2
    1984:	b29a      	uxth	r2, r3
    1986:	687b      	ldr	r3, [r7, #4]
    1988:	801a      	strh	r2, [r3, #0]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    198a:	bf00      	nop
    198c:	370c      	adds	r7, #12
    198e:	46bd      	mov	sp, r7
    1990:	f85d 7b04 	ldr.w	r7, [sp], #4
    1994:	4770      	bx	lr
	...

00001998 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    1998:	b580      	push	{r7, lr}
    199a:	af00      	add	r7, sp, #0
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);
    199c:	2100      	movs	r1, #0
    199e:	4808      	ldr	r0, [pc, #32]	; (19c0 <_init_chip+0x28>)
    19a0:	4b08      	ldr	r3, [pc, #32]	; (19c4 <_init_chip+0x2c>)
    19a2:	4798      	blx	r3

	_osc32kctrl_init_sources();
    19a4:	4b08      	ldr	r3, [pc, #32]	; (19c8 <_init_chip+0x30>)
    19a6:	4798      	blx	r3
	_oscctrl_init_sources();
    19a8:	4b08      	ldr	r3, [pc, #32]	; (19cc <_init_chip+0x34>)
    19aa:	4798      	blx	r3
	_mclk_init();
    19ac:	4b08      	ldr	r3, [pc, #32]	; (19d0 <_init_chip+0x38>)
    19ae:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
    19b0:	4b08      	ldr	r3, [pc, #32]	; (19d4 <_init_chip+0x3c>)
    19b2:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    19b4:	f640 70ff 	movw	r0, #4095	; 0xfff
    19b8:	4b07      	ldr	r3, [pc, #28]	; (19d8 <_init_chip+0x40>)
    19ba:	4798      	blx	r3
#endif

#if CONF_CMCC_ENABLE
	cache_init();
#endif
}
    19bc:	bf00      	nop
    19be:	bd80      	pop	{r7, pc}
    19c0:	41004000 	.word	0x41004000
    19c4:	00001965 	.word	0x00001965
    19c8:	00002135 	.word	0x00002135
    19cc:	000021cd 	.word	0x000021cd
    19d0:	000020b1 	.word	0x000020b1
    19d4:	0000220d 	.word	0x0000220d
    19d8:	00002061 	.word	0x00002061

000019dc <__NVIC_EnableIRQ>:
{
    19dc:	b480      	push	{r7}
    19de:	b083      	sub	sp, #12
    19e0:	af00      	add	r7, sp, #0
    19e2:	4603      	mov	r3, r0
    19e4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    19e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    19ea:	2b00      	cmp	r3, #0
    19ec:	db0b      	blt.n	1a06 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    19ee:	4909      	ldr	r1, [pc, #36]	; (1a14 <__NVIC_EnableIRQ+0x38>)
    19f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    19f4:	095b      	lsrs	r3, r3, #5
    19f6:	88fa      	ldrh	r2, [r7, #6]
    19f8:	f002 021f 	and.w	r2, r2, #31
    19fc:	2001      	movs	r0, #1
    19fe:	fa00 f202 	lsl.w	r2, r0, r2
    1a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    1a06:	bf00      	nop
    1a08:	370c      	adds	r7, #12
    1a0a:	46bd      	mov	sp, r7
    1a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a10:	4770      	bx	lr
    1a12:	bf00      	nop
    1a14:	e000e100 	.word	0xe000e100

00001a18 <__NVIC_DisableIRQ>:
{
    1a18:	b480      	push	{r7}
    1a1a:	b083      	sub	sp, #12
    1a1c:	af00      	add	r7, sp, #0
    1a1e:	4603      	mov	r3, r0
    1a20:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    1a22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1a26:	2b00      	cmp	r3, #0
    1a28:	db10      	blt.n	1a4c <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a2a:	490b      	ldr	r1, [pc, #44]	; (1a58 <__NVIC_DisableIRQ+0x40>)
    1a2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1a30:	095b      	lsrs	r3, r3, #5
    1a32:	88fa      	ldrh	r2, [r7, #6]
    1a34:	f002 021f 	and.w	r2, r2, #31
    1a38:	2001      	movs	r0, #1
    1a3a:	fa00 f202 	lsl.w	r2, r0, r2
    1a3e:	3320      	adds	r3, #32
    1a40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    1a44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1a48:	f3bf 8f6f 	isb	sy
}
    1a4c:	bf00      	nop
    1a4e:	370c      	adds	r7, #12
    1a50:	46bd      	mov	sp, r7
    1a52:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a56:	4770      	bx	lr
    1a58:	e000e100 	.word	0xe000e100

00001a5c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1a5c:	b480      	push	{r7}
    1a5e:	b083      	sub	sp, #12
    1a60:	af00      	add	r7, sp, #0
    1a62:	4603      	mov	r3, r0
    1a64:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    1a66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1a6a:	2b00      	cmp	r3, #0
    1a6c:	db0c      	blt.n	1a88 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a6e:	4909      	ldr	r1, [pc, #36]	; (1a94 <__NVIC_ClearPendingIRQ+0x38>)
    1a70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1a74:	095b      	lsrs	r3, r3, #5
    1a76:	88fa      	ldrh	r2, [r7, #6]
    1a78:	f002 021f 	and.w	r2, r2, #31
    1a7c:	2001      	movs	r0, #1
    1a7e:	fa00 f202 	lsl.w	r2, r0, r2
    1a82:	3360      	adds	r3, #96	; 0x60
    1a84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    1a88:	bf00      	nop
    1a8a:	370c      	adds	r7, #12
    1a8c:	46bd      	mov	sp, r7
    1a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a92:	4770      	bx	lr
    1a94:	e000e100 	.word	0xe000e100

00001a98 <hri_eic_wait_for_sync>:
typedef uint32_t hri_eic_syncbusy_reg_t;
typedef uint8_t  hri_eic_ctrla_reg_t;
typedef uint8_t  hri_eic_nmictrl_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw, hri_eic_syncbusy_reg_t reg)
{
    1a98:	b480      	push	{r7}
    1a9a:	b083      	sub	sp, #12
    1a9c:	af00      	add	r7, sp, #0
    1a9e:	6078      	str	r0, [r7, #4]
    1aa0:	6039      	str	r1, [r7, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1aa2:	bf00      	nop
    1aa4:	687b      	ldr	r3, [r7, #4]
    1aa6:	685a      	ldr	r2, [r3, #4]
    1aa8:	683b      	ldr	r3, [r7, #0]
    1aaa:	4013      	ands	r3, r2
    1aac:	2b00      	cmp	r3, #0
    1aae:	d1f9      	bne.n	1aa4 <hri_eic_wait_for_sync+0xc>
	};
}
    1ab0:	bf00      	nop
    1ab2:	370c      	adds	r7, #12
    1ab4:	46bd      	mov	sp, r7
    1ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
    1aba:	4770      	bx	lr

00001abc <hri_eic_is_syncing>:

static inline bool hri_eic_is_syncing(const void *const hw, hri_eic_syncbusy_reg_t reg)
{
    1abc:	b480      	push	{r7}
    1abe:	b083      	sub	sp, #12
    1ac0:	af00      	add	r7, sp, #0
    1ac2:	6078      	str	r0, [r7, #4]
    1ac4:	6039      	str	r1, [r7, #0]
	return ((Eic *)hw)->SYNCBUSY.reg & reg;
    1ac6:	687b      	ldr	r3, [r7, #4]
    1ac8:	685a      	ldr	r2, [r3, #4]
    1aca:	683b      	ldr	r3, [r7, #0]
    1acc:	4013      	ands	r3, r2
    1ace:	2b00      	cmp	r3, #0
    1ad0:	bf14      	ite	ne
    1ad2:	2301      	movne	r3, #1
    1ad4:	2300      	moveq	r3, #0
    1ad6:	b2db      	uxtb	r3, r3
}
    1ad8:	4618      	mov	r0, r3
    1ada:	370c      	adds	r7, #12
    1adc:	46bd      	mov	sp, r7
    1ade:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ae2:	4770      	bx	lr

00001ae4 <hri_eic_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_eic_intflag_reg_t hri_eic_read_INTFLAG_reg(const void *const hw)
{
    1ae4:	b480      	push	{r7}
    1ae6:	b083      	sub	sp, #12
    1ae8:	af00      	add	r7, sp, #0
    1aea:	6078      	str	r0, [r7, #4]
	return ((Eic *)hw)->INTFLAG.reg;
    1aec:	687b      	ldr	r3, [r7, #4]
    1aee:	695b      	ldr	r3, [r3, #20]
}
    1af0:	4618      	mov	r0, r3
    1af2:	370c      	adds	r7, #12
    1af4:	46bd      	mov	sp, r7
    1af6:	f85d 7b04 	ldr.w	r7, [sp], #4
    1afa:	4770      	bx	lr

00001afc <hri_eic_clear_INTFLAG_reg>:

static inline void hri_eic_clear_INTFLAG_reg(const void *const hw, hri_eic_intflag_reg_t mask)
{
    1afc:	b480      	push	{r7}
    1afe:	b083      	sub	sp, #12
    1b00:	af00      	add	r7, sp, #0
    1b02:	6078      	str	r0, [r7, #4]
    1b04:	6039      	str	r1, [r7, #0]
	((Eic *)hw)->INTFLAG.reg = mask;
    1b06:	687b      	ldr	r3, [r7, #4]
    1b08:	683a      	ldr	r2, [r7, #0]
    1b0a:	615a      	str	r2, [r3, #20]
}
    1b0c:	bf00      	nop
    1b0e:	370c      	adds	r7, #12
    1b10:	46bd      	mov	sp, r7
    1b12:	f85d 7b04 	ldr.w	r7, [sp], #4
    1b16:	4770      	bx	lr

00001b18 <hri_eic_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & EIC_CTRLA_SWRST) >> EIC_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_eic_set_CTRLA_ENABLE_bit(const void *const hw)
{
    1b18:	b580      	push	{r7, lr}
    1b1a:	b082      	sub	sp, #8
    1b1c:	af00      	add	r7, sp, #0
    1b1e:	6078      	str	r0, [r7, #4]
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    1b20:	687b      	ldr	r3, [r7, #4]
    1b22:	781b      	ldrb	r3, [r3, #0]
    1b24:	b2db      	uxtb	r3, r3
    1b26:	f043 0302 	orr.w	r3, r3, #2
    1b2a:	b2da      	uxtb	r2, r3
    1b2c:	687b      	ldr	r3, [r7, #4]
    1b2e:	701a      	strb	r2, [r3, #0]
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_SWRST | EIC_SYNCBUSY_ENABLE);
    1b30:	2103      	movs	r1, #3
    1b32:	6878      	ldr	r0, [r7, #4]
    1b34:	4b02      	ldr	r3, [pc, #8]	; (1b40 <hri_eic_set_CTRLA_ENABLE_bit+0x28>)
    1b36:	4798      	blx	r3
	EIC_CRITICAL_SECTION_LEAVE();
}
    1b38:	bf00      	nop
    1b3a:	3708      	adds	r7, #8
    1b3c:	46bd      	mov	sp, r7
    1b3e:	bd80      	pop	{r7, pc}
    1b40:	00001a99 	.word	0x00001a99

00001b44 <hri_eic_clear_CTRLA_ENABLE_bit>:
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_SWRST | EIC_SYNCBUSY_ENABLE);
	EIC_CRITICAL_SECTION_LEAVE();
}

static inline void hri_eic_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    1b44:	b580      	push	{r7, lr}
    1b46:	b082      	sub	sp, #8
    1b48:	af00      	add	r7, sp, #0
    1b4a:	6078      	str	r0, [r7, #4]
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    1b4c:	687b      	ldr	r3, [r7, #4]
    1b4e:	781b      	ldrb	r3, [r3, #0]
    1b50:	b2db      	uxtb	r3, r3
    1b52:	f023 0302 	bic.w	r3, r3, #2
    1b56:	b2da      	uxtb	r2, r3
    1b58:	687b      	ldr	r3, [r7, #4]
    1b5a:	701a      	strb	r2, [r3, #0]
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_SWRST | EIC_SYNCBUSY_ENABLE);
    1b5c:	2103      	movs	r1, #3
    1b5e:	6878      	ldr	r0, [r7, #4]
    1b60:	4b02      	ldr	r3, [pc, #8]	; (1b6c <hri_eic_clear_CTRLA_ENABLE_bit+0x28>)
    1b62:	4798      	blx	r3
	EIC_CRITICAL_SECTION_LEAVE();
}
    1b64:	bf00      	nop
    1b66:	3708      	adds	r7, #8
    1b68:	46bd      	mov	sp, r7
    1b6a:	bd80      	pop	{r7, pc}
    1b6c:	00001a99 	.word	0x00001a99

00001b70 <hri_eic_write_CTRLA_CKSEL_bit>:
	tmp = (tmp & EIC_CTRLA_CKSEL) >> EIC_CTRLA_CKSEL_Pos;
	return (bool)tmp;
}

static inline void hri_eic_write_CTRLA_CKSEL_bit(const void *const hw, bool value)
{
    1b70:	b580      	push	{r7, lr}
    1b72:	b084      	sub	sp, #16
    1b74:	af00      	add	r7, sp, #0
    1b76:	6078      	str	r0, [r7, #4]
    1b78:	460b      	mov	r3, r1
    1b7a:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	EIC_CRITICAL_SECTION_ENTER();
	tmp = ((Eic *)hw)->CTRLA.reg;
    1b7c:	687b      	ldr	r3, [r7, #4]
    1b7e:	781b      	ldrb	r3, [r3, #0]
    1b80:	73fb      	strb	r3, [r7, #15]
	tmp &= ~EIC_CTRLA_CKSEL;
    1b82:	7bfb      	ldrb	r3, [r7, #15]
    1b84:	f023 0310 	bic.w	r3, r3, #16
    1b88:	73fb      	strb	r3, [r7, #15]
	tmp |= value << EIC_CTRLA_CKSEL_Pos;
    1b8a:	78fb      	ldrb	r3, [r7, #3]
    1b8c:	011b      	lsls	r3, r3, #4
    1b8e:	b25a      	sxtb	r2, r3
    1b90:	f997 300f 	ldrsb.w	r3, [r7, #15]
    1b94:	4313      	orrs	r3, r2
    1b96:	b25b      	sxtb	r3, r3
    1b98:	73fb      	strb	r3, [r7, #15]
	((Eic *)hw)->CTRLA.reg = tmp;
    1b9a:	687b      	ldr	r3, [r7, #4]
    1b9c:	7bfa      	ldrb	r2, [r7, #15]
    1b9e:	701a      	strb	r2, [r3, #0]
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
    1ba0:	2103      	movs	r1, #3
    1ba2:	6878      	ldr	r0, [r7, #4]
    1ba4:	4b02      	ldr	r3, [pc, #8]	; (1bb0 <hri_eic_write_CTRLA_CKSEL_bit+0x40>)
    1ba6:	4798      	blx	r3
	EIC_CRITICAL_SECTION_LEAVE();
}
    1ba8:	bf00      	nop
    1baa:	3710      	adds	r7, #16
    1bac:	46bd      	mov	sp, r7
    1bae:	bd80      	pop	{r7, pc}
    1bb0:	00001a99 	.word	0x00001a99

00001bb4 <hri_eic_get_CTRLA_reg>:
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	EIC_CRITICAL_SECTION_LEAVE();
}

static inline hri_eic_ctrla_reg_t hri_eic_get_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t mask)
{
    1bb4:	b580      	push	{r7, lr}
    1bb6:	b084      	sub	sp, #16
    1bb8:	af00      	add	r7, sp, #0
    1bba:	6078      	str	r0, [r7, #4]
    1bbc:	460b      	mov	r3, r1
    1bbe:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
    1bc0:	2103      	movs	r1, #3
    1bc2:	6878      	ldr	r0, [r7, #4]
    1bc4:	4b06      	ldr	r3, [pc, #24]	; (1be0 <hri_eic_get_CTRLA_reg+0x2c>)
    1bc6:	4798      	blx	r3
	tmp = ((Eic *)hw)->CTRLA.reg;
    1bc8:	687b      	ldr	r3, [r7, #4]
    1bca:	781b      	ldrb	r3, [r3, #0]
    1bcc:	73fb      	strb	r3, [r7, #15]
	tmp &= mask;
    1bce:	7bfa      	ldrb	r2, [r7, #15]
    1bd0:	78fb      	ldrb	r3, [r7, #3]
    1bd2:	4013      	ands	r3, r2
    1bd4:	73fb      	strb	r3, [r7, #15]
	return tmp;
    1bd6:	7bfb      	ldrb	r3, [r7, #15]
}
    1bd8:	4618      	mov	r0, r3
    1bda:	3710      	adds	r7, #16
    1bdc:	46bd      	mov	sp, r7
    1bde:	bd80      	pop	{r7, pc}
    1be0:	00001a99 	.word	0x00001a99

00001be4 <hri_eic_write_CTRLA_reg>:

static inline void hri_eic_write_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t data)
{
    1be4:	b580      	push	{r7, lr}
    1be6:	b082      	sub	sp, #8
    1be8:	af00      	add	r7, sp, #0
    1bea:	6078      	str	r0, [r7, #4]
    1bec:	460b      	mov	r3, r1
    1bee:	70fb      	strb	r3, [r7, #3]
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRLA.reg = data;
    1bf0:	687b      	ldr	r3, [r7, #4]
    1bf2:	78fa      	ldrb	r2, [r7, #3]
    1bf4:	701a      	strb	r2, [r3, #0]
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
    1bf6:	2103      	movs	r1, #3
    1bf8:	6878      	ldr	r0, [r7, #4]
    1bfa:	4b03      	ldr	r3, [pc, #12]	; (1c08 <hri_eic_write_CTRLA_reg+0x24>)
    1bfc:	4798      	blx	r3
	EIC_CRITICAL_SECTION_LEAVE();
}
    1bfe:	bf00      	nop
    1c00:	3708      	adds	r7, #8
    1c02:	46bd      	mov	sp, r7
    1c04:	bd80      	pop	{r7, pc}
    1c06:	bf00      	nop
    1c08:	00001a99 	.word	0x00001a99

00001c0c <hri_eic_write_NMICTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
    1c0c:	b480      	push	{r7}
    1c0e:	b083      	sub	sp, #12
    1c10:	af00      	add	r7, sp, #0
    1c12:	6078      	str	r0, [r7, #4]
    1c14:	460b      	mov	r3, r1
    1c16:	70fb      	strb	r3, [r7, #3]
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    1c18:	687b      	ldr	r3, [r7, #4]
    1c1a:	78fa      	ldrb	r2, [r7, #3]
    1c1c:	705a      	strb	r2, [r3, #1]
	EIC_CRITICAL_SECTION_LEAVE();
}
    1c1e:	bf00      	nop
    1c20:	370c      	adds	r7, #12
    1c22:	46bd      	mov	sp, r7
    1c24:	f85d 7b04 	ldr.w	r7, [sp], #4
    1c28:	4770      	bx	lr

00001c2a <hri_eic_write_EVCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
    1c2a:	b480      	push	{r7}
    1c2c:	b083      	sub	sp, #12
    1c2e:	af00      	add	r7, sp, #0
    1c30:	6078      	str	r0, [r7, #4]
    1c32:	6039      	str	r1, [r7, #0]
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    1c34:	687b      	ldr	r3, [r7, #4]
    1c36:	683a      	ldr	r2, [r7, #0]
    1c38:	609a      	str	r2, [r3, #8]
	EIC_CRITICAL_SECTION_LEAVE();
}
    1c3a:	bf00      	nop
    1c3c:	370c      	adds	r7, #12
    1c3e:	46bd      	mov	sp, r7
    1c40:	f85d 7b04 	ldr.w	r7, [sp], #4
    1c44:	4770      	bx	lr

00001c46 <hri_eic_write_ASYNCH_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
    1c46:	b480      	push	{r7}
    1c48:	b083      	sub	sp, #12
    1c4a:	af00      	add	r7, sp, #0
    1c4c:	6078      	str	r0, [r7, #4]
    1c4e:	6039      	str	r1, [r7, #0]
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    1c50:	687b      	ldr	r3, [r7, #4]
    1c52:	683a      	ldr	r2, [r7, #0]
    1c54:	619a      	str	r2, [r3, #24]
	EIC_CRITICAL_SECTION_LEAVE();
}
    1c56:	bf00      	nop
    1c58:	370c      	adds	r7, #12
    1c5a:	46bd      	mov	sp, r7
    1c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
    1c60:	4770      	bx	lr

00001c62 <hri_eic_write_CONFIG_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_eic_write_CONFIG_reg(const void *const hw, uint8_t index, hri_eic_config_reg_t data)
{
    1c62:	b480      	push	{r7}
    1c64:	b085      	sub	sp, #20
    1c66:	af00      	add	r7, sp, #0
    1c68:	60f8      	str	r0, [r7, #12]
    1c6a:	460b      	mov	r3, r1
    1c6c:	607a      	str	r2, [r7, #4]
    1c6e:	72fb      	strb	r3, [r7, #11]
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CONFIG[index].reg = data;
    1c70:	7afb      	ldrb	r3, [r7, #11]
    1c72:	68fa      	ldr	r2, [r7, #12]
    1c74:	3306      	adds	r3, #6
    1c76:	009b      	lsls	r3, r3, #2
    1c78:	4413      	add	r3, r2
    1c7a:	687a      	ldr	r2, [r7, #4]
    1c7c:	605a      	str	r2, [r3, #4]
	EIC_CRITICAL_SECTION_LEAVE();
}
    1c7e:	bf00      	nop
    1c80:	3714      	adds	r7, #20
    1c82:	46bd      	mov	sp, r7
    1c84:	f85d 7b04 	ldr.w	r7, [sp], #4
    1c88:	4770      	bx	lr

00001c8a <hri_eic_write_DEBOUNCEN_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
    1c8a:	b480      	push	{r7}
    1c8c:	b083      	sub	sp, #12
    1c8e:	af00      	add	r7, sp, #0
    1c90:	6078      	str	r0, [r7, #4]
    1c92:	6039      	str	r1, [r7, #0]
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
    1c94:	687b      	ldr	r3, [r7, #4]
    1c96:	683a      	ldr	r2, [r7, #0]
    1c98:	631a      	str	r2, [r3, #48]	; 0x30
	EIC_CRITICAL_SECTION_LEAVE();
}
    1c9a:	bf00      	nop
    1c9c:	370c      	adds	r7, #12
    1c9e:	46bd      	mov	sp, r7
    1ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ca4:	4770      	bx	lr

00001ca6 <hri_eic_write_DPRESCALER_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
    1ca6:	b480      	push	{r7}
    1ca8:	b083      	sub	sp, #12
    1caa:	af00      	add	r7, sp, #0
    1cac:	6078      	str	r0, [r7, #4]
    1cae:	6039      	str	r1, [r7, #0]
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
    1cb0:	687b      	ldr	r3, [r7, #4]
    1cb2:	683a      	ldr	r2, [r7, #0]
    1cb4:	635a      	str	r2, [r3, #52]	; 0x34
	EIC_CRITICAL_SECTION_LEAVE();
}
    1cb6:	bf00      	nop
    1cb8:	370c      	adds	r7, #12
    1cba:	46bd      	mov	sp, r7
    1cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
    1cc0:	4770      	bx	lr
	...

00001cc4 <_ext_irq_init>:

/**
 * \brief Initialize external interrupt module
 */
int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
    1cc4:	b580      	push	{r7, lr}
    1cc6:	b082      	sub	sp, #8
    1cc8:	af00      	add	r7, sp, #0
    1cca:	6078      	str	r0, [r7, #4]
	if (!hri_eic_is_syncing(EIC, EIC_SYNCBUSY_SWRST)) {
    1ccc:	2101      	movs	r1, #1
    1cce:	482a      	ldr	r0, [pc, #168]	; (1d78 <_ext_irq_init+0xb4>)
    1cd0:	4b2a      	ldr	r3, [pc, #168]	; (1d7c <_ext_irq_init+0xb8>)
    1cd2:	4798      	blx	r3
    1cd4:	4603      	mov	r3, r0
    1cd6:	f083 0301 	eor.w	r3, r3, #1
    1cda:	b2db      	uxtb	r3, r3
    1cdc:	2b00      	cmp	r3, #0
    1cde:	d011      	beq.n	1d04 <_ext_irq_init+0x40>
		if (hri_eic_get_CTRLA_reg(EIC, EIC_CTRLA_ENABLE)) {
    1ce0:	2102      	movs	r1, #2
    1ce2:	4825      	ldr	r0, [pc, #148]	; (1d78 <_ext_irq_init+0xb4>)
    1ce4:	4b26      	ldr	r3, [pc, #152]	; (1d80 <_ext_irq_init+0xbc>)
    1ce6:	4798      	blx	r3
    1ce8:	4603      	mov	r3, r0
    1cea:	2b00      	cmp	r3, #0
    1cec:	d006      	beq.n	1cfc <_ext_irq_init+0x38>
			hri_eic_clear_CTRLA_ENABLE_bit(EIC);
    1cee:	4822      	ldr	r0, [pc, #136]	; (1d78 <_ext_irq_init+0xb4>)
    1cf0:	4b24      	ldr	r3, [pc, #144]	; (1d84 <_ext_irq_init+0xc0>)
    1cf2:	4798      	blx	r3
			hri_eic_wait_for_sync(EIC, EIC_SYNCBUSY_ENABLE);
    1cf4:	2102      	movs	r1, #2
    1cf6:	4820      	ldr	r0, [pc, #128]	; (1d78 <_ext_irq_init+0xb4>)
    1cf8:	4b23      	ldr	r3, [pc, #140]	; (1d88 <_ext_irq_init+0xc4>)
    1cfa:	4798      	blx	r3
		}
		hri_eic_write_CTRLA_reg(EIC, EIC_CTRLA_SWRST);
    1cfc:	2101      	movs	r1, #1
    1cfe:	481e      	ldr	r0, [pc, #120]	; (1d78 <_ext_irq_init+0xb4>)
    1d00:	4b22      	ldr	r3, [pc, #136]	; (1d8c <_ext_irq_init+0xc8>)
    1d02:	4798      	blx	r3
	}
	hri_eic_wait_for_sync(EIC, EIC_SYNCBUSY_SWRST);
    1d04:	2101      	movs	r1, #1
    1d06:	481c      	ldr	r0, [pc, #112]	; (1d78 <_ext_irq_init+0xb4>)
    1d08:	4b1f      	ldr	r3, [pc, #124]	; (1d88 <_ext_irq_init+0xc4>)
    1d0a:	4798      	blx	r3

	hri_eic_write_CTRLA_CKSEL_bit(EIC, CONF_EIC_CKSEL);
    1d0c:	2100      	movs	r1, #0
    1d0e:	481a      	ldr	r0, [pc, #104]	; (1d78 <_ext_irq_init+0xb4>)
    1d10:	4b1f      	ldr	r3, [pc, #124]	; (1d90 <_ext_irq_init+0xcc>)
    1d12:	4798      	blx	r3

	hri_eic_write_NMICTRL_reg(EIC,
    1d14:	2100      	movs	r1, #0
    1d16:	4818      	ldr	r0, [pc, #96]	; (1d78 <_ext_irq_init+0xb4>)
    1d18:	4b1e      	ldr	r3, [pc, #120]	; (1d94 <_ext_irq_init+0xd0>)
    1d1a:	4798      	blx	r3
	                          (CONF_EIC_NMIFILTEN << EIC_NMICTRL_NMIFILTEN_Pos)
	                              | EIC_NMICTRL_NMISENSE(CONF_EIC_NMISENSE) | EIC_ASYNCH_ASYNCH(CONF_EIC_NMIASYNCH)
	                              | 0);

	hri_eic_write_EVCTRL_reg(EIC,
    1d1c:	2101      	movs	r1, #1
    1d1e:	4816      	ldr	r0, [pc, #88]	; (1d78 <_ext_irq_init+0xb4>)
    1d20:	4b1d      	ldr	r3, [pc, #116]	; (1d98 <_ext_irq_init+0xd4>)
    1d22:	4798      	blx	r3
	                             | (CONF_EIC_EXTINTEO3 << 3) | (CONF_EIC_EXTINTEO4 << 4) | (CONF_EIC_EXTINTEO5 << 5)
	                             | (CONF_EIC_EXTINTEO6 << 6) | (CONF_EIC_EXTINTEO7 << 7) | (CONF_EIC_EXTINTEO8 << 8)
	                             | (CONF_EIC_EXTINTEO9 << 9) | (CONF_EIC_EXTINTEO10 << 10) | (CONF_EIC_EXTINTEO11 << 11)
	                             | (CONF_EIC_EXTINTEO12 << 12) | (CONF_EIC_EXTINTEO13 << 13)
	                             | (CONF_EIC_EXTINTEO14 << 14) | (CONF_EIC_EXTINTEO15 << 15) | 0);
	hri_eic_write_ASYNCH_reg(EIC,
    1d24:	2100      	movs	r1, #0
    1d26:	4814      	ldr	r0, [pc, #80]	; (1d78 <_ext_irq_init+0xb4>)
    1d28:	4b1c      	ldr	r3, [pc, #112]	; (1d9c <_ext_irq_init+0xd8>)
    1d2a:	4798      	blx	r3
	                             | (CONF_EIC_ASYNCH3 << 3) | (CONF_EIC_ASYNCH4 << 4) | (CONF_EIC_ASYNCH5 << 5)
	                             | (CONF_EIC_ASYNCH6 << 6) | (CONF_EIC_ASYNCH7 << 7) | (CONF_EIC_ASYNCH8 << 8)
	                             | (CONF_EIC_ASYNCH9 << 9) | (CONF_EIC_ASYNCH10 << 10) | (CONF_EIC_ASYNCH11 << 11)
	                             | (CONF_EIC_ASYNCH12 << 12) | (CONF_EIC_ASYNCH13 << 13) | (CONF_EIC_ASYNCH14 << 14)
	                             | (CONF_EIC_ASYNCH15 << 15) | 0);
	hri_eic_write_DEBOUNCEN_reg(
    1d2c:	2100      	movs	r1, #0
    1d2e:	4812      	ldr	r0, [pc, #72]	; (1d78 <_ext_irq_init+0xb4>)
    1d30:	4b1b      	ldr	r3, [pc, #108]	; (1da0 <_ext_irq_init+0xdc>)
    1d32:	4798      	blx	r3
	        | (CONF_EIC_DEBOUNCE_ENABLE6 << 6) | (CONF_EIC_DEBOUNCE_ENABLE7 << 7) | (CONF_EIC_DEBOUNCE_ENABLE8 << 8)
	        | (CONF_EIC_DEBOUNCE_ENABLE9 << 9) | (CONF_EIC_DEBOUNCE_ENABLE10 << 10) | (CONF_EIC_DEBOUNCE_ENABLE11 << 11)
	        | (CONF_EIC_DEBOUNCE_ENABLE12 << 12) | (CONF_EIC_DEBOUNCE_ENABLE13 << 13)
	        | (CONF_EIC_DEBOUNCE_ENABLE14 << 14) | (CONF_EIC_DEBOUNCE_ENABLE15 << 15) | 0);

	hri_eic_write_DPRESCALER_reg(
    1d34:	2100      	movs	r1, #0
    1d36:	4810      	ldr	r0, [pc, #64]	; (1d78 <_ext_irq_init+0xb4>)
    1d38:	4b1a      	ldr	r3, [pc, #104]	; (1da4 <_ext_irq_init+0xe0>)
    1d3a:	4798      	blx	r3
	    EIC,
	    (EIC_DPRESCALER_PRESCALER0(CONF_EIC_DPRESCALER0)) | (CONF_EIC_STATES0 << EIC_DPRESCALER_STATES0_Pos)
	        | (EIC_DPRESCALER_PRESCALER1(CONF_EIC_DPRESCALER1)) | (CONF_EIC_STATES1 << EIC_DPRESCALER_STATES1_Pos)
	        | CONF_EIC_TICKON << EIC_DPRESCALER_TICKON_Pos | 0);

	hri_eic_write_CONFIG_reg(EIC,
    1d3c:	220c      	movs	r2, #12
    1d3e:	2100      	movs	r1, #0
    1d40:	480d      	ldr	r0, [pc, #52]	; (1d78 <_ext_irq_init+0xb4>)
    1d42:	4b19      	ldr	r3, [pc, #100]	; (1da8 <_ext_irq_init+0xe4>)
    1d44:	4798      	blx	r3
	                             | (CONF_EIC_FILTEN5 << EIC_CONFIG_FILTEN5_Pos) | EIC_CONFIG_SENSE5(CONF_EIC_SENSE5)
	                             | (CONF_EIC_FILTEN6 << EIC_CONFIG_FILTEN6_Pos) | EIC_CONFIG_SENSE6(CONF_EIC_SENSE6)
	                             | (CONF_EIC_FILTEN7 << EIC_CONFIG_FILTEN7_Pos) | EIC_CONFIG_SENSE7(CONF_EIC_SENSE7)
	                             | 0);

	hri_eic_write_CONFIG_reg(EIC,
    1d46:	2200      	movs	r2, #0
    1d48:	2101      	movs	r1, #1
    1d4a:	480b      	ldr	r0, [pc, #44]	; (1d78 <_ext_irq_init+0xb4>)
    1d4c:	4b16      	ldr	r3, [pc, #88]	; (1da8 <_ext_irq_init+0xe4>)
    1d4e:	4798      	blx	r3
	                             | (CONF_EIC_FILTEN13 << EIC_CONFIG_FILTEN5_Pos) | EIC_CONFIG_SENSE5(CONF_EIC_SENSE13)
	                             | (CONF_EIC_FILTEN14 << EIC_CONFIG_FILTEN6_Pos) | EIC_CONFIG_SENSE6(CONF_EIC_SENSE14)
	                             | (CONF_EIC_FILTEN15 << EIC_CONFIG_FILTEN7_Pos) | EIC_CONFIG_SENSE7(CONF_EIC_SENSE15)
	                             | 0);

	hri_eic_set_CTRLA_ENABLE_bit(EIC);
    1d50:	4809      	ldr	r0, [pc, #36]	; (1d78 <_ext_irq_init+0xb4>)
    1d52:	4b16      	ldr	r3, [pc, #88]	; (1dac <_ext_irq_init+0xe8>)
    1d54:	4798      	blx	r3
	NVIC_DisableIRQ(EIC_0_IRQn);
    1d56:	200c      	movs	r0, #12
    1d58:	4b15      	ldr	r3, [pc, #84]	; (1db0 <_ext_irq_init+0xec>)
    1d5a:	4798      	blx	r3
	NVIC_ClearPendingIRQ(EIC_0_IRQn);
    1d5c:	200c      	movs	r0, #12
    1d5e:	4b15      	ldr	r3, [pc, #84]	; (1db4 <_ext_irq_init+0xf0>)
    1d60:	4798      	blx	r3
	NVIC_EnableIRQ(EIC_0_IRQn);
    1d62:	200c      	movs	r0, #12
    1d64:	4b14      	ldr	r3, [pc, #80]	; (1db8 <_ext_irq_init+0xf4>)
    1d66:	4798      	blx	r3

	callback = cb;
    1d68:	4a14      	ldr	r2, [pc, #80]	; (1dbc <_ext_irq_init+0xf8>)
    1d6a:	687b      	ldr	r3, [r7, #4]
    1d6c:	6013      	str	r3, [r2, #0]

	return ERR_NONE;
    1d6e:	2300      	movs	r3, #0
}
    1d70:	4618      	mov	r0, r3
    1d72:	3708      	adds	r7, #8
    1d74:	46bd      	mov	sp, r7
    1d76:	bd80      	pop	{r7, pc}
    1d78:	40002800 	.word	0x40002800
    1d7c:	00001abd 	.word	0x00001abd
    1d80:	00001bb5 	.word	0x00001bb5
    1d84:	00001b45 	.word	0x00001b45
    1d88:	00001a99 	.word	0x00001a99
    1d8c:	00001be5 	.word	0x00001be5
    1d90:	00001b71 	.word	0x00001b71
    1d94:	00001c0d 	.word	0x00001c0d
    1d98:	00001c2b 	.word	0x00001c2b
    1d9c:	00001c47 	.word	0x00001c47
    1da0:	00001c8b 	.word	0x00001c8b
    1da4:	00001ca7 	.word	0x00001ca7
    1da8:	00001c63 	.word	0x00001c63
    1dac:	00001b19 	.word	0x00001b19
    1db0:	00001a19 	.word	0x00001a19
    1db4:	00001a5d 	.word	0x00001a5d
    1db8:	000019dd 	.word	0x000019dd
    1dbc:	200000e4 	.word	0x200000e4

00001dc0 <_ext_irq_handler>:

/**
 * \brief Inter EIC interrupt handler
 */
static void _ext_irq_handler(void)
{
    1dc0:	b580      	push	{r7, lr}
    1dc2:	b084      	sub	sp, #16
    1dc4:	af00      	add	r7, sp, #0
	volatile uint32_t flags = hri_eic_read_INTFLAG_reg(EIC);
    1dc6:	483f      	ldr	r0, [pc, #252]	; (1ec4 <_ext_irq_handler+0x104>)
    1dc8:	4b3f      	ldr	r3, [pc, #252]	; (1ec8 <_ext_irq_handler+0x108>)
    1dca:	4798      	blx	r3
    1dcc:	4603      	mov	r3, r0
    1dce:	603b      	str	r3, [r7, #0]
	int8_t            pos;
	uint32_t          pin = INVALID_PIN_NUMBER;
    1dd0:	f04f 33ff 	mov.w	r3, #4294967295
    1dd4:	60bb      	str	r3, [r7, #8]

	hri_eic_clear_INTFLAG_reg(EIC, flags);
    1dd6:	683b      	ldr	r3, [r7, #0]
    1dd8:	4619      	mov	r1, r3
    1dda:	483a      	ldr	r0, [pc, #232]	; (1ec4 <_ext_irq_handler+0x104>)
    1ddc:	4b3b      	ldr	r3, [pc, #236]	; (1ecc <_ext_irq_handler+0x10c>)
    1dde:	4798      	blx	r3

	ASSERT(callback);
    1de0:	4b3b      	ldr	r3, [pc, #236]	; (1ed0 <_ext_irq_handler+0x110>)
    1de2:	681b      	ldr	r3, [r3, #0]
    1de4:	2b00      	cmp	r3, #0
    1de6:	bf14      	ite	ne
    1de8:	2301      	movne	r3, #1
    1dea:	2300      	moveq	r3, #0
    1dec:	b2db      	uxtb	r3, r3
    1dee:	22e8      	movs	r2, #232	; 0xe8
    1df0:	4938      	ldr	r1, [pc, #224]	; (1ed4 <_ext_irq_handler+0x114>)
    1df2:	4618      	mov	r0, r3
    1df4:	4b38      	ldr	r3, [pc, #224]	; (1ed8 <_ext_irq_handler+0x118>)
    1df6:	4798      	blx	r3

	while (flags) {
    1df8:	e05c      	b.n	1eb4 <_ext_irq_handler+0xf4>
		pos = ffs(flags) - 1;
    1dfa:	683b      	ldr	r3, [r7, #0]
    1dfc:	4618      	mov	r0, r3
    1dfe:	4b37      	ldr	r3, [pc, #220]	; (1edc <_ext_irq_handler+0x11c>)
    1e00:	4798      	blx	r3
    1e02:	4603      	mov	r3, r0
    1e04:	b2db      	uxtb	r3, r3
    1e06:	3b01      	subs	r3, #1
    1e08:	b2db      	uxtb	r3, r3
    1e0a:	73fb      	strb	r3, [r7, #15]
		while (-1 != pos) {
    1e0c:	e043      	b.n	1e96 <_ext_irq_handler+0xd6>
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
    1e0e:	2300      	movs	r3, #0
    1e10:	71fb      	strb	r3, [r7, #7]
    1e12:	2301      	movs	r3, #1
    1e14:	71bb      	strb	r3, [r7, #6]

			while (upper >= lower) {
    1e16:	e020      	b.n	1e5a <_ext_irq_handler+0x9a>
				middle = (upper + lower) >> 1;
    1e18:	79ba      	ldrb	r2, [r7, #6]
    1e1a:	79fb      	ldrb	r3, [r7, #7]
    1e1c:	4413      	add	r3, r2
    1e1e:	105b      	asrs	r3, r3, #1
    1e20:	717b      	strb	r3, [r7, #5]
				if (_map[middle].extint == pos) {
    1e22:	797b      	ldrb	r3, [r7, #5]
    1e24:	4a2e      	ldr	r2, [pc, #184]	; (1ee0 <_ext_irq_handler+0x120>)
    1e26:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    1e2a:	461a      	mov	r2, r3
    1e2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
    1e30:	429a      	cmp	r2, r3
    1e32:	d102      	bne.n	1e3a <_ext_irq_handler+0x7a>
					pin = _map[middle].pin;
    1e34:	2320      	movs	r3, #32
    1e36:	60bb      	str	r3, [r7, #8]
					break;
    1e38:	e013      	b.n	1e62 <_ext_irq_handler+0xa2>
				}
				if (_map[middle].extint < pos) {
    1e3a:	797b      	ldrb	r3, [r7, #5]
    1e3c:	4a28      	ldr	r2, [pc, #160]	; (1ee0 <_ext_irq_handler+0x120>)
    1e3e:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    1e42:	461a      	mov	r2, r3
    1e44:	f997 300f 	ldrsb.w	r3, [r7, #15]
    1e48:	429a      	cmp	r2, r3
    1e4a:	da03      	bge.n	1e54 <_ext_irq_handler+0x94>
					lower = middle + 1;
    1e4c:	797b      	ldrb	r3, [r7, #5]
    1e4e:	3301      	adds	r3, #1
    1e50:	71fb      	strb	r3, [r7, #7]
    1e52:	e002      	b.n	1e5a <_ext_irq_handler+0x9a>
				} else {
					upper = middle - 1;
    1e54:	797b      	ldrb	r3, [r7, #5]
    1e56:	3b01      	subs	r3, #1
    1e58:	71bb      	strb	r3, [r7, #6]
			while (upper >= lower) {
    1e5a:	79ba      	ldrb	r2, [r7, #6]
    1e5c:	79fb      	ldrb	r3, [r7, #7]
    1e5e:	429a      	cmp	r2, r3
    1e60:	d2da      	bcs.n	1e18 <_ext_irq_handler+0x58>
				}
			}

			if (INVALID_PIN_NUMBER != pin) {
    1e62:	68bb      	ldr	r3, [r7, #8]
    1e64:	f1b3 3fff 	cmp.w	r3, #4294967295
    1e68:	d003      	beq.n	1e72 <_ext_irq_handler+0xb2>
				callback(pin);
    1e6a:	4b19      	ldr	r3, [pc, #100]	; (1ed0 <_ext_irq_handler+0x110>)
    1e6c:	681b      	ldr	r3, [r3, #0]
    1e6e:	68b8      	ldr	r0, [r7, #8]
    1e70:	4798      	blx	r3
			}
			flags &= ~(1ul << pos);
    1e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
    1e76:	2201      	movs	r2, #1
    1e78:	fa02 f303 	lsl.w	r3, r2, r3
    1e7c:	43da      	mvns	r2, r3
    1e7e:	683b      	ldr	r3, [r7, #0]
    1e80:	4013      	ands	r3, r2
    1e82:	603b      	str	r3, [r7, #0]
			pos = ffs(flags) - 1;
    1e84:	683b      	ldr	r3, [r7, #0]
    1e86:	4618      	mov	r0, r3
    1e88:	4b14      	ldr	r3, [pc, #80]	; (1edc <_ext_irq_handler+0x11c>)
    1e8a:	4798      	blx	r3
    1e8c:	4603      	mov	r3, r0
    1e8e:	b2db      	uxtb	r3, r3
    1e90:	3b01      	subs	r3, #1
    1e92:	b2db      	uxtb	r3, r3
    1e94:	73fb      	strb	r3, [r7, #15]
		while (-1 != pos) {
    1e96:	f997 300f 	ldrsb.w	r3, [r7, #15]
    1e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
    1e9e:	d1b6      	bne.n	1e0e <_ext_irq_handler+0x4e>
		}
		flags = hri_eic_read_INTFLAG_reg(EIC);
    1ea0:	4808      	ldr	r0, [pc, #32]	; (1ec4 <_ext_irq_handler+0x104>)
    1ea2:	4b09      	ldr	r3, [pc, #36]	; (1ec8 <_ext_irq_handler+0x108>)
    1ea4:	4798      	blx	r3
    1ea6:	4603      	mov	r3, r0
    1ea8:	603b      	str	r3, [r7, #0]
		hri_eic_clear_INTFLAG_reg(EIC, flags);
    1eaa:	683b      	ldr	r3, [r7, #0]
    1eac:	4619      	mov	r1, r3
    1eae:	4805      	ldr	r0, [pc, #20]	; (1ec4 <_ext_irq_handler+0x104>)
    1eb0:	4b06      	ldr	r3, [pc, #24]	; (1ecc <_ext_irq_handler+0x10c>)
    1eb2:	4798      	blx	r3
	while (flags) {
    1eb4:	683b      	ldr	r3, [r7, #0]
    1eb6:	2b00      	cmp	r3, #0
    1eb8:	d19f      	bne.n	1dfa <_ext_irq_handler+0x3a>
	}
}
    1eba:	bf00      	nop
    1ebc:	3710      	adds	r7, #16
    1ebe:	46bd      	mov	sp, r7
    1ec0:	bd80      	pop	{r7, pc}
    1ec2:	bf00      	nop
    1ec4:	40002800 	.word	0x40002800
    1ec8:	00001ae5 	.word	0x00001ae5
    1ecc:	00001afd 	.word	0x00001afd
    1ed0:	200000e4 	.word	0x200000e4
    1ed4:	000056b0 	.word	0x000056b0
    1ed8:	00001629 	.word	0x00001629
    1edc:	00004cc1 	.word	0x00004cc1
    1ee0:	000056a8 	.word	0x000056a8

00001ee4 <EIC_0_Handler>:

/**
 * \brief EIC interrupt handler
 */
void EIC_0_Handler(void)
{
    1ee4:	b580      	push	{r7, lr}
    1ee6:	af00      	add	r7, sp, #0
	_ext_irq_handler();
    1ee8:	4b01      	ldr	r3, [pc, #4]	; (1ef0 <EIC_0_Handler+0xc>)
    1eea:	4798      	blx	r3
}
    1eec:	bf00      	nop
    1eee:	bd80      	pop	{r7, pc}
    1ef0:	00001dc1 	.word	0x00001dc1

00001ef4 <hri_evsys_write_USER_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
    1ef4:	b480      	push	{r7}
    1ef6:	b085      	sub	sp, #20
    1ef8:	af00      	add	r7, sp, #0
    1efa:	60f8      	str	r0, [r7, #12]
    1efc:	460b      	mov	r3, r1
    1efe:	607a      	str	r2, [r7, #4]
    1f00:	72fb      	strb	r3, [r7, #11]
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    1f02:	7afa      	ldrb	r2, [r7, #11]
    1f04:	68fb      	ldr	r3, [r7, #12]
    1f06:	3248      	adds	r2, #72	; 0x48
    1f08:	6879      	ldr	r1, [r7, #4]
    1f0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	EVSYS_CRITICAL_SECTION_LEAVE();
}
    1f0e:	bf00      	nop
    1f10:	3714      	adds	r7, #20
    1f12:	46bd      	mov	sp, r7
    1f14:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f18:	4770      	bx	lr

00001f1a <hri_evsys_write_CHINTEN_reg>:
	return ((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg;
}

static inline void hri_evsys_write_CHINTEN_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_chintenset_reg_t data)
{
    1f1a:	b480      	push	{r7}
    1f1c:	b083      	sub	sp, #12
    1f1e:	af00      	add	r7, sp, #0
    1f20:	6078      	str	r0, [r7, #4]
    1f22:	460b      	mov	r3, r1
    1f24:	70fb      	strb	r3, [r7, #3]
    1f26:	4613      	mov	r3, r2
    1f28:	70bb      	strb	r3, [r7, #2]
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    1f2a:	78fb      	ldrb	r3, [r7, #3]
    1f2c:	687a      	ldr	r2, [r7, #4]
    1f2e:	3304      	adds	r3, #4
    1f30:	00db      	lsls	r3, r3, #3
    1f32:	4413      	add	r3, r2
    1f34:	78ba      	ldrb	r2, [r7, #2]
    1f36:	715a      	strb	r2, [r3, #5]
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    1f38:	78fb      	ldrb	r3, [r7, #3]
    1f3a:	78ba      	ldrb	r2, [r7, #2]
    1f3c:	43d2      	mvns	r2, r2
    1f3e:	b2d1      	uxtb	r1, r2
    1f40:	687a      	ldr	r2, [r7, #4]
    1f42:	3304      	adds	r3, #4
    1f44:	00db      	lsls	r3, r3, #3
    1f46:	4413      	add	r3, r2
    1f48:	460a      	mov	r2, r1
    1f4a:	711a      	strb	r2, [r3, #4]
}
    1f4c:	bf00      	nop
    1f4e:	370c      	adds	r7, #12
    1f50:	46bd      	mov	sp, r7
    1f52:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f56:	4770      	bx	lr

00001f58 <hri_evsys_write_CHANNEL_reg>:
	return tmp;
}

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
    1f58:	b480      	push	{r7}
    1f5a:	b085      	sub	sp, #20
    1f5c:	af00      	add	r7, sp, #0
    1f5e:	60f8      	str	r0, [r7, #12]
    1f60:	460b      	mov	r3, r1
    1f62:	607a      	str	r2, [r7, #4]
    1f64:	72fb      	strb	r3, [r7, #11]
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    1f66:	7afa      	ldrb	r2, [r7, #11]
    1f68:	68fb      	ldr	r3, [r7, #12]
    1f6a:	3204      	adds	r2, #4
    1f6c:	6879      	ldr	r1, [r7, #4]
    1f6e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	EVSYS_CRITICAL_SECTION_LEAVE();
}
    1f72:	bf00      	nop
    1f74:	3714      	adds	r7, #20
    1f76:	46bd      	mov	sp, r7
    1f78:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f7c:	4770      	bx	lr
	...

00001f80 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    1f80:	b580      	push	{r7, lr}
    1f82:	b082      	sub	sp, #8
    1f84:	af00      	add	r7, sp, #0
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
    1f86:	2300      	movs	r3, #0
    1f88:	71fb      	strb	r3, [r7, #7]
    1f8a:	e00b      	b.n	1fa4 <_event_system_init+0x24>
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    1f8c:	79fb      	ldrb	r3, [r7, #7]
    1f8e:	4a18      	ldr	r2, [pc, #96]	; (1ff0 <_event_system_init+0x70>)
    1f90:	5cd3      	ldrb	r3, [r2, r3]
    1f92:	461a      	mov	r2, r3
    1f94:	79fb      	ldrb	r3, [r7, #7]
    1f96:	4619      	mov	r1, r3
    1f98:	4816      	ldr	r0, [pc, #88]	; (1ff4 <_event_system_init+0x74>)
    1f9a:	4b17      	ldr	r3, [pc, #92]	; (1ff8 <_event_system_init+0x78>)
    1f9c:	4798      	blx	r3
	for (i = 0; i < EVSYS_USERS; i++) {
    1f9e:	79fb      	ldrb	r3, [r7, #7]
    1fa0:	3301      	adds	r3, #1
    1fa2:	71fb      	strb	r3, [r7, #7]
    1fa4:	79fb      	ldrb	r3, [r7, #7]
    1fa6:	2b42      	cmp	r3, #66	; 0x42
    1fa8:	d9f0      	bls.n	1f8c <_event_system_init+0xc>
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    1faa:	2300      	movs	r3, #0
    1fac:	71fb      	strb	r3, [r7, #7]
    1fae:	e016      	b.n	1fde <_event_system_init+0x5e>
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    1fb0:	79fb      	ldrb	r3, [r7, #7]
    1fb2:	4a12      	ldr	r2, [pc, #72]	; (1ffc <_event_system_init+0x7c>)
    1fb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    1fb8:	461a      	mov	r2, r3
    1fba:	79fb      	ldrb	r3, [r7, #7]
    1fbc:	4619      	mov	r1, r3
    1fbe:	480d      	ldr	r0, [pc, #52]	; (1ff4 <_event_system_init+0x74>)
    1fc0:	4b0f      	ldr	r3, [pc, #60]	; (2000 <_event_system_init+0x80>)
    1fc2:	4798      	blx	r3
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    1fc4:	79fb      	ldrb	r3, [r7, #7]
    1fc6:	4a0f      	ldr	r2, [pc, #60]	; (2004 <_event_system_init+0x84>)
    1fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    1fcc:	b2da      	uxtb	r2, r3
    1fce:	79fb      	ldrb	r3, [r7, #7]
    1fd0:	4619      	mov	r1, r3
    1fd2:	4808      	ldr	r0, [pc, #32]	; (1ff4 <_event_system_init+0x74>)
    1fd4:	4b0c      	ldr	r3, [pc, #48]	; (2008 <_event_system_init+0x88>)
    1fd6:	4798      	blx	r3
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    1fd8:	79fb      	ldrb	r3, [r7, #7]
    1fda:	3301      	adds	r3, #1
    1fdc:	71fb      	strb	r3, [r7, #7]
    1fde:	79fb      	ldrb	r3, [r7, #7]
    1fe0:	2b1f      	cmp	r3, #31
    1fe2:	d9e5      	bls.n	1fb0 <_event_system_init+0x30>
	}

	return ERR_NONE;
    1fe4:	2300      	movs	r3, #0
}
    1fe6:	4618      	mov	r0, r3
    1fe8:	3708      	adds	r7, #8
    1fea:	46bd      	mov	sp, r7
    1fec:	bd80      	pop	{r7, pc}
    1fee:	bf00      	nop
    1ff0:	000056c8 	.word	0x000056c8
    1ff4:	4100e000 	.word	0x4100e000
    1ff8:	00001ef5 	.word	0x00001ef5
    1ffc:	0000570c 	.word	0x0000570c
    2000:	00001f59 	.word	0x00001f59
    2004:	0000574c 	.word	0x0000574c
    2008:	00001f1b 	.word	0x00001f1b

0000200c <hri_gclk_wait_for_sync>:
{
    200c:	b480      	push	{r7}
    200e:	b083      	sub	sp, #12
    2010:	af00      	add	r7, sp, #0
    2012:	6078      	str	r0, [r7, #4]
    2014:	6039      	str	r1, [r7, #0]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2016:	bf00      	nop
    2018:	687b      	ldr	r3, [r7, #4]
    201a:	685a      	ldr	r2, [r3, #4]
    201c:	683b      	ldr	r3, [r7, #0]
    201e:	4013      	ands	r3, r2
    2020:	2b00      	cmp	r3, #0
    2022:	d1f9      	bne.n	2018 <hri_gclk_wait_for_sync+0xc>
}
    2024:	bf00      	nop
    2026:	370c      	adds	r7, #12
    2028:	46bd      	mov	sp, r7
    202a:	f85d 7b04 	ldr.w	r7, [sp], #4
    202e:	4770      	bx	lr

00002030 <hri_gclk_write_GENCTRL_reg>:
{
    2030:	b580      	push	{r7, lr}
    2032:	b084      	sub	sp, #16
    2034:	af00      	add	r7, sp, #0
    2036:	60f8      	str	r0, [r7, #12]
    2038:	460b      	mov	r3, r1
    203a:	607a      	str	r2, [r7, #4]
    203c:	72fb      	strb	r3, [r7, #11]
	((Gclk *)hw)->GENCTRL[index].reg = data;
    203e:	7afa      	ldrb	r2, [r7, #11]
    2040:	68fb      	ldr	r3, [r7, #12]
    2042:	3208      	adds	r2, #8
    2044:	6879      	ldr	r1, [r7, #4]
    2046:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    204a:	f643 71fd 	movw	r1, #16381	; 0x3ffd
    204e:	68f8      	ldr	r0, [r7, #12]
    2050:	4b02      	ldr	r3, [pc, #8]	; (205c <hri_gclk_write_GENCTRL_reg+0x2c>)
    2052:	4798      	blx	r3
}
    2054:	bf00      	nop
    2056:	3710      	adds	r7, #16
    2058:	46bd      	mov	sp, r7
    205a:	bd80      	pop	{r7, pc}
    205c:	0000200d 	.word	0x0000200d

00002060 <_gclk_init_generators_by_fref>:
	        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
#endif
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
    2060:	b580      	push	{r7, lr}
    2062:	b082      	sub	sp, #8
    2064:	af00      	add	r7, sp, #0
    2066:	6078      	str	r0, [r7, #4]

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    2068:	687b      	ldr	r3, [r7, #4]
    206a:	f003 0301 	and.w	r3, r3, #1
    206e:	2b00      	cmp	r3, #0
    2070:	d004      	beq.n	207c <_gclk_init_generators_by_fref+0x1c>
		hri_gclk_write_GENCTRL_reg(
    2072:	4a04      	ldr	r2, [pc, #16]	; (2084 <_gclk_init_generators_by_fref+0x24>)
    2074:	2100      	movs	r1, #0
    2076:	4804      	ldr	r0, [pc, #16]	; (2088 <_gclk_init_generators_by_fref+0x28>)
    2078:	4b04      	ldr	r3, [pc, #16]	; (208c <_gclk_init_generators_by_fref+0x2c>)
    207a:	4798      	blx	r3
		        | (CONF_GCLK_GEN_11_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_11_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_11_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_11_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
	}
#endif
}
    207c:	bf00      	nop
    207e:	3708      	adds	r7, #8
    2080:	46bd      	mov	sp, r7
    2082:	bd80      	pop	{r7, pc}
    2084:	00010101 	.word	0x00010101
    2088:	40001c00 	.word	0x40001c00
    208c:	00002031 	.word	0x00002031

00002090 <hri_mclk_write_CPUDIV_reg>:
{
    2090:	b480      	push	{r7}
    2092:	b083      	sub	sp, #12
    2094:	af00      	add	r7, sp, #0
    2096:	6078      	str	r0, [r7, #4]
    2098:	460b      	mov	r3, r1
    209a:	70fb      	strb	r3, [r7, #3]
	((Mclk *)hw)->CPUDIV.reg = data;
    209c:	687b      	ldr	r3, [r7, #4]
    209e:	78fa      	ldrb	r2, [r7, #3]
    20a0:	715a      	strb	r2, [r3, #5]
}
    20a2:	bf00      	nop
    20a4:	370c      	adds	r7, #12
    20a6:	46bd      	mov	sp, r7
    20a8:	f85d 7b04 	ldr.w	r7, [sp], #4
    20ac:	4770      	bx	lr
	...

000020b0 <_mclk_init>:

/**
 * \brief Initialize master clock generator
 */
void _mclk_init(void)
{
    20b0:	b580      	push	{r7, lr}
    20b2:	b082      	sub	sp, #8
    20b4:	af00      	add	r7, sp, #0
	void *hw = (void *)MCLK;
    20b6:	4b05      	ldr	r3, [pc, #20]	; (20cc <_mclk_init+0x1c>)
    20b8:	607b      	str	r3, [r7, #4]
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_DIV(CONF_MCLK_CPUDIV));
    20ba:	2101      	movs	r1, #1
    20bc:	6878      	ldr	r0, [r7, #4]
    20be:	4b04      	ldr	r3, [pc, #16]	; (20d0 <_mclk_init+0x20>)
    20c0:	4798      	blx	r3
}
    20c2:	bf00      	nop
    20c4:	3708      	adds	r7, #8
    20c6:	46bd      	mov	sp, r7
    20c8:	bd80      	pop	{r7, pc}
    20ca:	bf00      	nop
    20cc:	40000800 	.word	0x40000800
    20d0:	00002091 	.word	0x00002091

000020d4 <hri_osc32kctrl_write_RTCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_RTCCTRL_reg(const void *const hw, hri_osc32kctrl_rtcctrl_reg_t data)
{
    20d4:	b480      	push	{r7}
    20d6:	b083      	sub	sp, #12
    20d8:	af00      	add	r7, sp, #0
    20da:	6078      	str	r0, [r7, #4]
    20dc:	460b      	mov	r3, r1
    20de:	70fb      	strb	r3, [r7, #3]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    20e0:	687b      	ldr	r3, [r7, #4]
    20e2:	78fa      	ldrb	r2, [r7, #3]
    20e4:	741a      	strb	r2, [r3, #16]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    20e6:	bf00      	nop
    20e8:	370c      	adds	r7, #12
    20ea:	46bd      	mov	sp, r7
    20ec:	f85d 7b04 	ldr.w	r7, [sp], #4
    20f0:	4770      	bx	lr

000020f2 <hri_osc32kctrl_read_OSCULP32K_CALIB_bf>:
	((Osc32kctrl *)hw)->OSCULP32K.reg ^= OSC32KCTRL_OSCULP32K_CALIB(mask);
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
    20f2:	b480      	push	{r7}
    20f4:	b085      	sub	sp, #20
    20f6:	af00      	add	r7, sp, #0
    20f8:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    20fa:	687b      	ldr	r3, [r7, #4]
    20fc:	69db      	ldr	r3, [r3, #28]
    20fe:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & OSC32KCTRL_OSCULP32K_CALIB_Msk) >> OSC32KCTRL_OSCULP32K_CALIB_Pos;
    2100:	68fb      	ldr	r3, [r7, #12]
    2102:	0a1b      	lsrs	r3, r3, #8
    2104:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2108:	60fb      	str	r3, [r7, #12]
	return tmp;
    210a:	68fb      	ldr	r3, [r7, #12]
}
    210c:	4618      	mov	r0, r3
    210e:	3714      	adds	r7, #20
    2110:	46bd      	mov	sp, r7
    2112:	f85d 7b04 	ldr.w	r7, [sp], #4
    2116:	4770      	bx	lr

00002118 <hri_osc32kctrl_write_OSCULP32K_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
    2118:	b480      	push	{r7}
    211a:	b083      	sub	sp, #12
    211c:	af00      	add	r7, sp, #0
    211e:	6078      	str	r0, [r7, #4]
    2120:	6039      	str	r1, [r7, #0]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    2122:	687b      	ldr	r3, [r7, #4]
    2124:	683a      	ldr	r2, [r7, #0]
    2126:	61da      	str	r2, [r3, #28]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    2128:	bf00      	nop
    212a:	370c      	adds	r7, #12
    212c:	46bd      	mov	sp, r7
    212e:	f85d 7b04 	ldr.w	r7, [sp], #4
    2132:	4770      	bx	lr

00002134 <_osc32kctrl_init_sources>:

/**
 * \brief Initialize 32 kHz clock sources
 */
void _osc32kctrl_init_sources(void)
{
    2134:	b580      	push	{r7, lr}
    2136:	b082      	sub	sp, #8
    2138:	af00      	add	r7, sp, #0
	void *   hw    = (void *)OSC32KCTRL;
    213a:	4b0c      	ldr	r3, [pc, #48]	; (216c <_osc32kctrl_init_sources+0x38>)
    213c:	607b      	str	r3, [r7, #4]
	uint16_t calib = 0;
    213e:	2300      	movs	r3, #0
    2140:	807b      	strh	r3, [r7, #2]

	hri_osc32kctrl_write_EVCTRL_reg(hw, (CONF_XOSC32K_CFDEO << OSC32KCTRL_EVCTRL_CFDEO_Pos));
#endif

#if CONF_OSCULP32K_CONFIG == 1
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
    2142:	6878      	ldr	r0, [r7, #4]
    2144:	4b0a      	ldr	r3, [pc, #40]	; (2170 <_osc32kctrl_init_sources+0x3c>)
    2146:	4798      	blx	r3
    2148:	4603      	mov	r3, r0
    214a:	807b      	strh	r3, [r7, #2]
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    214c:	887b      	ldrh	r3, [r7, #2]
    214e:	021b      	lsls	r3, r3, #8
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
    2150:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
    2154:	4619      	mov	r1, r3
    2156:	6878      	ldr	r0, [r7, #4]
    2158:	4b06      	ldr	r3, [pc, #24]	; (2174 <_osc32kctrl_init_sources+0x40>)
    215a:	4798      	blx	r3
	while (!hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(hw))
		;
#endif
#endif

	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
    215c:	2101      	movs	r1, #1
    215e:	6878      	ldr	r0, [r7, #4]
    2160:	4b05      	ldr	r3, [pc, #20]	; (2178 <_osc32kctrl_init_sources+0x44>)
    2162:	4798      	blx	r3
	(void)calib;
}
    2164:	bf00      	nop
    2166:	3708      	adds	r7, #8
    2168:	46bd      	mov	sp, r7
    216a:	bd80      	pop	{r7, pc}
    216c:	40001400 	.word	0x40001400
    2170:	000020f3 	.word	0x000020f3
    2174:	00002119 	.word	0x00002119
    2178:	000020d5 	.word	0x000020d5

0000217c <hri_oscctrl_get_STATUS_XOSCRDY1_bit>:
{
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY0) >> OSCCTRL_STATUS_XOSCRDY0_Pos;
}

static inline bool hri_oscctrl_get_STATUS_XOSCRDY1_bit(const void *const hw)
{
    217c:	b480      	push	{r7}
    217e:	b083      	sub	sp, #12
    2180:	af00      	add	r7, sp, #0
    2182:	6078      	str	r0, [r7, #4]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
    2184:	687b      	ldr	r3, [r7, #4]
    2186:	691b      	ldr	r3, [r3, #16]
    2188:	085b      	lsrs	r3, r3, #1
    218a:	f003 0301 	and.w	r3, r3, #1
    218e:	2b00      	cmp	r3, #0
    2190:	bf14      	ite	ne
    2192:	2301      	movne	r3, #1
    2194:	2300      	moveq	r3, #0
    2196:	b2db      	uxtb	r3, r3
}
    2198:	4618      	mov	r0, r3
    219a:	370c      	adds	r7, #12
    219c:	46bd      	mov	sp, r7
    219e:	f85d 7b04 	ldr.w	r7, [sp], #4
    21a2:	4770      	bx	lr

000021a4 <hri_oscctrl_write_XOSCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
    21a4:	b480      	push	{r7}
    21a6:	b085      	sub	sp, #20
    21a8:	af00      	add	r7, sp, #0
    21aa:	60f8      	str	r0, [r7, #12]
    21ac:	460b      	mov	r3, r1
    21ae:	607a      	str	r2, [r7, #4]
    21b0:	72fb      	strb	r3, [r7, #11]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
    21b2:	7afb      	ldrb	r3, [r7, #11]
    21b4:	68fa      	ldr	r2, [r7, #12]
    21b6:	3304      	adds	r3, #4
    21b8:	009b      	lsls	r3, r3, #2
    21ba:	4413      	add	r3, r2
    21bc:	687a      	ldr	r2, [r7, #4]
    21be:	605a      	str	r2, [r3, #4]
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    21c0:	bf00      	nop
    21c2:	3714      	adds	r7, #20
    21c4:	46bd      	mov	sp, r7
    21c6:	f85d 7b04 	ldr.w	r7, [sp], #4
    21ca:	4770      	bx	lr

000021cc <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    21cc:	b580      	push	{r7, lr}
    21ce:	b082      	sub	sp, #8
    21d0:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    21d2:	4b0a      	ldr	r3, [pc, #40]	; (21fc <_oscctrl_init_sources+0x30>)
    21d4:	607b      	str	r3, [r7, #4]
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 0);
#endif
#endif

#if CONF_XOSC1_CONFIG == 1
	hri_oscctrl_write_XOSCCTRL_reg(
    21d6:	4a0a      	ldr	r2, [pc, #40]	; (2200 <_oscctrl_init_sources+0x34>)
    21d8:	2101      	movs	r1, #1
    21da:	6878      	ldr	r0, [r7, #4]
    21dc:	4b09      	ldr	r3, [pc, #36]	; (2204 <_oscctrl_init_sources+0x38>)
    21de:	4798      	blx	r3
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
    21e0:	bf00      	nop
    21e2:	6878      	ldr	r0, [r7, #4]
    21e4:	4b08      	ldr	r3, [pc, #32]	; (2208 <_oscctrl_init_sources+0x3c>)
    21e6:	4798      	blx	r3
    21e8:	4603      	mov	r3, r0
    21ea:	f083 0301 	eor.w	r3, r3, #1
    21ee:	b2db      	uxtb	r3, r3
    21f0:	2b00      	cmp	r3, #0
    21f2:	d1f6      	bne.n	21e2 <_oscctrl_init_sources+0x16>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    21f4:	bf00      	nop
    21f6:	3708      	adds	r7, #8
    21f8:	46bd      	mov	sp, r7
    21fa:	bd80      	pop	{r7, pc}
    21fc:	40001000 	.word	0x40001000
    2200:	03002606 	.word	0x03002606
    2204:	000021a5 	.word	0x000021a5
    2208:	0000217d 	.word	0x0000217d

0000220c <_oscctrl_init_referenced_generators>:

void _oscctrl_init_referenced_generators(void)
{
    220c:	b480      	push	{r7}
    220e:	b083      	sub	sp, #12
    2210:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    2212:	4b04      	ldr	r3, [pc, #16]	; (2224 <_oscctrl_init_referenced_generators+0x18>)
    2214:	607b      	str	r3, [r7, #4]
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
		;
#endif
	(void)hw;
}
    2216:	bf00      	nop
    2218:	370c      	adds	r7, #12
    221a:	46bd      	mov	sp, r7
    221c:	f85d 7b04 	ldr.w	r7, [sp], #4
    2220:	4770      	bx	lr
    2222:	bf00      	nop
    2224:	40001000 	.word	0x40001000

00002228 <hri_ramecc_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
    2228:	b480      	push	{r7}
    222a:	b083      	sub	sp, #12
    222c:	af00      	add	r7, sp, #0
    222e:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->INTFLAG.reg;
    2230:	687b      	ldr	r3, [r7, #4]
    2232:	789b      	ldrb	r3, [r3, #2]
    2234:	b2db      	uxtb	r3, r3
}
    2236:	4618      	mov	r0, r3
    2238:	370c      	adds	r7, #12
    223a:	46bd      	mov	sp, r7
    223c:	f85d 7b04 	ldr.w	r7, [sp], #4
    2240:	4770      	bx	lr

00002242 <hri_ramecc_read_ERRADDR_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
    2242:	b480      	push	{r7}
    2244:	b083      	sub	sp, #12
    2246:	af00      	add	r7, sp, #0
    2248:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->ERRADDR.reg;
    224a:	687b      	ldr	r3, [r7, #4]
    224c:	685b      	ldr	r3, [r3, #4]
}
    224e:	4618      	mov	r0, r3
    2250:	370c      	adds	r7, #12
    2252:	46bd      	mov	sp, r7
    2254:	f85d 7b04 	ldr.w	r7, [sp], #4
    2258:	4770      	bx	lr
	...

0000225c <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    225c:	b590      	push	{r4, r7, lr}
    225e:	b083      	sub	sp, #12
    2260:	af00      	add	r7, sp, #0
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
    2262:	4b17      	ldr	r3, [pc, #92]	; (22c0 <RAMECC_Handler+0x64>)
    2264:	607b      	str	r3, [r7, #4]
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    2266:	4817      	ldr	r0, [pc, #92]	; (22c4 <RAMECC_Handler+0x68>)
    2268:	4b17      	ldr	r3, [pc, #92]	; (22c8 <RAMECC_Handler+0x6c>)
    226a:	4798      	blx	r3
    226c:	4603      	mov	r3, r0
    226e:	603b      	str	r3, [r7, #0]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    2270:	683b      	ldr	r3, [r7, #0]
    2272:	f003 0302 	and.w	r3, r3, #2
    2276:	2b00      	cmp	r3, #0
    2278:	d00c      	beq.n	2294 <RAMECC_Handler+0x38>
    227a:	687b      	ldr	r3, [r7, #4]
    227c:	681b      	ldr	r3, [r3, #0]
    227e:	2b00      	cmp	r3, #0
    2280:	d008      	beq.n	2294 <RAMECC_Handler+0x38>
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2282:	687b      	ldr	r3, [r7, #4]
    2284:	681c      	ldr	r4, [r3, #0]
    2286:	480f      	ldr	r0, [pc, #60]	; (22c4 <RAMECC_Handler+0x68>)
    2288:	4b10      	ldr	r3, [pc, #64]	; (22cc <RAMECC_Handler+0x70>)
    228a:	4798      	blx	r3
    228c:	4603      	mov	r3, r0
    228e:	4618      	mov	r0, r3
    2290:	47a0      	blx	r4
    2292:	e012      	b.n	22ba <RAMECC_Handler+0x5e>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    2294:	683b      	ldr	r3, [r7, #0]
    2296:	f003 0301 	and.w	r3, r3, #1
    229a:	2b00      	cmp	r3, #0
    229c:	d00c      	beq.n	22b8 <RAMECC_Handler+0x5c>
    229e:	687b      	ldr	r3, [r7, #4]
    22a0:	685b      	ldr	r3, [r3, #4]
    22a2:	2b00      	cmp	r3, #0
    22a4:	d008      	beq.n	22b8 <RAMECC_Handler+0x5c>
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    22a6:	687b      	ldr	r3, [r7, #4]
    22a8:	685c      	ldr	r4, [r3, #4]
    22aa:	4806      	ldr	r0, [pc, #24]	; (22c4 <RAMECC_Handler+0x68>)
    22ac:	4b07      	ldr	r3, [pc, #28]	; (22cc <RAMECC_Handler+0x70>)
    22ae:	4798      	blx	r3
    22b0:	4603      	mov	r3, r0
    22b2:	4618      	mov	r0, r3
    22b4:	47a0      	blx	r4
    22b6:	e000      	b.n	22ba <RAMECC_Handler+0x5e>
	} else {
		return;
    22b8:	bf00      	nop
	}
}
    22ba:	370c      	adds	r7, #12
    22bc:	46bd      	mov	sp, r7
    22be:	bd90      	pop	{r4, r7, pc}
    22c0:	20000224 	.word	0x20000224
    22c4:	41020000 	.word	0x41020000
    22c8:	00002229 	.word	0x00002229
    22cc:	00002243 	.word	0x00002243

000022d0 <__NVIC_EnableIRQ>:
{
    22d0:	b480      	push	{r7}
    22d2:	b083      	sub	sp, #12
    22d4:	af00      	add	r7, sp, #0
    22d6:	4603      	mov	r3, r0
    22d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    22da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    22de:	2b00      	cmp	r3, #0
    22e0:	db0b      	blt.n	22fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    22e2:	4909      	ldr	r1, [pc, #36]	; (2308 <__NVIC_EnableIRQ+0x38>)
    22e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    22e8:	095b      	lsrs	r3, r3, #5
    22ea:	88fa      	ldrh	r2, [r7, #6]
    22ec:	f002 021f 	and.w	r2, r2, #31
    22f0:	2001      	movs	r0, #1
    22f2:	fa00 f202 	lsl.w	r2, r0, r2
    22f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    22fa:	bf00      	nop
    22fc:	370c      	adds	r7, #12
    22fe:	46bd      	mov	sp, r7
    2300:	f85d 7b04 	ldr.w	r7, [sp], #4
    2304:	4770      	bx	lr
    2306:	bf00      	nop
    2308:	e000e100 	.word	0xe000e100

0000230c <__NVIC_DisableIRQ>:
{
    230c:	b480      	push	{r7}
    230e:	b083      	sub	sp, #12
    2310:	af00      	add	r7, sp, #0
    2312:	4603      	mov	r3, r0
    2314:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    2316:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    231a:	2b00      	cmp	r3, #0
    231c:	db10      	blt.n	2340 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    231e:	490b      	ldr	r1, [pc, #44]	; (234c <__NVIC_DisableIRQ+0x40>)
    2320:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    2324:	095b      	lsrs	r3, r3, #5
    2326:	88fa      	ldrh	r2, [r7, #6]
    2328:	f002 021f 	and.w	r2, r2, #31
    232c:	2001      	movs	r0, #1
    232e:	fa00 f202 	lsl.w	r2, r0, r2
    2332:	3320      	adds	r3, #32
    2334:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2338:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    233c:	f3bf 8f6f 	isb	sy
}
    2340:	bf00      	nop
    2342:	370c      	adds	r7, #12
    2344:	46bd      	mov	sp, r7
    2346:	f85d 7b04 	ldr.w	r7, [sp], #4
    234a:	4770      	bx	lr
    234c:	e000e100 	.word	0xe000e100

00002350 <__NVIC_ClearPendingIRQ>:
{
    2350:	b480      	push	{r7}
    2352:	b083      	sub	sp, #12
    2354:	af00      	add	r7, sp, #0
    2356:	4603      	mov	r3, r0
    2358:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    235a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    235e:	2b00      	cmp	r3, #0
    2360:	db0c      	blt.n	237c <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2362:	4909      	ldr	r1, [pc, #36]	; (2388 <__NVIC_ClearPendingIRQ+0x38>)
    2364:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    2368:	095b      	lsrs	r3, r3, #5
    236a:	88fa      	ldrh	r2, [r7, #6]
    236c:	f002 021f 	and.w	r2, r2, #31
    2370:	2001      	movs	r0, #1
    2372:	fa00 f202 	lsl.w	r2, r0, r2
    2376:	3360      	adds	r3, #96	; 0x60
    2378:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    237c:	bf00      	nop
    237e:	370c      	adds	r7, #12
    2380:	46bd      	mov	sp, r7
    2382:	f85d 7b04 	ldr.w	r7, [sp], #4
    2386:	4770      	bx	lr
    2388:	e000e100 	.word	0xe000e100

0000238c <hri_sercomusart_wait_for_sync>:
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    238c:	b480      	push	{r7}
    238e:	b083      	sub	sp, #12
    2390:	af00      	add	r7, sp, #0
    2392:	6078      	str	r0, [r7, #4]
    2394:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2396:	bf00      	nop
    2398:	687b      	ldr	r3, [r7, #4]
    239a:	69da      	ldr	r2, [r3, #28]
    239c:	683b      	ldr	r3, [r7, #0]
    239e:	4013      	ands	r3, r2
    23a0:	2b00      	cmp	r3, #0
    23a2:	d1f9      	bne.n	2398 <hri_sercomusart_wait_for_sync+0xc>
	};
}
    23a4:	bf00      	nop
    23a6:	370c      	adds	r7, #12
    23a8:	46bd      	mov	sp, r7
    23aa:	f85d 7b04 	ldr.w	r7, [sp], #4
    23ae:	4770      	bx	lr

000023b0 <hri_sercomusart_is_syncing>:

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    23b0:	b480      	push	{r7}
    23b2:	b083      	sub	sp, #12
    23b4:	af00      	add	r7, sp, #0
    23b6:	6078      	str	r0, [r7, #4]
    23b8:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    23ba:	687b      	ldr	r3, [r7, #4]
    23bc:	69da      	ldr	r2, [r3, #28]
    23be:	683b      	ldr	r3, [r7, #0]
    23c0:	4013      	ands	r3, r2
    23c2:	2b00      	cmp	r3, #0
    23c4:	bf14      	ite	ne
    23c6:	2301      	movne	r3, #1
    23c8:	2300      	moveq	r3, #0
    23ca:	b2db      	uxtb	r3, r3
}
    23cc:	4618      	mov	r0, r3
    23ce:	370c      	adds	r7, #12
    23d0:	46bd      	mov	sp, r7
    23d2:	f85d 7b04 	ldr.w	r7, [sp], #4
    23d6:	4770      	bx	lr

000023d8 <hri_sercomusart_get_interrupt_DRE_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
    23d8:	b480      	push	{r7}
    23da:	b083      	sub	sp, #12
    23dc:	af00      	add	r7, sp, #0
    23de:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    23e0:	687b      	ldr	r3, [r7, #4]
    23e2:	7e1b      	ldrb	r3, [r3, #24]
    23e4:	b2db      	uxtb	r3, r3
    23e6:	f003 0301 	and.w	r3, r3, #1
    23ea:	2b00      	cmp	r3, #0
    23ec:	bf14      	ite	ne
    23ee:	2301      	movne	r3, #1
    23f0:	2300      	moveq	r3, #0
    23f2:	b2db      	uxtb	r3, r3
}
    23f4:	4618      	mov	r0, r3
    23f6:	370c      	adds	r7, #12
    23f8:	46bd      	mov	sp, r7
    23fa:	f85d 7b04 	ldr.w	r7, [sp], #4
    23fe:	4770      	bx	lr

00002400 <hri_sercomusart_get_interrupt_TXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
}

static inline bool hri_sercomusart_get_interrupt_TXC_bit(const void *const hw)
{
    2400:	b480      	push	{r7}
    2402:	b083      	sub	sp, #12
    2404:	af00      	add	r7, sp, #0
    2406:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    2408:	687b      	ldr	r3, [r7, #4]
    240a:	7e1b      	ldrb	r3, [r3, #24]
    240c:	b2db      	uxtb	r3, r3
    240e:	085b      	lsrs	r3, r3, #1
    2410:	f003 0301 	and.w	r3, r3, #1
    2414:	2b00      	cmp	r3, #0
    2416:	bf14      	ite	ne
    2418:	2301      	movne	r3, #1
    241a:	2300      	moveq	r3, #0
    241c:	b2db      	uxtb	r3, r3
}
    241e:	4618      	mov	r0, r3
    2420:	370c      	adds	r7, #12
    2422:	46bd      	mov	sp, r7
    2424:	f85d 7b04 	ldr.w	r7, [sp], #4
    2428:	4770      	bx	lr

0000242a <hri_sercomusart_get_interrupt_RXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
}

static inline bool hri_sercomusart_get_interrupt_RXC_bit(const void *const hw)
{
    242a:	b480      	push	{r7}
    242c:	b083      	sub	sp, #12
    242e:	af00      	add	r7, sp, #0
    2430:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    2432:	687b      	ldr	r3, [r7, #4]
    2434:	7e1b      	ldrb	r3, [r3, #24]
    2436:	b2db      	uxtb	r3, r3
    2438:	089b      	lsrs	r3, r3, #2
    243a:	f003 0301 	and.w	r3, r3, #1
    243e:	2b00      	cmp	r3, #0
    2440:	bf14      	ite	ne
    2442:	2301      	movne	r3, #1
    2444:	2300      	moveq	r3, #0
    2446:	b2db      	uxtb	r3, r3
}
    2448:	4618      	mov	r0, r3
    244a:	370c      	adds	r7, #12
    244c:	46bd      	mov	sp, r7
    244e:	f85d 7b04 	ldr.w	r7, [sp], #4
    2452:	4770      	bx	lr

00002454 <hri_sercomusart_get_interrupt_ERROR_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
}

static inline bool hri_sercomusart_get_interrupt_ERROR_bit(const void *const hw)
{
    2454:	b480      	push	{r7}
    2456:	b083      	sub	sp, #12
    2458:	af00      	add	r7, sp, #0
    245a:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    245c:	687b      	ldr	r3, [r7, #4]
    245e:	7e1b      	ldrb	r3, [r3, #24]
    2460:	b2db      	uxtb	r3, r3
    2462:	09db      	lsrs	r3, r3, #7
    2464:	f003 0301 	and.w	r3, r3, #1
    2468:	2b00      	cmp	r3, #0
    246a:	bf14      	ite	ne
    246c:	2301      	movne	r3, #1
    246e:	2300      	moveq	r3, #0
    2470:	b2db      	uxtb	r3, r3
}
    2472:	4618      	mov	r0, r3
    2474:	370c      	adds	r7, #12
    2476:	46bd      	mov	sp, r7
    2478:	f85d 7b04 	ldr.w	r7, [sp], #4
    247c:	4770      	bx	lr

0000247e <hri_sercomusart_clear_interrupt_ERROR_bit>:

static inline void hri_sercomusart_clear_interrupt_ERROR_bit(const void *const hw)
{
    247e:	b480      	push	{r7}
    2480:	b083      	sub	sp, #12
    2482:	af00      	add	r7, sp, #0
    2484:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    2486:	687b      	ldr	r3, [r7, #4]
    2488:	2280      	movs	r2, #128	; 0x80
    248a:	761a      	strb	r2, [r3, #24]
}
    248c:	bf00      	nop
    248e:	370c      	adds	r7, #12
    2490:	46bd      	mov	sp, r7
    2492:	f85d 7b04 	ldr.w	r7, [sp], #4
    2496:	4770      	bx	lr

00002498 <hri_sercomusart_set_INTEN_DRE_bit>:
{
	((Sercom *)hw)->SPI.INTENCLR.reg = mask;
}

static inline void hri_sercomusart_set_INTEN_DRE_bit(const void *const hw)
{
    2498:	b480      	push	{r7}
    249a:	b083      	sub	sp, #12
    249c:	af00      	add	r7, sp, #0
    249e:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    24a0:	687b      	ldr	r3, [r7, #4]
    24a2:	2201      	movs	r2, #1
    24a4:	759a      	strb	r2, [r3, #22]
}
    24a6:	bf00      	nop
    24a8:	370c      	adds	r7, #12
    24aa:	46bd      	mov	sp, r7
    24ac:	f85d 7b04 	ldr.w	r7, [sp], #4
    24b0:	4770      	bx	lr

000024b2 <hri_sercomusart_get_INTEN_DRE_bit>:

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
    24b2:	b480      	push	{r7}
    24b4:	b083      	sub	sp, #12
    24b6:	af00      	add	r7, sp, #0
    24b8:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    24ba:	687b      	ldr	r3, [r7, #4]
    24bc:	7d9b      	ldrb	r3, [r3, #22]
    24be:	b2db      	uxtb	r3, r3
    24c0:	f003 0301 	and.w	r3, r3, #1
    24c4:	2b00      	cmp	r3, #0
    24c6:	bf14      	ite	ne
    24c8:	2301      	movne	r3, #1
    24ca:	2300      	moveq	r3, #0
    24cc:	b2db      	uxtb	r3, r3
}
    24ce:	4618      	mov	r0, r3
    24d0:	370c      	adds	r7, #12
    24d2:	46bd      	mov	sp, r7
    24d4:	f85d 7b04 	ldr.w	r7, [sp], #4
    24d8:	4770      	bx	lr

000024da <hri_sercomusart_write_INTEN_DRE_bit>:

static inline void hri_sercomusart_write_INTEN_DRE_bit(const void *const hw, bool value)
{
    24da:	b480      	push	{r7}
    24dc:	b083      	sub	sp, #12
    24de:	af00      	add	r7, sp, #0
    24e0:	6078      	str	r0, [r7, #4]
    24e2:	460b      	mov	r3, r1
    24e4:	70fb      	strb	r3, [r7, #3]
	if (value == 0x0) {
    24e6:	78fb      	ldrb	r3, [r7, #3]
    24e8:	f083 0301 	eor.w	r3, r3, #1
    24ec:	b2db      	uxtb	r3, r3
    24ee:	2b00      	cmp	r3, #0
    24f0:	d003      	beq.n	24fa <hri_sercomusart_write_INTEN_DRE_bit+0x20>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    24f2:	687b      	ldr	r3, [r7, #4]
    24f4:	2201      	movs	r2, #1
    24f6:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
	}
}
    24f8:	e002      	b.n	2500 <hri_sercomusart_write_INTEN_DRE_bit+0x26>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    24fa:	687b      	ldr	r3, [r7, #4]
    24fc:	2201      	movs	r2, #1
    24fe:	759a      	strb	r2, [r3, #22]
}
    2500:	bf00      	nop
    2502:	370c      	adds	r7, #12
    2504:	46bd      	mov	sp, r7
    2506:	f85d 7b04 	ldr.w	r7, [sp], #4
    250a:	4770      	bx	lr

0000250c <hri_sercomusart_clear_INTEN_DRE_bit>:

static inline void hri_sercomusart_clear_INTEN_DRE_bit(const void *const hw)
{
    250c:	b480      	push	{r7}
    250e:	b083      	sub	sp, #12
    2510:	af00      	add	r7, sp, #0
    2512:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    2514:	687b      	ldr	r3, [r7, #4]
    2516:	2201      	movs	r2, #1
    2518:	751a      	strb	r2, [r3, #20]
}
    251a:	bf00      	nop
    251c:	370c      	adds	r7, #12
    251e:	46bd      	mov	sp, r7
    2520:	f85d 7b04 	ldr.w	r7, [sp], #4
    2524:	4770      	bx	lr

00002526 <hri_sercomusart_set_INTEN_TXC_bit>:

static inline void hri_sercomusart_set_INTEN_TXC_bit(const void *const hw)
{
    2526:	b480      	push	{r7}
    2528:	b083      	sub	sp, #12
    252a:	af00      	add	r7, sp, #0
    252c:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    252e:	687b      	ldr	r3, [r7, #4]
    2530:	2202      	movs	r2, #2
    2532:	759a      	strb	r2, [r3, #22]
}
    2534:	bf00      	nop
    2536:	370c      	adds	r7, #12
    2538:	46bd      	mov	sp, r7
    253a:	f85d 7b04 	ldr.w	r7, [sp], #4
    253e:	4770      	bx	lr

00002540 <hri_sercomusart_get_INTEN_TXC_bit>:

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
    2540:	b480      	push	{r7}
    2542:	b083      	sub	sp, #12
    2544:	af00      	add	r7, sp, #0
    2546:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    2548:	687b      	ldr	r3, [r7, #4]
    254a:	7d9b      	ldrb	r3, [r3, #22]
    254c:	b2db      	uxtb	r3, r3
    254e:	085b      	lsrs	r3, r3, #1
    2550:	f003 0301 	and.w	r3, r3, #1
    2554:	2b00      	cmp	r3, #0
    2556:	bf14      	ite	ne
    2558:	2301      	movne	r3, #1
    255a:	2300      	moveq	r3, #0
    255c:	b2db      	uxtb	r3, r3
}
    255e:	4618      	mov	r0, r3
    2560:	370c      	adds	r7, #12
    2562:	46bd      	mov	sp, r7
    2564:	f85d 7b04 	ldr.w	r7, [sp], #4
    2568:	4770      	bx	lr

0000256a <hri_sercomusart_write_INTEN_TXC_bit>:

static inline void hri_sercomusart_write_INTEN_TXC_bit(const void *const hw, bool value)
{
    256a:	b480      	push	{r7}
    256c:	b083      	sub	sp, #12
    256e:	af00      	add	r7, sp, #0
    2570:	6078      	str	r0, [r7, #4]
    2572:	460b      	mov	r3, r1
    2574:	70fb      	strb	r3, [r7, #3]
	if (value == 0x0) {
    2576:	78fb      	ldrb	r3, [r7, #3]
    2578:	f083 0301 	eor.w	r3, r3, #1
    257c:	b2db      	uxtb	r3, r3
    257e:	2b00      	cmp	r3, #0
    2580:	d003      	beq.n	258a <hri_sercomusart_write_INTEN_TXC_bit+0x20>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    2582:	687b      	ldr	r3, [r7, #4]
    2584:	2202      	movs	r2, #2
    2586:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
	}
}
    2588:	e002      	b.n	2590 <hri_sercomusart_write_INTEN_TXC_bit+0x26>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    258a:	687b      	ldr	r3, [r7, #4]
    258c:	2202      	movs	r2, #2
    258e:	759a      	strb	r2, [r3, #22]
}
    2590:	bf00      	nop
    2592:	370c      	adds	r7, #12
    2594:	46bd      	mov	sp, r7
    2596:	f85d 7b04 	ldr.w	r7, [sp], #4
    259a:	4770      	bx	lr

0000259c <hri_sercomusart_clear_INTEN_TXC_bit>:

static inline void hri_sercomusart_clear_INTEN_TXC_bit(const void *const hw)
{
    259c:	b480      	push	{r7}
    259e:	b083      	sub	sp, #12
    25a0:	af00      	add	r7, sp, #0
    25a2:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    25a4:	687b      	ldr	r3, [r7, #4]
    25a6:	2202      	movs	r2, #2
    25a8:	751a      	strb	r2, [r3, #20]
}
    25aa:	bf00      	nop
    25ac:	370c      	adds	r7, #12
    25ae:	46bd      	mov	sp, r7
    25b0:	f85d 7b04 	ldr.w	r7, [sp], #4
    25b4:	4770      	bx	lr

000025b6 <hri_sercomusart_write_INTEN_RXC_bit>:
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_RXC) >> SERCOM_USART_INTENSET_RXC_Pos;
}

static inline void hri_sercomusart_write_INTEN_RXC_bit(const void *const hw, bool value)
{
    25b6:	b480      	push	{r7}
    25b8:	b083      	sub	sp, #12
    25ba:	af00      	add	r7, sp, #0
    25bc:	6078      	str	r0, [r7, #4]
    25be:	460b      	mov	r3, r1
    25c0:	70fb      	strb	r3, [r7, #3]
	if (value == 0x0) {
    25c2:	78fb      	ldrb	r3, [r7, #3]
    25c4:	f083 0301 	eor.w	r3, r3, #1
    25c8:	b2db      	uxtb	r3, r3
    25ca:	2b00      	cmp	r3, #0
    25cc:	d003      	beq.n	25d6 <hri_sercomusart_write_INTEN_RXC_bit+0x20>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    25ce:	687b      	ldr	r3, [r7, #4]
    25d0:	2204      	movs	r2, #4
    25d2:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
	}
}
    25d4:	e002      	b.n	25dc <hri_sercomusart_write_INTEN_RXC_bit+0x26>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    25d6:	687b      	ldr	r3, [r7, #4]
    25d8:	2204      	movs	r2, #4
    25da:	759a      	strb	r2, [r3, #22]
}
    25dc:	bf00      	nop
    25de:	370c      	adds	r7, #12
    25e0:	46bd      	mov	sp, r7
    25e2:	f85d 7b04 	ldr.w	r7, [sp], #4
    25e6:	4770      	bx	lr

000025e8 <hri_sercomusart_write_INTEN_ERROR_bit>:
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_ERROR) >> SERCOM_USART_INTENSET_ERROR_Pos;
}

static inline void hri_sercomusart_write_INTEN_ERROR_bit(const void *const hw, bool value)
{
    25e8:	b480      	push	{r7}
    25ea:	b083      	sub	sp, #12
    25ec:	af00      	add	r7, sp, #0
    25ee:	6078      	str	r0, [r7, #4]
    25f0:	460b      	mov	r3, r1
    25f2:	70fb      	strb	r3, [r7, #3]
	if (value == 0x0) {
    25f4:	78fb      	ldrb	r3, [r7, #3]
    25f6:	f083 0301 	eor.w	r3, r3, #1
    25fa:	b2db      	uxtb	r3, r3
    25fc:	2b00      	cmp	r3, #0
    25fe:	d003      	beq.n	2608 <hri_sercomusart_write_INTEN_ERROR_bit+0x20>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    2600:	687b      	ldr	r3, [r7, #4]
    2602:	2280      	movs	r2, #128	; 0x80
    2604:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
	}
}
    2606:	e002      	b.n	260e <hri_sercomusart_write_INTEN_ERROR_bit+0x26>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    2608:	687b      	ldr	r3, [r7, #4]
    260a:	2280      	movs	r2, #128	; 0x80
    260c:	759a      	strb	r2, [r3, #22]
}
    260e:	bf00      	nop
    2610:	370c      	adds	r7, #12
    2612:	46bd      	mov	sp, r7
    2614:	f85d 7b04 	ldr.w	r7, [sp], #4
    2618:	4770      	bx	lr
	...

0000261c <hri_sercomusart_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_USART_CTRLA_SWRST) >> SERCOM_USART_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomusart_set_CTRLA_ENABLE_bit(const void *const hw)
{
    261c:	b580      	push	{r7, lr}
    261e:	b082      	sub	sp, #8
    2620:	af00      	add	r7, sp, #0
    2622:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2624:	687b      	ldr	r3, [r7, #4]
    2626:	681b      	ldr	r3, [r3, #0]
    2628:	f043 0202 	orr.w	r2, r3, #2
    262c:	687b      	ldr	r3, [r7, #4]
    262e:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    2630:	2103      	movs	r1, #3
    2632:	6878      	ldr	r0, [r7, #4]
    2634:	4b02      	ldr	r3, [pc, #8]	; (2640 <hri_sercomusart_set_CTRLA_ENABLE_bit+0x24>)
    2636:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2638:	bf00      	nop
    263a:	3708      	adds	r7, #8
    263c:	46bd      	mov	sp, r7
    263e:	bd80      	pop	{r7, pc}
    2640:	0000238d 	.word	0x0000238d

00002644 <hri_sercomusart_clear_CTRLA_ENABLE_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomusart_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    2644:	b580      	push	{r7, lr}
    2646:	b082      	sub	sp, #8
    2648:	af00      	add	r7, sp, #0
    264a:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    264c:	687b      	ldr	r3, [r7, #4]
    264e:	681b      	ldr	r3, [r3, #0]
    2650:	f023 0202 	bic.w	r2, r3, #2
    2654:	687b      	ldr	r3, [r7, #4]
    2656:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    2658:	2103      	movs	r1, #3
    265a:	6878      	ldr	r0, [r7, #4]
    265c:	4b02      	ldr	r3, [pc, #8]	; (2668 <hri_sercomusart_clear_CTRLA_ENABLE_bit+0x24>)
    265e:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2660:	bf00      	nop
    2662:	3708      	adds	r7, #8
    2664:	46bd      	mov	sp, r7
    2666:	bd80      	pop	{r7, pc}
    2668:	0000238d 	.word	0x0000238d

0000266c <hri_sercomusart_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
    266c:	b580      	push	{r7, lr}
    266e:	b084      	sub	sp, #16
    2670:	af00      	add	r7, sp, #0
    2672:	6078      	str	r0, [r7, #4]
    2674:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    2676:	2103      	movs	r1, #3
    2678:	6878      	ldr	r0, [r7, #4]
    267a:	4b07      	ldr	r3, [pc, #28]	; (2698 <hri_sercomusart_get_CTRLA_reg+0x2c>)
    267c:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    267e:	687b      	ldr	r3, [r7, #4]
    2680:	681b      	ldr	r3, [r3, #0]
    2682:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    2684:	68fa      	ldr	r2, [r7, #12]
    2686:	683b      	ldr	r3, [r7, #0]
    2688:	4013      	ands	r3, r2
    268a:	60fb      	str	r3, [r7, #12]
	return tmp;
    268c:	68fb      	ldr	r3, [r7, #12]
}
    268e:	4618      	mov	r0, r3
    2690:	3710      	adds	r7, #16
    2692:	46bd      	mov	sp, r7
    2694:	bd80      	pop	{r7, pc}
    2696:	bf00      	nop
    2698:	0000238d 	.word	0x0000238d

0000269c <hri_sercomusart_write_CTRLA_reg>:

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
    269c:	b580      	push	{r7, lr}
    269e:	b082      	sub	sp, #8
    26a0:	af00      	add	r7, sp, #0
    26a2:	6078      	str	r0, [r7, #4]
    26a4:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    26a6:	687b      	ldr	r3, [r7, #4]
    26a8:	683a      	ldr	r2, [r7, #0]
    26aa:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    26ac:	2103      	movs	r1, #3
    26ae:	6878      	ldr	r0, [r7, #4]
    26b0:	4b02      	ldr	r3, [pc, #8]	; (26bc <hri_sercomusart_write_CTRLA_reg+0x20>)
    26b2:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    26b4:	bf00      	nop
    26b6:	3708      	adds	r7, #8
    26b8:	46bd      	mov	sp, r7
    26ba:	bd80      	pop	{r7, pc}
    26bc:	0000238d 	.word	0x0000238d

000026c0 <hri_sercomusart_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
    26c0:	b580      	push	{r7, lr}
    26c2:	b082      	sub	sp, #8
    26c4:	af00      	add	r7, sp, #0
    26c6:	6078      	str	r0, [r7, #4]
    26c8:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    26ca:	687b      	ldr	r3, [r7, #4]
    26cc:	683a      	ldr	r2, [r7, #0]
    26ce:	605a      	str	r2, [r3, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
    26d0:	211f      	movs	r1, #31
    26d2:	6878      	ldr	r0, [r7, #4]
    26d4:	4b02      	ldr	r3, [pc, #8]	; (26e0 <hri_sercomusart_write_CTRLB_reg+0x20>)
    26d6:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    26d8:	bf00      	nop
    26da:	3708      	adds	r7, #8
    26dc:	46bd      	mov	sp, r7
    26de:	bd80      	pop	{r7, pc}
    26e0:	0000238d 	.word	0x0000238d

000026e4 <hri_sercomusart_write_CTRLC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLC_reg(const void *const hw, hri_sercomusart_ctrlc_reg_t data)
{
    26e4:	b480      	push	{r7}
    26e6:	b083      	sub	sp, #12
    26e8:	af00      	add	r7, sp, #0
    26ea:	6078      	str	r0, [r7, #4]
    26ec:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLC.reg = data;
    26ee:	687b      	ldr	r3, [r7, #4]
    26f0:	683a      	ldr	r2, [r7, #0]
    26f2:	609a      	str	r2, [r3, #8]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    26f4:	bf00      	nop
    26f6:	370c      	adds	r7, #12
    26f8:	46bd      	mov	sp, r7
    26fa:	f85d 7b04 	ldr.w	r7, [sp], #4
    26fe:	4770      	bx	lr

00002700 <hri_sercomusart_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data)
{
    2700:	b480      	push	{r7}
    2702:	b083      	sub	sp, #12
    2704:	af00      	add	r7, sp, #0
    2706:	6078      	str	r0, [r7, #4]
    2708:	460b      	mov	r3, r1
    270a:	807b      	strh	r3, [r7, #2]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.BAUD.reg = data;
    270c:	687b      	ldr	r3, [r7, #4]
    270e:	887a      	ldrh	r2, [r7, #2]
    2710:	819a      	strh	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2712:	bf00      	nop
    2714:	370c      	adds	r7, #12
    2716:	46bd      	mov	sp, r7
    2718:	f85d 7b04 	ldr.w	r7, [sp], #4
    271c:	4770      	bx	lr

0000271e <hri_sercomusart_write_RXPL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
    271e:	b480      	push	{r7}
    2720:	b083      	sub	sp, #12
    2722:	af00      	add	r7, sp, #0
    2724:	6078      	str	r0, [r7, #4]
    2726:	460b      	mov	r3, r1
    2728:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    272a:	687b      	ldr	r3, [r7, #4]
    272c:	78fa      	ldrb	r2, [r7, #3]
    272e:	739a      	strb	r2, [r3, #14]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2730:	bf00      	nop
    2732:	370c      	adds	r7, #12
    2734:	46bd      	mov	sp, r7
    2736:	f85d 7b04 	ldr.w	r7, [sp], #4
    273a:	4770      	bx	lr

0000273c <hri_sercomusart_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DATA_reg(const void *const hw, hri_sercomusart_data_reg_t data)
{
    273c:	b480      	push	{r7}
    273e:	b083      	sub	sp, #12
    2740:	af00      	add	r7, sp, #0
    2742:	6078      	str	r0, [r7, #4]
    2744:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DATA.reg = data;
    2746:	687b      	ldr	r3, [r7, #4]
    2748:	683a      	ldr	r2, [r7, #0]
    274a:	629a      	str	r2, [r3, #40]	; 0x28
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    274c:	bf00      	nop
    274e:	370c      	adds	r7, #12
    2750:	46bd      	mov	sp, r7
    2752:	f85d 7b04 	ldr.w	r7, [sp], #4
    2756:	4770      	bx	lr

00002758 <hri_sercomusart_read_DATA_reg>:
	((Sercom *)hw)->USART.DATA.reg ^= mask;
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_data_reg_t hri_sercomusart_read_DATA_reg(const void *const hw)
{
    2758:	b480      	push	{r7}
    275a:	b083      	sub	sp, #12
    275c:	af00      	add	r7, sp, #0
    275e:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    2760:	687b      	ldr	r3, [r7, #4]
    2762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
    2764:	4618      	mov	r0, r3
    2766:	370c      	adds	r7, #12
    2768:	46bd      	mov	sp, r7
    276a:	f85d 7b04 	ldr.w	r7, [sp], #4
    276e:	4770      	bx	lr

00002770 <hri_sercomusart_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
    2770:	b480      	push	{r7}
    2772:	b083      	sub	sp, #12
    2774:	af00      	add	r7, sp, #0
    2776:	6078      	str	r0, [r7, #4]
    2778:	460b      	mov	r3, r1
    277a:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    277c:	687b      	ldr	r3, [r7, #4]
    277e:	78fa      	ldrb	r2, [r7, #3]
    2780:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2784:	bf00      	nop
    2786:	370c      	adds	r7, #12
    2788:	46bd      	mov	sp, r7
    278a:	f85d 7b04 	ldr.w	r7, [sp], #4
    278e:	4770      	bx	lr

00002790 <hri_sercomusart_clear_STATUS_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_clear_STATUS_reg(const void *const hw, hri_sercomusart_status_reg_t mask)
{
    2790:	b480      	push	{r7}
    2792:	b083      	sub	sp, #12
    2794:	af00      	add	r7, sp, #0
    2796:	6078      	str	r0, [r7, #4]
    2798:	460b      	mov	r3, r1
    279a:	807b      	strh	r3, [r7, #2]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.STATUS.reg = mask;
    279c:	687b      	ldr	r3, [r7, #4]
    279e:	887a      	ldrh	r2, [r7, #2]
    27a0:	835a      	strh	r2, [r3, #26]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    27a2:	bf00      	nop
    27a4:	370c      	adds	r7, #12
    27a6:	46bd      	mov	sp, r7
    27a8:	f85d 7b04 	ldr.w	r7, [sp], #4
    27ac:	4770      	bx	lr

000027ae <hri_sercomusart_read_STATUS_reg>:

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
    27ae:	b480      	push	{r7}
    27b0:	b083      	sub	sp, #12
    27b2:	af00      	add	r7, sp, #0
    27b4:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->USART.STATUS.reg;
    27b6:	687b      	ldr	r3, [r7, #4]
    27b8:	8b5b      	ldrh	r3, [r3, #26]
    27ba:	b29b      	uxth	r3, r3
}
    27bc:	4618      	mov	r0, r3
    27be:	370c      	adds	r7, #12
    27c0:	46bd      	mov	sp, r7
    27c2:	f85d 7b04 	ldr.w	r7, [sp], #4
    27c6:	4770      	bx	lr

000027c8 <_usart_async_init>:

/**
 * \brief Initialize asynchronous SERCOM USART
 */
int32_t _usart_async_init(struct _usart_async_device *const device, void *const hw)
{
    27c8:	b580      	push	{r7, lr}
    27ca:	b086      	sub	sp, #24
    27cc:	af00      	add	r7, sp, #0
    27ce:	6078      	str	r0, [r7, #4]
    27d0:	6039      	str	r1, [r7, #0]
	int32_t init_status;

	ASSERT(device);
    27d2:	687b      	ldr	r3, [r7, #4]
    27d4:	2b00      	cmp	r3, #0
    27d6:	bf14      	ite	ne
    27d8:	2301      	movne	r3, #1
    27da:	2300      	moveq	r3, #0
    27dc:	b2db      	uxtb	r3, r3
    27de:	22cb      	movs	r2, #203	; 0xcb
    27e0:	491c      	ldr	r1, [pc, #112]	; (2854 <_usart_async_init+0x8c>)
    27e2:	4618      	mov	r0, r3
    27e4:	4b1c      	ldr	r3, [pc, #112]	; (2858 <_usart_async_init+0x90>)
    27e6:	4798      	blx	r3

	init_status = _usart_init(hw);
    27e8:	6838      	ldr	r0, [r7, #0]
    27ea:	4b1c      	ldr	r3, [pc, #112]	; (285c <_usart_async_init+0x94>)
    27ec:	4798      	blx	r3
    27ee:	60f8      	str	r0, [r7, #12]
	if (init_status) {
    27f0:	68fb      	ldr	r3, [r7, #12]
    27f2:	2b00      	cmp	r3, #0
    27f4:	d001      	beq.n	27fa <_usart_async_init+0x32>
		return init_status;
    27f6:	68fb      	ldr	r3, [r7, #12]
    27f8:	e027      	b.n	284a <_usart_async_init+0x82>
	}
	device->hw = hw;
    27fa:	687b      	ldr	r3, [r7, #4]
    27fc:	683a      	ldr	r2, [r7, #0]
    27fe:	619a      	str	r2, [r3, #24]
	_sercom_init_irq_param(hw, (void *)device);
    2800:	6879      	ldr	r1, [r7, #4]
    2802:	6838      	ldr	r0, [r7, #0]
    2804:	4b16      	ldr	r3, [pc, #88]	; (2860 <_usart_async_init+0x98>)
    2806:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    2808:	6838      	ldr	r0, [r7, #0]
    280a:	4b16      	ldr	r3, [pc, #88]	; (2864 <_usart_async_init+0x9c>)
    280c:	4798      	blx	r3
    280e:	4603      	mov	r3, r0
    2810:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
    2812:	2300      	movs	r3, #0
    2814:	613b      	str	r3, [r7, #16]
    2816:	e014      	b.n	2842 <_usart_async_init+0x7a>
		NVIC_DisableIRQ((IRQn_Type)irq);
    2818:	7dfb      	ldrb	r3, [r7, #23]
    281a:	b21b      	sxth	r3, r3
    281c:	4618      	mov	r0, r3
    281e:	4b12      	ldr	r3, [pc, #72]	; (2868 <_usart_async_init+0xa0>)
    2820:	4798      	blx	r3
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
    2822:	7dfb      	ldrb	r3, [r7, #23]
    2824:	b21b      	sxth	r3, r3
    2826:	4618      	mov	r0, r3
    2828:	4b10      	ldr	r3, [pc, #64]	; (286c <_usart_async_init+0xa4>)
    282a:	4798      	blx	r3
		NVIC_EnableIRQ((IRQn_Type)irq);
    282c:	7dfb      	ldrb	r3, [r7, #23]
    282e:	b21b      	sxth	r3, r3
    2830:	4618      	mov	r0, r3
    2832:	4b0f      	ldr	r3, [pc, #60]	; (2870 <_usart_async_init+0xa8>)
    2834:	4798      	blx	r3
		irq++;
    2836:	7dfb      	ldrb	r3, [r7, #23]
    2838:	3301      	adds	r3, #1
    283a:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
    283c:	693b      	ldr	r3, [r7, #16]
    283e:	3301      	adds	r3, #1
    2840:	613b      	str	r3, [r7, #16]
    2842:	693b      	ldr	r3, [r7, #16]
    2844:	2b03      	cmp	r3, #3
    2846:	d9e7      	bls.n	2818 <_usart_async_init+0x50>
	}
	return ERR_NONE;
    2848:	2300      	movs	r3, #0
}
    284a:	4618      	mov	r0, r3
    284c:	3718      	adds	r7, #24
    284e:	46bd      	mov	sp, r7
    2850:	bd80      	pop	{r7, pc}
    2852:	bf00      	nop
    2854:	000057cc 	.word	0x000057cc
    2858:	00001629 	.word	0x00001629
    285c:	00002b85 	.word	0x00002b85
    2860:	00002b59 	.word	0x00002b59
    2864:	00002d45 	.word	0x00002d45
    2868:	0000230d 	.word	0x0000230d
    286c:	00002351 	.word	0x00002351
    2870:	000022d1 	.word	0x000022d1

00002874 <_usart_async_enable>:

/**
 * \brief Enable SERCOM module
 */
void _usart_async_enable(struct _usart_async_device *const device)
{
    2874:	b580      	push	{r7, lr}
    2876:	b082      	sub	sp, #8
    2878:	af00      	add	r7, sp, #0
    287a:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    287c:	687b      	ldr	r3, [r7, #4]
    287e:	699b      	ldr	r3, [r3, #24]
    2880:	4618      	mov	r0, r3
    2882:	4b03      	ldr	r3, [pc, #12]	; (2890 <_usart_async_enable+0x1c>)
    2884:	4798      	blx	r3
}
    2886:	bf00      	nop
    2888:	3708      	adds	r7, #8
    288a:	46bd      	mov	sp, r7
    288c:	bd80      	pop	{r7, pc}
    288e:	bf00      	nop
    2890:	0000261d 	.word	0x0000261d

00002894 <_usart_async_write_byte>:

/**
 * \brief Write a byte to the given SERCOM USART instance
 */
void _usart_async_write_byte(struct _usart_async_device *const device, uint8_t data)
{
    2894:	b580      	push	{r7, lr}
    2896:	b082      	sub	sp, #8
    2898:	af00      	add	r7, sp, #0
    289a:	6078      	str	r0, [r7, #4]
    289c:	460b      	mov	r3, r1
    289e:	70fb      	strb	r3, [r7, #3]
	hri_sercomusart_write_DATA_reg(device->hw, data);
    28a0:	687b      	ldr	r3, [r7, #4]
    28a2:	699b      	ldr	r3, [r3, #24]
    28a4:	78fa      	ldrb	r2, [r7, #3]
    28a6:	4611      	mov	r1, r2
    28a8:	4618      	mov	r0, r3
    28aa:	4b03      	ldr	r3, [pc, #12]	; (28b8 <_usart_async_write_byte+0x24>)
    28ac:	4798      	blx	r3
}
    28ae:	bf00      	nop
    28b0:	3708      	adds	r7, #8
    28b2:	46bd      	mov	sp, r7
    28b4:	bd80      	pop	{r7, pc}
    28b6:	bf00      	nop
    28b8:	0000273d 	.word	0x0000273d

000028bc <_usart_async_enable_byte_sent_irq>:

/**
 * \brief Enable data register empty interrupt
 */
void _usart_async_enable_byte_sent_irq(struct _usart_async_device *const device)
{
    28bc:	b580      	push	{r7, lr}
    28be:	b082      	sub	sp, #8
    28c0:	af00      	add	r7, sp, #0
    28c2:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    28c4:	687b      	ldr	r3, [r7, #4]
    28c6:	699b      	ldr	r3, [r3, #24]
    28c8:	4618      	mov	r0, r3
    28ca:	4b03      	ldr	r3, [pc, #12]	; (28d8 <_usart_async_enable_byte_sent_irq+0x1c>)
    28cc:	4798      	blx	r3
}
    28ce:	bf00      	nop
    28d0:	3708      	adds	r7, #8
    28d2:	46bd      	mov	sp, r7
    28d4:	bd80      	pop	{r7, pc}
    28d6:	bf00      	nop
    28d8:	00002499 	.word	0x00002499

000028dc <_usart_async_enable_tx_done_irq>:

/**
 * \brief Enable transmission complete interrupt
 */
void _usart_async_enable_tx_done_irq(struct _usart_async_device *const device)
{
    28dc:	b580      	push	{r7, lr}
    28de:	b082      	sub	sp, #8
    28e0:	af00      	add	r7, sp, #0
    28e2:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    28e4:	687b      	ldr	r3, [r7, #4]
    28e6:	699b      	ldr	r3, [r3, #24]
    28e8:	4618      	mov	r0, r3
    28ea:	4b03      	ldr	r3, [pc, #12]	; (28f8 <_usart_async_enable_tx_done_irq+0x1c>)
    28ec:	4798      	blx	r3
}
    28ee:	bf00      	nop
    28f0:	3708      	adds	r7, #8
    28f2:	46bd      	mov	sp, r7
    28f4:	bd80      	pop	{r7, pc}
    28f6:	bf00      	nop
    28f8:	00002527 	.word	0x00002527

000028fc <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    28fc:	b4b0      	push	{r4, r5, r7}
    28fe:	b08d      	sub	sp, #52	; 0x34
    2900:	af00      	add	r7, sp, #0
    2902:	6078      	str	r0, [r7, #4]
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    2904:	4b13      	ldr	r3, [pc, #76]	; (2954 <_sercom_get_hardware_index+0x58>)
    2906:	f107 040c 	add.w	r4, r7, #12
    290a:	461d      	mov	r5, r3
    290c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    290e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2910:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2914:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2918:	2300      	movs	r3, #0
    291a:	62fb      	str	r3, [r7, #44]	; 0x2c
    291c:	e010      	b.n	2940 <_sercom_get_hardware_index+0x44>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    291e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2920:	009b      	lsls	r3, r3, #2
    2922:	f107 0230 	add.w	r2, r7, #48	; 0x30
    2926:	4413      	add	r3, r2
    2928:	f853 3c24 	ldr.w	r3, [r3, #-36]
    292c:	461a      	mov	r2, r3
    292e:	687b      	ldr	r3, [r7, #4]
    2930:	429a      	cmp	r2, r3
    2932:	d102      	bne.n	293a <_sercom_get_hardware_index+0x3e>
			return i;
    2934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2936:	b2db      	uxtb	r3, r3
    2938:	e006      	b.n	2948 <_sercom_get_hardware_index+0x4c>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    293a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    293c:	3301      	adds	r3, #1
    293e:	62fb      	str	r3, [r7, #44]	; 0x2c
    2940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2942:	2b07      	cmp	r3, #7
    2944:	d9eb      	bls.n	291e <_sercom_get_hardware_index+0x22>
		}
	}
	return 0;
    2946:	2300      	movs	r3, #0
}
    2948:	4618      	mov	r0, r3
    294a:	3734      	adds	r7, #52	; 0x34
    294c:	46bd      	mov	sp, r7
    294e:	bcb0      	pop	{r4, r5, r7}
    2950:	4770      	bx	lr
    2952:	bf00      	nop
    2954:	000057e8 	.word	0x000057e8

00002958 <_usart_async_set_irq_state>:
/**
 * \brief Enable/disable USART interrupt
 */
void _usart_async_set_irq_state(struct _usart_async_device *const device, const enum _usart_async_callback_type type,
                                const bool state)
{
    2958:	b580      	push	{r7, lr}
    295a:	b082      	sub	sp, #8
    295c:	af00      	add	r7, sp, #0
    295e:	6078      	str	r0, [r7, #4]
    2960:	460b      	mov	r3, r1
    2962:	70fb      	strb	r3, [r7, #3]
    2964:	4613      	mov	r3, r2
    2966:	70bb      	strb	r3, [r7, #2]
	ASSERT(device);
    2968:	687b      	ldr	r3, [r7, #4]
    296a:	2b00      	cmp	r3, #0
    296c:	bf14      	ite	ne
    296e:	2301      	movne	r3, #1
    2970:	2300      	moveq	r3, #0
    2972:	b2db      	uxtb	r3, r3
    2974:	f240 222b 	movw	r2, #555	; 0x22b
    2978:	4918      	ldr	r1, [pc, #96]	; (29dc <_usart_async_set_irq_state+0x84>)
    297a:	4618      	mov	r0, r3
    297c:	4b18      	ldr	r3, [pc, #96]	; (29e0 <_usart_async_set_irq_state+0x88>)
    297e:	4798      	blx	r3

	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    2980:	78fb      	ldrb	r3, [r7, #3]
    2982:	2b00      	cmp	r3, #0
    2984:	d002      	beq.n	298c <_usart_async_set_irq_state+0x34>
    2986:	78fb      	ldrb	r3, [r7, #3]
    2988:	2b02      	cmp	r3, #2
    298a:	d10e      	bne.n	29aa <_usart_async_set_irq_state+0x52>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    298c:	687b      	ldr	r3, [r7, #4]
    298e:	699b      	ldr	r3, [r3, #24]
    2990:	78ba      	ldrb	r2, [r7, #2]
    2992:	4611      	mov	r1, r2
    2994:	4618      	mov	r0, r3
    2996:	4b13      	ldr	r3, [pc, #76]	; (29e4 <_usart_async_set_irq_state+0x8c>)
    2998:	4798      	blx	r3
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    299a:	687b      	ldr	r3, [r7, #4]
    299c:	699b      	ldr	r3, [r3, #24]
    299e:	78ba      	ldrb	r2, [r7, #2]
    29a0:	4611      	mov	r1, r2
    29a2:	4618      	mov	r0, r3
    29a4:	4b10      	ldr	r3, [pc, #64]	; (29e8 <_usart_async_set_irq_state+0x90>)
    29a6:	4798      	blx	r3
	} else if (USART_ASYNC_RX_DONE == type) {
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
	} else if (USART_ASYNC_ERROR == type) {
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
	}
}
    29a8:	e014      	b.n	29d4 <_usart_async_set_irq_state+0x7c>
	} else if (USART_ASYNC_RX_DONE == type) {
    29aa:	78fb      	ldrb	r3, [r7, #3]
    29ac:	2b01      	cmp	r3, #1
    29ae:	d107      	bne.n	29c0 <_usart_async_set_irq_state+0x68>
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    29b0:	687b      	ldr	r3, [r7, #4]
    29b2:	699b      	ldr	r3, [r3, #24]
    29b4:	78ba      	ldrb	r2, [r7, #2]
    29b6:	4611      	mov	r1, r2
    29b8:	4618      	mov	r0, r3
    29ba:	4b0c      	ldr	r3, [pc, #48]	; (29ec <_usart_async_set_irq_state+0x94>)
    29bc:	4798      	blx	r3
}
    29be:	e009      	b.n	29d4 <_usart_async_set_irq_state+0x7c>
	} else if (USART_ASYNC_ERROR == type) {
    29c0:	78fb      	ldrb	r3, [r7, #3]
    29c2:	2b03      	cmp	r3, #3
    29c4:	d106      	bne.n	29d4 <_usart_async_set_irq_state+0x7c>
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    29c6:	687b      	ldr	r3, [r7, #4]
    29c8:	699b      	ldr	r3, [r3, #24]
    29ca:	78ba      	ldrb	r2, [r7, #2]
    29cc:	4611      	mov	r1, r2
    29ce:	4618      	mov	r0, r3
    29d0:	4b07      	ldr	r3, [pc, #28]	; (29f0 <_usart_async_set_irq_state+0x98>)
    29d2:	4798      	blx	r3
}
    29d4:	bf00      	nop
    29d6:	3708      	adds	r7, #8
    29d8:	46bd      	mov	sp, r7
    29da:	bd80      	pop	{r7, pc}
    29dc:	000057cc 	.word	0x000057cc
    29e0:	00001629 	.word	0x00001629
    29e4:	000024db 	.word	0x000024db
    29e8:	0000256b 	.word	0x0000256b
    29ec:	000025b7 	.word	0x000025b7
    29f0:	000025e9 	.word	0x000025e9

000029f4 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    29f4:	b590      	push	{r4, r7, lr}
    29f6:	b085      	sub	sp, #20
    29f8:	af00      	add	r7, sp, #0
    29fa:	6078      	str	r0, [r7, #4]
	void *hw = device->hw;
    29fc:	687b      	ldr	r3, [r7, #4]
    29fe:	699b      	ldr	r3, [r3, #24]
    2a00:	60fb      	str	r3, [r7, #12]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    2a02:	68f8      	ldr	r0, [r7, #12]
    2a04:	4b2f      	ldr	r3, [pc, #188]	; (2ac4 <_sercom_usart_interrupt_handler+0xd0>)
    2a06:	4798      	blx	r3
    2a08:	4603      	mov	r3, r0
    2a0a:	2b00      	cmp	r3, #0
    2a0c:	d00d      	beq.n	2a2a <_sercom_usart_interrupt_handler+0x36>
    2a0e:	68f8      	ldr	r0, [r7, #12]
    2a10:	4b2d      	ldr	r3, [pc, #180]	; (2ac8 <_sercom_usart_interrupt_handler+0xd4>)
    2a12:	4798      	blx	r3
    2a14:	4603      	mov	r3, r0
    2a16:	2b00      	cmp	r3, #0
    2a18:	d007      	beq.n	2a2a <_sercom_usart_interrupt_handler+0x36>
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
    2a1a:	68f8      	ldr	r0, [r7, #12]
    2a1c:	4b2b      	ldr	r3, [pc, #172]	; (2acc <_sercom_usart_interrupt_handler+0xd8>)
    2a1e:	4798      	blx	r3
		device->usart_cb.tx_byte_sent(device);
    2a20:	687b      	ldr	r3, [r7, #4]
    2a22:	681b      	ldr	r3, [r3, #0]
    2a24:	6878      	ldr	r0, [r7, #4]
    2a26:	4798      	blx	r3
    2a28:	e049      	b.n	2abe <_sercom_usart_interrupt_handler+0xca>
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    2a2a:	68f8      	ldr	r0, [r7, #12]
    2a2c:	4b28      	ldr	r3, [pc, #160]	; (2ad0 <_sercom_usart_interrupt_handler+0xdc>)
    2a2e:	4798      	blx	r3
    2a30:	4603      	mov	r3, r0
    2a32:	2b00      	cmp	r3, #0
    2a34:	d00d      	beq.n	2a52 <_sercom_usart_interrupt_handler+0x5e>
    2a36:	68f8      	ldr	r0, [r7, #12]
    2a38:	4b26      	ldr	r3, [pc, #152]	; (2ad4 <_sercom_usart_interrupt_handler+0xe0>)
    2a3a:	4798      	blx	r3
    2a3c:	4603      	mov	r3, r0
    2a3e:	2b00      	cmp	r3, #0
    2a40:	d007      	beq.n	2a52 <_sercom_usart_interrupt_handler+0x5e>
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
    2a42:	68f8      	ldr	r0, [r7, #12]
    2a44:	4b24      	ldr	r3, [pc, #144]	; (2ad8 <_sercom_usart_interrupt_handler+0xe4>)
    2a46:	4798      	blx	r3
		device->usart_cb.tx_done_cb(device);
    2a48:	687b      	ldr	r3, [r7, #4]
    2a4a:	689b      	ldr	r3, [r3, #8]
    2a4c:	6878      	ldr	r0, [r7, #4]
    2a4e:	4798      	blx	r3
    2a50:	e035      	b.n	2abe <_sercom_usart_interrupt_handler+0xca>
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    2a52:	68f8      	ldr	r0, [r7, #12]
    2a54:	4b21      	ldr	r3, [pc, #132]	; (2adc <_sercom_usart_interrupt_handler+0xe8>)
    2a56:	4798      	blx	r3
    2a58:	4603      	mov	r3, r0
    2a5a:	2b00      	cmp	r3, #0
    2a5c:	d017      	beq.n	2a8e <_sercom_usart_interrupt_handler+0x9a>
		if (hri_sercomusart_read_STATUS_reg(hw)
    2a5e:	68f8      	ldr	r0, [r7, #12]
    2a60:	4b1f      	ldr	r3, [pc, #124]	; (2ae0 <_sercom_usart_interrupt_handler+0xec>)
    2a62:	4798      	blx	r3
    2a64:	4603      	mov	r3, r0
		    & (SERCOM_USART_STATUS_PERR | SERCOM_USART_STATUS_FERR | SERCOM_USART_STATUS_BUFOVF
    2a66:	f003 0337 	and.w	r3, r3, #55	; 0x37
		if (hri_sercomusart_read_STATUS_reg(hw)
    2a6a:	2b00      	cmp	r3, #0
    2a6c:	d004      	beq.n	2a78 <_sercom_usart_interrupt_handler+0x84>
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
    2a6e:	21ff      	movs	r1, #255	; 0xff
    2a70:	68f8      	ldr	r0, [r7, #12]
    2a72:	4b1c      	ldr	r3, [pc, #112]	; (2ae4 <_sercom_usart_interrupt_handler+0xf0>)
    2a74:	4798      	blx	r3
			return;
    2a76:	e022      	b.n	2abe <_sercom_usart_interrupt_handler+0xca>
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    2a78:	687b      	ldr	r3, [r7, #4]
    2a7a:	685c      	ldr	r4, [r3, #4]
    2a7c:	68f8      	ldr	r0, [r7, #12]
    2a7e:	4b1a      	ldr	r3, [pc, #104]	; (2ae8 <_sercom_usart_interrupt_handler+0xf4>)
    2a80:	4798      	blx	r3
    2a82:	4603      	mov	r3, r0
    2a84:	b2db      	uxtb	r3, r3
    2a86:	4619      	mov	r1, r3
    2a88:	6878      	ldr	r0, [r7, #4]
    2a8a:	47a0      	blx	r4
    2a8c:	e017      	b.n	2abe <_sercom_usart_interrupt_handler+0xca>
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    2a8e:	68f8      	ldr	r0, [r7, #12]
    2a90:	4b16      	ldr	r3, [pc, #88]	; (2aec <_sercom_usart_interrupt_handler+0xf8>)
    2a92:	4798      	blx	r3
    2a94:	4603      	mov	r3, r0
    2a96:	2b00      	cmp	r3, #0
    2a98:	d011      	beq.n	2abe <_sercom_usart_interrupt_handler+0xca>
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
    2a9a:	68f8      	ldr	r0, [r7, #12]
    2a9c:	4b14      	ldr	r3, [pc, #80]	; (2af0 <_sercom_usart_interrupt_handler+0xfc>)
    2a9e:	4798      	blx	r3
		device->usart_cb.error_cb(device);
    2aa0:	687b      	ldr	r3, [r7, #4]
    2aa2:	68db      	ldr	r3, [r3, #12]
    2aa4:	6878      	ldr	r0, [r7, #4]
    2aa6:	4798      	blx	r3
		status = hri_sercomusart_read_STATUS_reg(hw);
    2aa8:	68f8      	ldr	r0, [r7, #12]
    2aaa:	4b0d      	ldr	r3, [pc, #52]	; (2ae0 <_sercom_usart_interrupt_handler+0xec>)
    2aac:	4798      	blx	r3
    2aae:	4603      	mov	r3, r0
    2ab0:	60bb      	str	r3, [r7, #8]
		hri_sercomusart_clear_STATUS_reg(hw, status);
    2ab2:	68bb      	ldr	r3, [r7, #8]
    2ab4:	b29b      	uxth	r3, r3
    2ab6:	4619      	mov	r1, r3
    2ab8:	68f8      	ldr	r0, [r7, #12]
    2aba:	4b0a      	ldr	r3, [pc, #40]	; (2ae4 <_sercom_usart_interrupt_handler+0xf0>)
    2abc:	4798      	blx	r3
	}
}
    2abe:	3714      	adds	r7, #20
    2ac0:	46bd      	mov	sp, r7
    2ac2:	bd90      	pop	{r4, r7, pc}
    2ac4:	000023d9 	.word	0x000023d9
    2ac8:	000024b3 	.word	0x000024b3
    2acc:	0000250d 	.word	0x0000250d
    2ad0:	00002401 	.word	0x00002401
    2ad4:	00002541 	.word	0x00002541
    2ad8:	0000259d 	.word	0x0000259d
    2adc:	0000242b 	.word	0x0000242b
    2ae0:	000027af 	.word	0x000027af
    2ae4:	00002791 	.word	0x00002791
    2ae8:	00002759 	.word	0x00002759
    2aec:	00002455 	.word	0x00002455
    2af0:	0000247f 	.word	0x0000247f

00002af4 <_get_sercom_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static uint8_t _get_sercom_index(const void *const hw)
{
    2af4:	b580      	push	{r7, lr}
    2af6:	b084      	sub	sp, #16
    2af8:	af00      	add	r7, sp, #0
    2afa:	6078      	str	r0, [r7, #4]
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    2afc:	6878      	ldr	r0, [r7, #4]
    2afe:	4b12      	ldr	r3, [pc, #72]	; (2b48 <_get_sercom_index+0x54>)
    2b00:	4798      	blx	r3
    2b02:	4603      	mov	r3, r0
    2b04:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2b06:	2300      	movs	r3, #0
    2b08:	73fb      	strb	r3, [r7, #15]
    2b0a:	e00f      	b.n	2b2c <_get_sercom_index+0x38>
		if (_usarts[i].number == sercom_offset) {
    2b0c:	7bfa      	ldrb	r2, [r7, #15]
    2b0e:	490f      	ldr	r1, [pc, #60]	; (2b4c <_get_sercom_index+0x58>)
    2b10:	4613      	mov	r3, r2
    2b12:	005b      	lsls	r3, r3, #1
    2b14:	4413      	add	r3, r2
    2b16:	00db      	lsls	r3, r3, #3
    2b18:	440b      	add	r3, r1
    2b1a:	781b      	ldrb	r3, [r3, #0]
    2b1c:	7bba      	ldrb	r2, [r7, #14]
    2b1e:	429a      	cmp	r2, r3
    2b20:	d101      	bne.n	2b26 <_get_sercom_index+0x32>
			return i;
    2b22:	7bfb      	ldrb	r3, [r7, #15]
    2b24:	e00c      	b.n	2b40 <_get_sercom_index+0x4c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2b26:	7bfb      	ldrb	r3, [r7, #15]
    2b28:	3301      	adds	r3, #1
    2b2a:	73fb      	strb	r3, [r7, #15]
    2b2c:	7bfb      	ldrb	r3, [r7, #15]
    2b2e:	2b00      	cmp	r3, #0
    2b30:	d0ec      	beq.n	2b0c <_get_sercom_index+0x18>
		}
	}

	ASSERT(false);
    2b32:	f240 226b 	movw	r2, #619	; 0x26b
    2b36:	4906      	ldr	r1, [pc, #24]	; (2b50 <_get_sercom_index+0x5c>)
    2b38:	2000      	movs	r0, #0
    2b3a:	4b06      	ldr	r3, [pc, #24]	; (2b54 <_get_sercom_index+0x60>)
    2b3c:	4798      	blx	r3
	return 0;
    2b3e:	2300      	movs	r3, #0
}
    2b40:	4618      	mov	r0, r3
    2b42:	3710      	adds	r7, #16
    2b44:	46bd      	mov	sp, r7
    2b46:	bd80      	pop	{r7, pc}
    2b48:	000028fd 	.word	0x000028fd
    2b4c:	20000000 	.word	0x20000000
    2b50:	000057cc 	.word	0x000057cc
    2b54:	00001629 	.word	0x00001629

00002b58 <_sercom_init_irq_param>:

/**
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{
    2b58:	b480      	push	{r7}
    2b5a:	b083      	sub	sp, #12
    2b5c:	af00      	add	r7, sp, #0
    2b5e:	6078      	str	r0, [r7, #4]
    2b60:	6039      	str	r1, [r7, #0]

	if (hw == SERCOM2) {
    2b62:	687b      	ldr	r3, [r7, #4]
    2b64:	4a05      	ldr	r2, [pc, #20]	; (2b7c <_sercom_init_irq_param+0x24>)
    2b66:	4293      	cmp	r3, r2
    2b68:	d102      	bne.n	2b70 <_sercom_init_irq_param+0x18>
		_sercom2_dev = (struct _usart_async_device *)dev;
    2b6a:	4a05      	ldr	r2, [pc, #20]	; (2b80 <_sercom_init_irq_param+0x28>)
    2b6c:	683b      	ldr	r3, [r7, #0]
    2b6e:	6013      	str	r3, [r2, #0]
	}
}
    2b70:	bf00      	nop
    2b72:	370c      	adds	r7, #12
    2b74:	46bd      	mov	sp, r7
    2b76:	f85d 7b04 	ldr.w	r7, [sp], #4
    2b7a:	4770      	bx	lr
    2b7c:	41012000 	.word	0x41012000
    2b80:	200000e8 	.word	0x200000e8

00002b84 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    2b84:	b580      	push	{r7, lr}
    2b86:	b084      	sub	sp, #16
    2b88:	af00      	add	r7, sp, #0
    2b8a:	6078      	str	r0, [r7, #4]
	uint8_t i = _get_sercom_index(hw);
    2b8c:	6878      	ldr	r0, [r7, #4]
    2b8e:	4b61      	ldr	r3, [pc, #388]	; (2d14 <_usart_init+0x190>)
    2b90:	4798      	blx	r3
    2b92:	4603      	mov	r3, r0
    2b94:	73fb      	strb	r3, [r7, #15]

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    2b96:	2101      	movs	r1, #1
    2b98:	6878      	ldr	r0, [r7, #4]
    2b9a:	4b5f      	ldr	r3, [pc, #380]	; (2d18 <_usart_init+0x194>)
    2b9c:	4798      	blx	r3
    2b9e:	4603      	mov	r3, r0
    2ba0:	f083 0301 	eor.w	r3, r3, #1
    2ba4:	b2db      	uxtb	r3, r3
    2ba6:	2b00      	cmp	r3, #0
    2ba8:	d020      	beq.n	2bec <_usart_init+0x68>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    2baa:	7bfa      	ldrb	r2, [r7, #15]
    2bac:	495b      	ldr	r1, [pc, #364]	; (2d1c <_usart_init+0x198>)
    2bae:	4613      	mov	r3, r2
    2bb0:	005b      	lsls	r3, r3, #1
    2bb2:	4413      	add	r3, r2
    2bb4:	00db      	lsls	r3, r3, #3
    2bb6:	440b      	add	r3, r1
    2bb8:	3304      	adds	r3, #4
    2bba:	681b      	ldr	r3, [r3, #0]
    2bbc:	f003 031c 	and.w	r3, r3, #28
    2bc0:	60bb      	str	r3, [r7, #8]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    2bc2:	2102      	movs	r1, #2
    2bc4:	6878      	ldr	r0, [r7, #4]
    2bc6:	4b56      	ldr	r3, [pc, #344]	; (2d20 <_usart_init+0x19c>)
    2bc8:	4798      	blx	r3
    2bca:	4603      	mov	r3, r0
    2bcc:	2b00      	cmp	r3, #0
    2bce:	d006      	beq.n	2bde <_usart_init+0x5a>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
    2bd0:	6878      	ldr	r0, [r7, #4]
    2bd2:	4b54      	ldr	r3, [pc, #336]	; (2d24 <_usart_init+0x1a0>)
    2bd4:	4798      	blx	r3
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
    2bd6:	2102      	movs	r1, #2
    2bd8:	6878      	ldr	r0, [r7, #4]
    2bda:	4b53      	ldr	r3, [pc, #332]	; (2d28 <_usart_init+0x1a4>)
    2bdc:	4798      	blx	r3
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    2bde:	68bb      	ldr	r3, [r7, #8]
    2be0:	f043 0301 	orr.w	r3, r3, #1
    2be4:	4619      	mov	r1, r3
    2be6:	6878      	ldr	r0, [r7, #4]
    2be8:	4b50      	ldr	r3, [pc, #320]	; (2d2c <_usart_init+0x1a8>)
    2bea:	4798      	blx	r3
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
    2bec:	2101      	movs	r1, #1
    2bee:	6878      	ldr	r0, [r7, #4]
    2bf0:	4b4d      	ldr	r3, [pc, #308]	; (2d28 <_usart_init+0x1a4>)
    2bf2:	4798      	blx	r3

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    2bf4:	7bfa      	ldrb	r2, [r7, #15]
    2bf6:	4949      	ldr	r1, [pc, #292]	; (2d1c <_usart_init+0x198>)
    2bf8:	4613      	mov	r3, r2
    2bfa:	005b      	lsls	r3, r3, #1
    2bfc:	4413      	add	r3, r2
    2bfe:	00db      	lsls	r3, r3, #3
    2c00:	440b      	add	r3, r1
    2c02:	3304      	adds	r3, #4
    2c04:	681b      	ldr	r3, [r3, #0]
    2c06:	4619      	mov	r1, r3
    2c08:	6878      	ldr	r0, [r7, #4]
    2c0a:	4b48      	ldr	r3, [pc, #288]	; (2d2c <_usart_init+0x1a8>)
    2c0c:	4798      	blx	r3
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    2c0e:	7bfa      	ldrb	r2, [r7, #15]
    2c10:	4942      	ldr	r1, [pc, #264]	; (2d1c <_usart_init+0x198>)
    2c12:	4613      	mov	r3, r2
    2c14:	005b      	lsls	r3, r3, #1
    2c16:	4413      	add	r3, r2
    2c18:	00db      	lsls	r3, r3, #3
    2c1a:	440b      	add	r3, r1
    2c1c:	3308      	adds	r3, #8
    2c1e:	681b      	ldr	r3, [r3, #0]
    2c20:	4619      	mov	r1, r3
    2c22:	6878      	ldr	r0, [r7, #4]
    2c24:	4b42      	ldr	r3, [pc, #264]	; (2d30 <_usart_init+0x1ac>)
    2c26:	4798      	blx	r3
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    2c28:	7bfa      	ldrb	r2, [r7, #15]
    2c2a:	493c      	ldr	r1, [pc, #240]	; (2d1c <_usart_init+0x198>)
    2c2c:	4613      	mov	r3, r2
    2c2e:	005b      	lsls	r3, r3, #1
    2c30:	4413      	add	r3, r2
    2c32:	00db      	lsls	r3, r3, #3
    2c34:	440b      	add	r3, r1
    2c36:	330c      	adds	r3, #12
    2c38:	681b      	ldr	r3, [r3, #0]
    2c3a:	4619      	mov	r1, r3
    2c3c:	6878      	ldr	r0, [r7, #4]
    2c3e:	4b3d      	ldr	r3, [pc, #244]	; (2d34 <_usart_init+0x1b0>)
    2c40:	4798      	blx	r3
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    2c42:	7bfa      	ldrb	r2, [r7, #15]
    2c44:	4935      	ldr	r1, [pc, #212]	; (2d1c <_usart_init+0x198>)
    2c46:	4613      	mov	r3, r2
    2c48:	005b      	lsls	r3, r3, #1
    2c4a:	4413      	add	r3, r2
    2c4c:	00db      	lsls	r3, r3, #3
    2c4e:	440b      	add	r3, r1
    2c50:	3304      	adds	r3, #4
    2c52:	681b      	ldr	r3, [r3, #0]
    2c54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    2c58:	2b00      	cmp	r3, #0
    2c5a:	d10c      	bne.n	2c76 <_usart_init+0xf2>
    2c5c:	7bfa      	ldrb	r2, [r7, #15]
    2c5e:	492f      	ldr	r1, [pc, #188]	; (2d1c <_usart_init+0x198>)
    2c60:	4613      	mov	r3, r2
    2c62:	005b      	lsls	r3, r3, #1
    2c64:	4413      	add	r3, r2
    2c66:	00db      	lsls	r3, r3, #3
    2c68:	440b      	add	r3, r1
    2c6a:	3304      	adds	r3, #4
    2c6c:	681b      	ldr	r3, [r3, #0]
    2c6e:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
    2c72:	2b00      	cmp	r3, #0
    2c74:	d022      	beq.n	2cbc <_usart_init+0x138>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    2c76:	7bfa      	ldrb	r2, [r7, #15]
    2c78:	4928      	ldr	r1, [pc, #160]	; (2d1c <_usart_init+0x198>)
    2c7a:	4613      	mov	r3, r2
    2c7c:	005b      	lsls	r3, r3, #1
    2c7e:	4413      	add	r3, r2
    2c80:	00db      	lsls	r3, r3, #3
    2c82:	440b      	add	r3, r1
    2c84:	3310      	adds	r3, #16
    2c86:	881b      	ldrh	r3, [r3, #0]
    2c88:	f3c3 030c 	ubfx	r3, r3, #0, #13
    2c8c:	b299      	uxth	r1, r3
    2c8e:	687a      	ldr	r2, [r7, #4]
    2c90:	8993      	ldrh	r3, [r2, #12]
    2c92:	f361 030c 	bfi	r3, r1, #0, #13
    2c96:	8193      	strh	r3, [r2, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    2c98:	7bfa      	ldrb	r2, [r7, #15]
    2c9a:	4920      	ldr	r1, [pc, #128]	; (2d1c <_usart_init+0x198>)
    2c9c:	4613      	mov	r3, r2
    2c9e:	005b      	lsls	r3, r3, #1
    2ca0:	4413      	add	r3, r2
    2ca2:	00db      	lsls	r3, r3, #3
    2ca4:	440b      	add	r3, r1
    2ca6:	3312      	adds	r3, #18
    2ca8:	781b      	ldrb	r3, [r3, #0]
    2caa:	f003 0307 	and.w	r3, r3, #7
    2cae:	b2d9      	uxtb	r1, r3
    2cb0:	687a      	ldr	r2, [r7, #4]
    2cb2:	8993      	ldrh	r3, [r2, #12]
    2cb4:	f361 334f 	bfi	r3, r1, #13, #3
    2cb8:	8193      	strh	r3, [r2, #12]
    2cba:	e00c      	b.n	2cd6 <_usart_init+0x152>
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    2cbc:	7bfa      	ldrb	r2, [r7, #15]
    2cbe:	4917      	ldr	r1, [pc, #92]	; (2d1c <_usart_init+0x198>)
    2cc0:	4613      	mov	r3, r2
    2cc2:	005b      	lsls	r3, r3, #1
    2cc4:	4413      	add	r3, r2
    2cc6:	00db      	lsls	r3, r3, #3
    2cc8:	440b      	add	r3, r1
    2cca:	3310      	adds	r3, #16
    2ccc:	881b      	ldrh	r3, [r3, #0]
    2cce:	4619      	mov	r1, r3
    2cd0:	6878      	ldr	r0, [r7, #4]
    2cd2:	4b19      	ldr	r3, [pc, #100]	; (2d38 <_usart_init+0x1b4>)
    2cd4:	4798      	blx	r3
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    2cd6:	7bfa      	ldrb	r2, [r7, #15]
    2cd8:	4910      	ldr	r1, [pc, #64]	; (2d1c <_usart_init+0x198>)
    2cda:	4613      	mov	r3, r2
    2cdc:	005b      	lsls	r3, r3, #1
    2cde:	4413      	add	r3, r2
    2ce0:	00db      	lsls	r3, r3, #3
    2ce2:	440b      	add	r3, r1
    2ce4:	3313      	adds	r3, #19
    2ce6:	781b      	ldrb	r3, [r3, #0]
    2ce8:	4619      	mov	r1, r3
    2cea:	6878      	ldr	r0, [r7, #4]
    2cec:	4b13      	ldr	r3, [pc, #76]	; (2d3c <_usart_init+0x1b8>)
    2cee:	4798      	blx	r3
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    2cf0:	7bfa      	ldrb	r2, [r7, #15]
    2cf2:	490a      	ldr	r1, [pc, #40]	; (2d1c <_usart_init+0x198>)
    2cf4:	4613      	mov	r3, r2
    2cf6:	005b      	lsls	r3, r3, #1
    2cf8:	4413      	add	r3, r2
    2cfa:	00db      	lsls	r3, r3, #3
    2cfc:	440b      	add	r3, r1
    2cfe:	3314      	adds	r3, #20
    2d00:	781b      	ldrb	r3, [r3, #0]
    2d02:	4619      	mov	r1, r3
    2d04:	6878      	ldr	r0, [r7, #4]
    2d06:	4b0e      	ldr	r3, [pc, #56]	; (2d40 <_usart_init+0x1bc>)
    2d08:	4798      	blx	r3

	return ERR_NONE;
    2d0a:	2300      	movs	r3, #0
}
    2d0c:	4618      	mov	r0, r3
    2d0e:	3710      	adds	r7, #16
    2d10:	46bd      	mov	sp, r7
    2d12:	bd80      	pop	{r7, pc}
    2d14:	00002af5 	.word	0x00002af5
    2d18:	000023b1 	.word	0x000023b1
    2d1c:	20000000 	.word	0x20000000
    2d20:	0000266d 	.word	0x0000266d
    2d24:	00002645 	.word	0x00002645
    2d28:	0000238d 	.word	0x0000238d
    2d2c:	0000269d 	.word	0x0000269d
    2d30:	000026c1 	.word	0x000026c1
    2d34:	000026e5 	.word	0x000026e5
    2d38:	00002701 	.word	0x00002701
    2d3c:	0000271f 	.word	0x0000271f
    2d40:	00002771 	.word	0x00002771

00002d44 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    2d44:	b580      	push	{r7, lr}
    2d46:	b082      	sub	sp, #8
    2d48:	af00      	add	r7, sp, #0
    2d4a:	6078      	str	r0, [r7, #4]
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    2d4c:	6878      	ldr	r0, [r7, #4]
    2d4e:	4b05      	ldr	r3, [pc, #20]	; (2d64 <_sercom_get_irq_num+0x20>)
    2d50:	4798      	blx	r3
    2d52:	4603      	mov	r3, r0
    2d54:	009b      	lsls	r3, r3, #2
    2d56:	b2db      	uxtb	r3, r3
    2d58:	332e      	adds	r3, #46	; 0x2e
    2d5a:	b2db      	uxtb	r3, r3
}
    2d5c:	4618      	mov	r0, r3
    2d5e:	3708      	adds	r7, #8
    2d60:	46bd      	mov	sp, r7
    2d62:	bd80      	pop	{r7, pc}
    2d64:	000028fd 	.word	0x000028fd

00002d68 <SERCOM2_0_Handler>:

/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_0_Handler(void)
{
    2d68:	b580      	push	{r7, lr}
    2d6a:	af00      	add	r7, sp, #0
	_sercom_usart_interrupt_handler(_sercom2_dev);
    2d6c:	4b03      	ldr	r3, [pc, #12]	; (2d7c <SERCOM2_0_Handler+0x14>)
    2d6e:	681b      	ldr	r3, [r3, #0]
    2d70:	4618      	mov	r0, r3
    2d72:	4b03      	ldr	r3, [pc, #12]	; (2d80 <SERCOM2_0_Handler+0x18>)
    2d74:	4798      	blx	r3
}
    2d76:	bf00      	nop
    2d78:	bd80      	pop	{r7, pc}
    2d7a:	bf00      	nop
    2d7c:	200000e8 	.word	0x200000e8
    2d80:	000029f5 	.word	0x000029f5

00002d84 <SERCOM2_1_Handler>:
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_1_Handler(void)
{
    2d84:	b580      	push	{r7, lr}
    2d86:	af00      	add	r7, sp, #0
	_sercom_usart_interrupt_handler(_sercom2_dev);
    2d88:	4b03      	ldr	r3, [pc, #12]	; (2d98 <SERCOM2_1_Handler+0x14>)
    2d8a:	681b      	ldr	r3, [r3, #0]
    2d8c:	4618      	mov	r0, r3
    2d8e:	4b03      	ldr	r3, [pc, #12]	; (2d9c <SERCOM2_1_Handler+0x18>)
    2d90:	4798      	blx	r3
}
    2d92:	bf00      	nop
    2d94:	bd80      	pop	{r7, pc}
    2d96:	bf00      	nop
    2d98:	200000e8 	.word	0x200000e8
    2d9c:	000029f5 	.word	0x000029f5

00002da0 <SERCOM2_2_Handler>:
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_2_Handler(void)
{
    2da0:	b580      	push	{r7, lr}
    2da2:	af00      	add	r7, sp, #0
	_sercom_usart_interrupt_handler(_sercom2_dev);
    2da4:	4b03      	ldr	r3, [pc, #12]	; (2db4 <SERCOM2_2_Handler+0x14>)
    2da6:	681b      	ldr	r3, [r3, #0]
    2da8:	4618      	mov	r0, r3
    2daa:	4b03      	ldr	r3, [pc, #12]	; (2db8 <SERCOM2_2_Handler+0x18>)
    2dac:	4798      	blx	r3
}
    2dae:	bf00      	nop
    2db0:	bd80      	pop	{r7, pc}
    2db2:	bf00      	nop
    2db4:	200000e8 	.word	0x200000e8
    2db8:	000029f5 	.word	0x000029f5

00002dbc <SERCOM2_3_Handler>:
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_3_Handler(void)
{
    2dbc:	b580      	push	{r7, lr}
    2dbe:	af00      	add	r7, sp, #0
	_sercom_usart_interrupt_handler(_sercom2_dev);
    2dc0:	4b03      	ldr	r3, [pc, #12]	; (2dd0 <SERCOM2_3_Handler+0x14>)
    2dc2:	681b      	ldr	r3, [r3, #0]
    2dc4:	4618      	mov	r0, r3
    2dc6:	4b03      	ldr	r3, [pc, #12]	; (2dd4 <SERCOM2_3_Handler+0x18>)
    2dc8:	4798      	blx	r3
}
    2dca:	bf00      	nop
    2dcc:	bd80      	pop	{r7, pc}
    2dce:	bf00      	nop
    2dd0:	200000e8 	.word	0x200000e8
    2dd4:	000029f5 	.word	0x000029f5

00002dd8 <hri_tcc_wait_for_sync>:
typedef uint32_t hri_tcc_wexctrl_reg_t;
typedef uint8_t  hri_tcc_ctrlbset_reg_t;
typedef uint8_t  hri_tcc_dbgctrl_reg_t;

static inline void hri_tcc_wait_for_sync(const void *const hw, hri_tcc_syncbusy_reg_t reg)
{
    2dd8:	b480      	push	{r7}
    2dda:	b083      	sub	sp, #12
    2ddc:	af00      	add	r7, sp, #0
    2dde:	6078      	str	r0, [r7, #4]
    2de0:	6039      	str	r1, [r7, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2de2:	bf00      	nop
    2de4:	687b      	ldr	r3, [r7, #4]
    2de6:	689a      	ldr	r2, [r3, #8]
    2de8:	683b      	ldr	r3, [r7, #0]
    2dea:	4013      	ands	r3, r2
    2dec:	2b00      	cmp	r3, #0
    2dee:	d1f9      	bne.n	2de4 <hri_tcc_wait_for_sync+0xc>
	};
}
    2df0:	bf00      	nop
    2df2:	370c      	adds	r7, #12
    2df4:	46bd      	mov	sp, r7
    2df6:	f85d 7b04 	ldr.w	r7, [sp], #4
    2dfa:	4770      	bx	lr

00002dfc <hri_tcc_is_syncing>:

static inline bool hri_tcc_is_syncing(const void *const hw, hri_tcc_syncbusy_reg_t reg)
{
    2dfc:	b480      	push	{r7}
    2dfe:	b083      	sub	sp, #12
    2e00:	af00      	add	r7, sp, #0
    2e02:	6078      	str	r0, [r7, #4]
    2e04:	6039      	str	r1, [r7, #0]
	return ((Tcc *)hw)->SYNCBUSY.reg & reg;
    2e06:	687b      	ldr	r3, [r7, #4]
    2e08:	689a      	ldr	r2, [r3, #8]
    2e0a:	683b      	ldr	r3, [r7, #0]
    2e0c:	4013      	ands	r3, r2
    2e0e:	2b00      	cmp	r3, #0
    2e10:	bf14      	ite	ne
    2e12:	2301      	movne	r3, #1
    2e14:	2300      	moveq	r3, #0
    2e16:	b2db      	uxtb	r3, r3
}
    2e18:	4618      	mov	r0, r3
    2e1a:	370c      	adds	r7, #12
    2e1c:	46bd      	mov	sp, r7
    2e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
    2e22:	4770      	bx	lr

00002e24 <hri_tcc_write_CTRLA_ENABLE_bit>:
	tmp = (tmp & TCC_CTRLA_ENABLE) >> TCC_CTRLA_ENABLE_Pos;
	return (bool)tmp;
}

static inline void hri_tcc_write_CTRLA_ENABLE_bit(const void *const hw, bool value)
{
    2e24:	b580      	push	{r7, lr}
    2e26:	b084      	sub	sp, #16
    2e28:	af00      	add	r7, sp, #0
    2e2a:	6078      	str	r0, [r7, #4]
    2e2c:	460b      	mov	r3, r1
    2e2e:	70fb      	strb	r3, [r7, #3]
	uint32_t tmp;
	TCC_CRITICAL_SECTION_ENTER();
	tmp = ((Tcc *)hw)->CTRLA.reg;
    2e30:	687b      	ldr	r3, [r7, #4]
    2e32:	681b      	ldr	r3, [r3, #0]
    2e34:	60fb      	str	r3, [r7, #12]
	tmp &= ~TCC_CTRLA_ENABLE;
    2e36:	68fb      	ldr	r3, [r7, #12]
    2e38:	f023 0302 	bic.w	r3, r3, #2
    2e3c:	60fb      	str	r3, [r7, #12]
	tmp |= value << TCC_CTRLA_ENABLE_Pos;
    2e3e:	78fb      	ldrb	r3, [r7, #3]
    2e40:	005b      	lsls	r3, r3, #1
    2e42:	461a      	mov	r2, r3
    2e44:	68fb      	ldr	r3, [r7, #12]
    2e46:	4313      	orrs	r3, r2
    2e48:	60fb      	str	r3, [r7, #12]
	((Tcc *)hw)->CTRLA.reg = tmp;
    2e4a:	687b      	ldr	r3, [r7, #4]
    2e4c:	68fa      	ldr	r2, [r7, #12]
    2e4e:	601a      	str	r2, [r3, #0]
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
    2e50:	2103      	movs	r1, #3
    2e52:	6878      	ldr	r0, [r7, #4]
    2e54:	4b02      	ldr	r3, [pc, #8]	; (2e60 <hri_tcc_write_CTRLA_ENABLE_bit+0x3c>)
    2e56:	4798      	blx	r3
	TCC_CRITICAL_SECTION_LEAVE();
}
    2e58:	bf00      	nop
    2e5a:	3710      	adds	r7, #16
    2e5c:	46bd      	mov	sp, r7
    2e5e:	bd80      	pop	{r7, pc}
    2e60:	00002dd9 	.word	0x00002dd9

00002e64 <hri_tcc_clear_CTRLA_ENABLE_bit>:

static inline void hri_tcc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    2e64:	b580      	push	{r7, lr}
    2e66:	b082      	sub	sp, #8
    2e68:	af00      	add	r7, sp, #0
    2e6a:	6078      	str	r0, [r7, #4]
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    2e6c:	687b      	ldr	r3, [r7, #4]
    2e6e:	681b      	ldr	r3, [r3, #0]
    2e70:	f023 0202 	bic.w	r2, r3, #2
    2e74:	687b      	ldr	r3, [r7, #4]
    2e76:	601a      	str	r2, [r3, #0]
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
    2e78:	2103      	movs	r1, #3
    2e7a:	6878      	ldr	r0, [r7, #4]
    2e7c:	4b02      	ldr	r3, [pc, #8]	; (2e88 <hri_tcc_clear_CTRLA_ENABLE_bit+0x24>)
    2e7e:	4798      	blx	r3
	TCC_CRITICAL_SECTION_LEAVE();
}
    2e80:	bf00      	nop
    2e82:	3708      	adds	r7, #8
    2e84:	46bd      	mov	sp, r7
    2e86:	bd80      	pop	{r7, pc}
    2e88:	00002dd9 	.word	0x00002dd9

00002e8c <hri_tcc_get_CTRLA_reg>:
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
	TCC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tcc_ctrla_reg_t hri_tcc_get_CTRLA_reg(const void *const hw, hri_tcc_ctrla_reg_t mask)
{
    2e8c:	b580      	push	{r7, lr}
    2e8e:	b084      	sub	sp, #16
    2e90:	af00      	add	r7, sp, #0
    2e92:	6078      	str	r0, [r7, #4]
    2e94:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
    2e96:	2103      	movs	r1, #3
    2e98:	6878      	ldr	r0, [r7, #4]
    2e9a:	4b07      	ldr	r3, [pc, #28]	; (2eb8 <hri_tcc_get_CTRLA_reg+0x2c>)
    2e9c:	4798      	blx	r3
	tmp = ((Tcc *)hw)->CTRLA.reg;
    2e9e:	687b      	ldr	r3, [r7, #4]
    2ea0:	681b      	ldr	r3, [r3, #0]
    2ea2:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    2ea4:	68fa      	ldr	r2, [r7, #12]
    2ea6:	683b      	ldr	r3, [r7, #0]
    2ea8:	4013      	ands	r3, r2
    2eaa:	60fb      	str	r3, [r7, #12]
	return tmp;
    2eac:	68fb      	ldr	r3, [r7, #12]
}
    2eae:	4618      	mov	r0, r3
    2eb0:	3710      	adds	r7, #16
    2eb2:	46bd      	mov	sp, r7
    2eb4:	bd80      	pop	{r7, pc}
    2eb6:	bf00      	nop
    2eb8:	00002dd9 	.word	0x00002dd9

00002ebc <hri_tcc_write_CTRLA_reg>:

static inline void hri_tcc_write_CTRLA_reg(const void *const hw, hri_tcc_ctrla_reg_t data)
{
    2ebc:	b580      	push	{r7, lr}
    2ebe:	b082      	sub	sp, #8
    2ec0:	af00      	add	r7, sp, #0
    2ec2:	6078      	str	r0, [r7, #4]
    2ec4:	6039      	str	r1, [r7, #0]
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->CTRLA.reg = data;
    2ec6:	687b      	ldr	r3, [r7, #4]
    2ec8:	683a      	ldr	r2, [r7, #0]
    2eca:	601a      	str	r2, [r3, #0]
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
    2ecc:	2103      	movs	r1, #3
    2ece:	6878      	ldr	r0, [r7, #4]
    2ed0:	4b02      	ldr	r3, [pc, #8]	; (2edc <hri_tcc_write_CTRLA_reg+0x20>)
    2ed2:	4798      	blx	r3
	TCC_CRITICAL_SECTION_LEAVE();
}
    2ed4:	bf00      	nop
    2ed6:	3708      	adds	r7, #8
    2ed8:	46bd      	mov	sp, r7
    2eda:	bd80      	pop	{r7, pc}
    2edc:	00002dd9 	.word	0x00002dd9

00002ee0 <hri_tcc_write_WAVE_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tcc_write_WAVE_reg(const void *const hw, hri_tcc_wave_reg_t data)
{
    2ee0:	b580      	push	{r7, lr}
    2ee2:	b082      	sub	sp, #8
    2ee4:	af00      	add	r7, sp, #0
    2ee6:	6078      	str	r0, [r7, #4]
    2ee8:	6039      	str	r1, [r7, #0]
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->WAVE.reg = data;
    2eea:	687b      	ldr	r3, [r7, #4]
    2eec:	683a      	ldr	r2, [r7, #0]
    2eee:	63da      	str	r2, [r3, #60]	; 0x3c
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_MASK);
    2ef0:	f643 71ff 	movw	r1, #16383	; 0x3fff
    2ef4:	6878      	ldr	r0, [r7, #4]
    2ef6:	4b03      	ldr	r3, [pc, #12]	; (2f04 <hri_tcc_write_WAVE_reg+0x24>)
    2ef8:	4798      	blx	r3
	TCC_CRITICAL_SECTION_LEAVE();
}
    2efa:	bf00      	nop
    2efc:	3708      	adds	r7, #8
    2efe:	46bd      	mov	sp, r7
    2f00:	bd80      	pop	{r7, pc}
    2f02:	bf00      	nop
    2f04:	00002dd9 	.word	0x00002dd9

00002f08 <PWM_0_init>:

/**
 * \brief Initialize TCC interface
 */
int8_t PWM_0_init()
{
    2f08:	b580      	push	{r7, lr}
    2f0a:	af00      	add	r7, sp, #0

	if (!hri_tcc_is_syncing(TCC0, TCC_SYNCBUSY_SWRST)) {
    2f0c:	2101      	movs	r1, #1
    2f0e:	4817      	ldr	r0, [pc, #92]	; (2f6c <PWM_0_init+0x64>)
    2f10:	4b17      	ldr	r3, [pc, #92]	; (2f70 <PWM_0_init+0x68>)
    2f12:	4798      	blx	r3
    2f14:	4603      	mov	r3, r0
    2f16:	f083 0301 	eor.w	r3, r3, #1
    2f1a:	b2db      	uxtb	r3, r3
    2f1c:	2b00      	cmp	r3, #0
    2f1e:	d011      	beq.n	2f44 <PWM_0_init+0x3c>
		if (hri_tcc_get_CTRLA_reg(TCC0, TCC_CTRLA_ENABLE)) {
    2f20:	2102      	movs	r1, #2
    2f22:	4812      	ldr	r0, [pc, #72]	; (2f6c <PWM_0_init+0x64>)
    2f24:	4b13      	ldr	r3, [pc, #76]	; (2f74 <PWM_0_init+0x6c>)
    2f26:	4798      	blx	r3
    2f28:	4603      	mov	r3, r0
    2f2a:	2b00      	cmp	r3, #0
    2f2c:	d006      	beq.n	2f3c <PWM_0_init+0x34>
			hri_tcc_clear_CTRLA_ENABLE_bit(TCC0);
    2f2e:	480f      	ldr	r0, [pc, #60]	; (2f6c <PWM_0_init+0x64>)
    2f30:	4b11      	ldr	r3, [pc, #68]	; (2f78 <PWM_0_init+0x70>)
    2f32:	4798      	blx	r3
			hri_tcc_wait_for_sync(TCC0, TCC_SYNCBUSY_ENABLE);
    2f34:	2102      	movs	r1, #2
    2f36:	480d      	ldr	r0, [pc, #52]	; (2f6c <PWM_0_init+0x64>)
    2f38:	4b10      	ldr	r3, [pc, #64]	; (2f7c <PWM_0_init+0x74>)
    2f3a:	4798      	blx	r3
		}
		hri_tcc_write_CTRLA_reg(TCC0, TCC_CTRLA_SWRST);
    2f3c:	2101      	movs	r1, #1
    2f3e:	480b      	ldr	r0, [pc, #44]	; (2f6c <PWM_0_init+0x64>)
    2f40:	4b0f      	ldr	r3, [pc, #60]	; (2f80 <PWM_0_init+0x78>)
    2f42:	4798      	blx	r3
	}
	hri_tcc_wait_for_sync(TCC0, TCC_SYNCBUSY_SWRST);
    2f44:	2101      	movs	r1, #1
    2f46:	4809      	ldr	r0, [pc, #36]	; (2f6c <PWM_0_init+0x64>)
    2f48:	4b0c      	ldr	r3, [pc, #48]	; (2f7c <PWM_0_init+0x74>)
    2f4a:	4798      	blx	r3

	hri_tcc_write_CTRLA_reg(TCC0,
    2f4c:	f44f 7180 	mov.w	r1, #256	; 0x100
    2f50:	4806      	ldr	r0, [pc, #24]	; (2f6c <PWM_0_init+0x64>)
    2f52:	4b0b      	ldr	r3, [pc, #44]	; (2f80 <PWM_0_init+0x78>)
    2f54:	4798      	blx	r3
	//		 | 0 << TCC_WEXCTRL_DTIEN2_Pos /* Dead-time Insertion Generator 2 Enable: 0 */
	//		 | 0 << TCC_WEXCTRL_DTIEN1_Pos /* Dead-time Insertion Generator 1 Enable: 0 */
	//		 | 0 << TCC_WEXCTRL_DTIEN0_Pos /* Dead-time Insertion Generator 0 Enable: 0 */
	//		 | 0x0); /* Output Matrix: 0x0 */

	hri_tcc_write_WAVE_reg(TCC0,
    2f56:	2102      	movs	r1, #2
    2f58:	4804      	ldr	r0, [pc, #16]	; (2f6c <PWM_0_init+0x64>)
    2f5a:	4b0a      	ldr	r3, [pc, #40]	; (2f84 <PWM_0_init+0x7c>)
    2f5c:	4798      	blx	r3
	//		 | 0 << TCC_INTENSET_ERR_Pos /* Error Interrupt Enable: disabled */
	//		 | 0 << TCC_INTENSET_CNT_Pos /* Counter Interrupt Enable: disabled */
	//		 | 0 << TCC_INTENSET_TRG_Pos /* Retrigger Interrupt Enable: disabled */
	//		 | 0 << TCC_INTENSET_OVF_Pos); /* Overflow Interrupt enable: disabled */

	hri_tcc_write_CTRLA_ENABLE_bit(TCC0, 1 << TCC_CTRLA_ENABLE_Pos); /* Enable: enabled */
    2f5e:	2101      	movs	r1, #1
    2f60:	4802      	ldr	r0, [pc, #8]	; (2f6c <PWM_0_init+0x64>)
    2f62:	4b09      	ldr	r3, [pc, #36]	; (2f88 <PWM_0_init+0x80>)
    2f64:	4798      	blx	r3

	return 0;
    2f66:	2300      	movs	r3, #0
}
    2f68:	4618      	mov	r0, r3
    2f6a:	bd80      	pop	{r7, pc}
    2f6c:	41016000 	.word	0x41016000
    2f70:	00002dfd 	.word	0x00002dfd
    2f74:	00002e8d 	.word	0x00002e8d
    2f78:	00002e65 	.word	0x00002e65
    2f7c:	00002dd9 	.word	0x00002dd9
    2f80:	00002ebd 	.word	0x00002ebd
    2f84:	00002ee1 	.word	0x00002ee1
    2f88:	00002e25 	.word	0x00002e25

00002f8c <__NVIC_EnableIRQ>:
{
    2f8c:	b480      	push	{r7}
    2f8e:	b083      	sub	sp, #12
    2f90:	af00      	add	r7, sp, #0
    2f92:	4603      	mov	r3, r0
    2f94:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    2f96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    2f9a:	2b00      	cmp	r3, #0
    2f9c:	db0b      	blt.n	2fb6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2f9e:	4909      	ldr	r1, [pc, #36]	; (2fc4 <__NVIC_EnableIRQ+0x38>)
    2fa0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    2fa4:	095b      	lsrs	r3, r3, #5
    2fa6:	88fa      	ldrh	r2, [r7, #6]
    2fa8:	f002 021f 	and.w	r2, r2, #31
    2fac:	2001      	movs	r0, #1
    2fae:	fa00 f202 	lsl.w	r2, r0, r2
    2fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    2fb6:	bf00      	nop
    2fb8:	370c      	adds	r7, #12
    2fba:	46bd      	mov	sp, r7
    2fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
    2fc0:	4770      	bx	lr
    2fc2:	bf00      	nop
    2fc4:	e000e100 	.word	0xe000e100

00002fc8 <__NVIC_DisableIRQ>:
{
    2fc8:	b480      	push	{r7}
    2fca:	b083      	sub	sp, #12
    2fcc:	af00      	add	r7, sp, #0
    2fce:	4603      	mov	r3, r0
    2fd0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    2fd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    2fd6:	2b00      	cmp	r3, #0
    2fd8:	db10      	blt.n	2ffc <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2fda:	490b      	ldr	r1, [pc, #44]	; (3008 <__NVIC_DisableIRQ+0x40>)
    2fdc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    2fe0:	095b      	lsrs	r3, r3, #5
    2fe2:	88fa      	ldrh	r2, [r7, #6]
    2fe4:	f002 021f 	and.w	r2, r2, #31
    2fe8:	2001      	movs	r0, #1
    2fea:	fa00 f202 	lsl.w	r2, r0, r2
    2fee:	3320      	adds	r3, #32
    2ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2ff4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2ff8:	f3bf 8f6f 	isb	sy
}
    2ffc:	bf00      	nop
    2ffe:	370c      	adds	r7, #12
    3000:	46bd      	mov	sp, r7
    3002:	f85d 7b04 	ldr.w	r7, [sp], #4
    3006:	4770      	bx	lr
    3008:	e000e100 	.word	0xe000e100

0000300c <__NVIC_ClearPendingIRQ>:
{
    300c:	b480      	push	{r7}
    300e:	b083      	sub	sp, #12
    3010:	af00      	add	r7, sp, #0
    3012:	4603      	mov	r3, r0
    3014:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    3016:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    301a:	2b00      	cmp	r3, #0
    301c:	db0c      	blt.n	3038 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    301e:	4909      	ldr	r1, [pc, #36]	; (3044 <__NVIC_ClearPendingIRQ+0x38>)
    3020:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    3024:	095b      	lsrs	r3, r3, #5
    3026:	88fa      	ldrh	r2, [r7, #6]
    3028:	f002 021f 	and.w	r2, r2, #31
    302c:	2001      	movs	r0, #1
    302e:	fa00 f202 	lsl.w	r2, r0, r2
    3032:	3360      	adds	r3, #96	; 0x60
    3034:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    3038:	bf00      	nop
    303a:	370c      	adds	r7, #12
    303c:	46bd      	mov	sp, r7
    303e:	f85d 7b04 	ldr.w	r7, [sp], #4
    3042:	4770      	bx	lr
    3044:	e000e100 	.word	0xe000e100

00003048 <hri_tc_wait_for_sync>:
typedef uint8_t  hri_tccount8_count_reg_t;
typedef uint8_t  hri_tccount8_per_reg_t;
typedef uint8_t  hri_tccount8_perbuf_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
    3048:	b480      	push	{r7}
    304a:	b083      	sub	sp, #12
    304c:	af00      	add	r7, sp, #0
    304e:	6078      	str	r0, [r7, #4]
    3050:	6039      	str	r1, [r7, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3052:	bf00      	nop
    3054:	687b      	ldr	r3, [r7, #4]
    3056:	691a      	ldr	r2, [r3, #16]
    3058:	683b      	ldr	r3, [r7, #0]
    305a:	4013      	ands	r3, r2
    305c:	2b00      	cmp	r3, #0
    305e:	d1f9      	bne.n	3054 <hri_tc_wait_for_sync+0xc>
	};
}
    3060:	bf00      	nop
    3062:	370c      	adds	r7, #12
    3064:	46bd      	mov	sp, r7
    3066:	f85d 7b04 	ldr.w	r7, [sp], #4
    306a:	4770      	bx	lr

0000306c <hri_tc_is_syncing>:

static inline bool hri_tc_is_syncing(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
    306c:	b480      	push	{r7}
    306e:	b083      	sub	sp, #12
    3070:	af00      	add	r7, sp, #0
    3072:	6078      	str	r0, [r7, #4]
    3074:	6039      	str	r1, [r7, #0]
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    3076:	687b      	ldr	r3, [r7, #4]
    3078:	691a      	ldr	r2, [r3, #16]
    307a:	683b      	ldr	r3, [r7, #0]
    307c:	4013      	ands	r3, r2
    307e:	2b00      	cmp	r3, #0
    3080:	bf14      	ite	ne
    3082:	2301      	movne	r3, #1
    3084:	2300      	moveq	r3, #0
    3086:	b2db      	uxtb	r3, r3
}
    3088:	4618      	mov	r0, r3
    308a:	370c      	adds	r7, #12
    308c:	46bd      	mov	sp, r7
    308e:	f85d 7b04 	ldr.w	r7, [sp], #4
    3092:	4770      	bx	lr

00003094 <hri_tc_get_interrupt_OVF_bit>:
{
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
    3094:	b480      	push	{r7}
    3096:	b083      	sub	sp, #12
    3098:	af00      	add	r7, sp, #0
    309a:	6078      	str	r0, [r7, #4]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    309c:	687b      	ldr	r3, [r7, #4]
    309e:	7a9b      	ldrb	r3, [r3, #10]
    30a0:	b2db      	uxtb	r3, r3
    30a2:	f003 0301 	and.w	r3, r3, #1
    30a6:	2b00      	cmp	r3, #0
    30a8:	bf14      	ite	ne
    30aa:	2301      	movne	r3, #1
    30ac:	2300      	moveq	r3, #0
    30ae:	b2db      	uxtb	r3, r3
}
    30b0:	4618      	mov	r0, r3
    30b2:	370c      	adds	r7, #12
    30b4:	46bd      	mov	sp, r7
    30b6:	f85d 7b04 	ldr.w	r7, [sp], #4
    30ba:	4770      	bx	lr

000030bc <hri_tc_clear_interrupt_OVF_bit>:

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
    30bc:	b480      	push	{r7}
    30be:	b083      	sub	sp, #12
    30c0:	af00      	add	r7, sp, #0
    30c2:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    30c4:	687b      	ldr	r3, [r7, #4]
    30c6:	2201      	movs	r2, #1
    30c8:	729a      	strb	r2, [r3, #10]
}
    30ca:	bf00      	nop
    30cc:	370c      	adds	r7, #12
    30ce:	46bd      	mov	sp, r7
    30d0:	f85d 7b04 	ldr.w	r7, [sp], #4
    30d4:	4770      	bx	lr

000030d6 <hri_tc_set_INTEN_OVF_bit>:
{
	((Tc *)hw)->COUNT16.CTRLBCLR.reg = mask;
}

static inline void hri_tc_set_INTEN_OVF_bit(const void *const hw)
{
    30d6:	b480      	push	{r7}
    30d8:	b083      	sub	sp, #12
    30da:	af00      	add	r7, sp, #0
    30dc:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    30de:	687b      	ldr	r3, [r7, #4]
    30e0:	2201      	movs	r2, #1
    30e2:	725a      	strb	r2, [r3, #9]
}
    30e4:	bf00      	nop
    30e6:	370c      	adds	r7, #12
    30e8:	46bd      	mov	sp, r7
    30ea:	f85d 7b04 	ldr.w	r7, [sp], #4
    30ee:	4770      	bx	lr

000030f0 <hri_tc_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & TC_CTRLA_SWRST) >> TC_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
    30f0:	b580      	push	{r7, lr}
    30f2:	b082      	sub	sp, #8
    30f4:	af00      	add	r7, sp, #0
    30f6:	6078      	str	r0, [r7, #4]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    30f8:	687b      	ldr	r3, [r7, #4]
    30fa:	681b      	ldr	r3, [r3, #0]
    30fc:	f043 0202 	orr.w	r2, r3, #2
    3100:	687b      	ldr	r3, [r7, #4]
    3102:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    3104:	2103      	movs	r1, #3
    3106:	6878      	ldr	r0, [r7, #4]
    3108:	4b02      	ldr	r3, [pc, #8]	; (3114 <hri_tc_set_CTRLA_ENABLE_bit+0x24>)
    310a:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    310c:	bf00      	nop
    310e:	3708      	adds	r7, #8
    3110:	46bd      	mov	sp, r7
    3112:	bd80      	pop	{r7, pc}
    3114:	00003049 	.word	0x00003049

00003118 <hri_tc_get_CTRLA_ENABLE_bit>:

static inline bool hri_tc_get_CTRLA_ENABLE_bit(const void *const hw)
{
    3118:	b580      	push	{r7, lr}
    311a:	b084      	sub	sp, #16
    311c:	af00      	add	r7, sp, #0
    311e:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    3120:	2103      	movs	r1, #3
    3122:	6878      	ldr	r0, [r7, #4]
    3124:	4b09      	ldr	r3, [pc, #36]	; (314c <hri_tc_get_CTRLA_ENABLE_bit+0x34>)
    3126:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    3128:	687b      	ldr	r3, [r7, #4]
    312a:	681b      	ldr	r3, [r3, #0]
    312c:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & TC_CTRLA_ENABLE) >> TC_CTRLA_ENABLE_Pos;
    312e:	68fb      	ldr	r3, [r7, #12]
    3130:	085b      	lsrs	r3, r3, #1
    3132:	f003 0301 	and.w	r3, r3, #1
    3136:	60fb      	str	r3, [r7, #12]
	return (bool)tmp;
    3138:	68fb      	ldr	r3, [r7, #12]
    313a:	2b00      	cmp	r3, #0
    313c:	bf14      	ite	ne
    313e:	2301      	movne	r3, #1
    3140:	2300      	moveq	r3, #0
    3142:	b2db      	uxtb	r3, r3
}
    3144:	4618      	mov	r0, r3
    3146:	3710      	adds	r7, #16
    3148:	46bd      	mov	sp, r7
    314a:	bd80      	pop	{r7, pc}
    314c:	00003049 	.word	0x00003049

00003150 <hri_tc_clear_CTRLA_ENABLE_bit>:
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	TC_CRITICAL_SECTION_LEAVE();
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    3150:	b580      	push	{r7, lr}
    3152:	b082      	sub	sp, #8
    3154:	af00      	add	r7, sp, #0
    3156:	6078      	str	r0, [r7, #4]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    3158:	687b      	ldr	r3, [r7, #4]
    315a:	681b      	ldr	r3, [r3, #0]
    315c:	f023 0202 	bic.w	r2, r3, #2
    3160:	687b      	ldr	r3, [r7, #4]
    3162:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    3164:	2103      	movs	r1, #3
    3166:	6878      	ldr	r0, [r7, #4]
    3168:	4b02      	ldr	r3, [pc, #8]	; (3174 <hri_tc_clear_CTRLA_ENABLE_bit+0x24>)
    316a:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    316c:	bf00      	nop
    316e:	3708      	adds	r7, #8
    3170:	46bd      	mov	sp, r7
    3172:	bd80      	pop	{r7, pc}
    3174:	00003049 	.word	0x00003049

00003178 <hri_tc_get_CTRLA_reg>:
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
    3178:	b580      	push	{r7, lr}
    317a:	b084      	sub	sp, #16
    317c:	af00      	add	r7, sp, #0
    317e:	6078      	str	r0, [r7, #4]
    3180:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    3182:	2103      	movs	r1, #3
    3184:	6878      	ldr	r0, [r7, #4]
    3186:	4b07      	ldr	r3, [pc, #28]	; (31a4 <hri_tc_get_CTRLA_reg+0x2c>)
    3188:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    318a:	687b      	ldr	r3, [r7, #4]
    318c:	681b      	ldr	r3, [r3, #0]
    318e:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    3190:	68fa      	ldr	r2, [r7, #12]
    3192:	683b      	ldr	r3, [r7, #0]
    3194:	4013      	ands	r3, r2
    3196:	60fb      	str	r3, [r7, #12]
	return tmp;
    3198:	68fb      	ldr	r3, [r7, #12]
}
    319a:	4618      	mov	r0, r3
    319c:	3710      	adds	r7, #16
    319e:	46bd      	mov	sp, r7
    31a0:	bd80      	pop	{r7, pc}
    31a2:	bf00      	nop
    31a4:	00003049 	.word	0x00003049

000031a8 <hri_tc_write_CTRLA_reg>:

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
    31a8:	b580      	push	{r7, lr}
    31aa:	b082      	sub	sp, #8
    31ac:	af00      	add	r7, sp, #0
    31ae:	6078      	str	r0, [r7, #4]
    31b0:	6039      	str	r1, [r7, #0]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    31b2:	687b      	ldr	r3, [r7, #4]
    31b4:	683a      	ldr	r2, [r7, #0]
    31b6:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    31b8:	2103      	movs	r1, #3
    31ba:	6878      	ldr	r0, [r7, #4]
    31bc:	4b02      	ldr	r3, [pc, #8]	; (31c8 <hri_tc_write_CTRLA_reg+0x20>)
    31be:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    31c0:	bf00      	nop
    31c2:	3708      	adds	r7, #8
    31c4:	46bd      	mov	sp, r7
    31c6:	bd80      	pop	{r7, pc}
    31c8:	00003049 	.word	0x00003049

000031cc <hri_tc_write_EVCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t data)
{
    31cc:	b480      	push	{r7}
    31ce:	b083      	sub	sp, #12
    31d0:	af00      	add	r7, sp, #0
    31d2:	6078      	str	r0, [r7, #4]
    31d4:	460b      	mov	r3, r1
    31d6:	807b      	strh	r3, [r7, #2]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    31d8:	687b      	ldr	r3, [r7, #4]
    31da:	887a      	ldrh	r2, [r7, #2]
    31dc:	80da      	strh	r2, [r3, #6]
	TC_CRITICAL_SECTION_LEAVE();
}
    31de:	bf00      	nop
    31e0:	370c      	adds	r7, #12
    31e2:	46bd      	mov	sp, r7
    31e4:	f85d 7b04 	ldr.w	r7, [sp], #4
    31e8:	4770      	bx	lr

000031ea <hri_tc_write_WAVE_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_WAVE_reg(const void *const hw, hri_tc_wave_reg_t data)
{
    31ea:	b480      	push	{r7}
    31ec:	b083      	sub	sp, #12
    31ee:	af00      	add	r7, sp, #0
    31f0:	6078      	str	r0, [r7, #4]
    31f2:	460b      	mov	r3, r1
    31f4:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    31f6:	687b      	ldr	r3, [r7, #4]
    31f8:	78fa      	ldrb	r2, [r7, #3]
    31fa:	731a      	strb	r2, [r3, #12]
	TC_CRITICAL_SECTION_LEAVE();
}
    31fc:	bf00      	nop
    31fe:	370c      	adds	r7, #12
    3200:	46bd      	mov	sp, r7
    3202:	f85d 7b04 	ldr.w	r7, [sp], #4
    3206:	4770      	bx	lr

00003208 <hri_tc_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
    3208:	b480      	push	{r7}
    320a:	b083      	sub	sp, #12
    320c:	af00      	add	r7, sp, #0
    320e:	6078      	str	r0, [r7, #4]
    3210:	460b      	mov	r3, r1
    3212:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    3214:	687b      	ldr	r3, [r7, #4]
    3216:	78fa      	ldrb	r2, [r7, #3]
    3218:	73da      	strb	r2, [r3, #15]
	TC_CRITICAL_SECTION_LEAVE();
}
    321a:	bf00      	nop
    321c:	370c      	adds	r7, #12
    321e:	46bd      	mov	sp, r7
    3220:	f85d 7b04 	ldr.w	r7, [sp], #4
    3224:	4770      	bx	lr
	...

00003228 <hri_tccount8_write_PER_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount8_write_PER_reg(const void *const hw, hri_tccount8_per_reg_t data)
{
    3228:	b580      	push	{r7, lr}
    322a:	b082      	sub	sp, #8
    322c:	af00      	add	r7, sp, #0
    322e:	6078      	str	r0, [r7, #4]
    3230:	460b      	mov	r3, r1
    3232:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.PER.reg = data;
    3234:	687b      	ldr	r3, [r7, #4]
    3236:	78fa      	ldrb	r2, [r7, #3]
    3238:	76da      	strb	r2, [r3, #27]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
    323a:	2120      	movs	r1, #32
    323c:	6878      	ldr	r0, [r7, #4]
    323e:	4b03      	ldr	r3, [pc, #12]	; (324c <hri_tccount8_write_PER_reg+0x24>)
    3240:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    3242:	bf00      	nop
    3244:	3708      	adds	r7, #8
    3246:	46bd      	mov	sp, r7
    3248:	bd80      	pop	{r7, pc}
    324a:	bf00      	nop
    324c:	00003049 	.word	0x00003049

00003250 <hri_tccount8_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount8_write_CC_reg(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t data)
{
    3250:	b580      	push	{r7, lr}
    3252:	b082      	sub	sp, #8
    3254:	af00      	add	r7, sp, #0
    3256:	6078      	str	r0, [r7, #4]
    3258:	460b      	mov	r3, r1
    325a:	70fb      	strb	r3, [r7, #3]
    325c:	4613      	mov	r3, r2
    325e:	70bb      	strb	r3, [r7, #2]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    3260:	78fb      	ldrb	r3, [r7, #3]
    3262:	687a      	ldr	r2, [r7, #4]
    3264:	4413      	add	r3, r2
    3266:	78ba      	ldrb	r2, [r7, #2]
    3268:	771a      	strb	r2, [r3, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    326a:	21c0      	movs	r1, #192	; 0xc0
    326c:	6878      	ldr	r0, [r7, #4]
    326e:	4b03      	ldr	r3, [pc, #12]	; (327c <hri_tccount8_write_CC_reg+0x2c>)
    3270:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    3272:	bf00      	nop
    3274:	3708      	adds	r7, #8
    3276:	46bd      	mov	sp, r7
    3278:	bd80      	pop	{r7, pc}
    327a:	bf00      	nop
    327c:	00003049 	.word	0x00003049

00003280 <hri_tccount16_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
    3280:	b580      	push	{r7, lr}
    3282:	b082      	sub	sp, #8
    3284:	af00      	add	r7, sp, #0
    3286:	6078      	str	r0, [r7, #4]
    3288:	460b      	mov	r3, r1
    328a:	70fb      	strb	r3, [r7, #3]
    328c:	4613      	mov	r3, r2
    328e:	803b      	strh	r3, [r7, #0]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    3290:	78fb      	ldrb	r3, [r7, #3]
    3292:	687a      	ldr	r2, [r7, #4]
    3294:	330c      	adds	r3, #12
    3296:	005b      	lsls	r3, r3, #1
    3298:	4413      	add	r3, r2
    329a:	883a      	ldrh	r2, [r7, #0]
    329c:	809a      	strh	r2, [r3, #4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    329e:	21c0      	movs	r1, #192	; 0xc0
    32a0:	6878      	ldr	r0, [r7, #4]
    32a2:	4b03      	ldr	r3, [pc, #12]	; (32b0 <hri_tccount16_write_CC_reg+0x30>)
    32a4:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    32a6:	bf00      	nop
    32a8:	3708      	adds	r7, #8
    32aa:	46bd      	mov	sp, r7
    32ac:	bd80      	pop	{r7, pc}
    32ae:	bf00      	nop
    32b0:	00003049 	.word	0x00003049

000032b4 <hri_tccount32_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
    32b4:	b580      	push	{r7, lr}
    32b6:	b084      	sub	sp, #16
    32b8:	af00      	add	r7, sp, #0
    32ba:	60f8      	str	r0, [r7, #12]
    32bc:	460b      	mov	r3, r1
    32be:	607a      	str	r2, [r7, #4]
    32c0:	72fb      	strb	r3, [r7, #11]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    32c2:	7afb      	ldrb	r3, [r7, #11]
    32c4:	68fa      	ldr	r2, [r7, #12]
    32c6:	3306      	adds	r3, #6
    32c8:	009b      	lsls	r3, r3, #2
    32ca:	4413      	add	r3, r2
    32cc:	687a      	ldr	r2, [r7, #4]
    32ce:	605a      	str	r2, [r3, #4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    32d0:	21c0      	movs	r1, #192	; 0xc0
    32d2:	68f8      	ldr	r0, [r7, #12]
    32d4:	4b02      	ldr	r3, [pc, #8]	; (32e0 <hri_tccount32_write_CC_reg+0x2c>)
    32d6:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    32d8:	bf00      	nop
    32da:	3710      	adds	r7, #16
    32dc:	46bd      	mov	sp, r7
    32de:	bd80      	pop	{r7, pc}
    32e0:	00003049 	.word	0x00003049

000032e4 <_timer_init>:
static inline uint8_t _get_hardware_offset(const void *const hw);
/**
 * \brief Initialize TC
 */
int32_t _timer_init(struct _timer_device *const device, void *const hw)
{
    32e4:	b580      	push	{r7, lr}
    32e6:	b084      	sub	sp, #16
    32e8:	af00      	add	r7, sp, #0
    32ea:	6078      	str	r0, [r7, #4]
    32ec:	6039      	str	r1, [r7, #0]
	int8_t i = get_tc_index(hw);
    32ee:	6838      	ldr	r0, [r7, #0]
    32f0:	4b93      	ldr	r3, [pc, #588]	; (3540 <_timer_init+0x25c>)
    32f2:	4798      	blx	r3
    32f4:	4603      	mov	r3, r0
    32f6:	73fb      	strb	r3, [r7, #15]

	device->hw = hw;
    32f8:	687b      	ldr	r3, [r7, #4]
    32fa:	683a      	ldr	r2, [r7, #0]
    32fc:	60da      	str	r2, [r3, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    32fe:	2291      	movs	r2, #145	; 0x91
    3300:	4990      	ldr	r1, [pc, #576]	; (3544 <_timer_init+0x260>)
    3302:	2001      	movs	r0, #1
    3304:	4b90      	ldr	r3, [pc, #576]	; (3548 <_timer_init+0x264>)
    3306:	4798      	blx	r3

	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    3308:	2101      	movs	r1, #1
    330a:	6838      	ldr	r0, [r7, #0]
    330c:	4b8f      	ldr	r3, [pc, #572]	; (354c <_timer_init+0x268>)
    330e:	4798      	blx	r3
    3310:	4603      	mov	r3, r0
    3312:	f083 0301 	eor.w	r3, r3, #1
    3316:	b2db      	uxtb	r3, r3
    3318:	2b00      	cmp	r3, #0
    331a:	d011      	beq.n	3340 <_timer_init+0x5c>
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    331c:	2102      	movs	r1, #2
    331e:	6838      	ldr	r0, [r7, #0]
    3320:	4b8b      	ldr	r3, [pc, #556]	; (3550 <_timer_init+0x26c>)
    3322:	4798      	blx	r3
    3324:	4603      	mov	r3, r0
    3326:	2b00      	cmp	r3, #0
    3328:	d006      	beq.n	3338 <_timer_init+0x54>
			hri_tc_clear_CTRLA_ENABLE_bit(hw);
    332a:	6838      	ldr	r0, [r7, #0]
    332c:	4b89      	ldr	r3, [pc, #548]	; (3554 <_timer_init+0x270>)
    332e:	4798      	blx	r3
			hri_tc_wait_for_sync(hw, TC_SYNCBUSY_ENABLE);
    3330:	2102      	movs	r1, #2
    3332:	6838      	ldr	r0, [r7, #0]
    3334:	4b88      	ldr	r3, [pc, #544]	; (3558 <_timer_init+0x274>)
    3336:	4798      	blx	r3
		}
		hri_tc_write_CTRLA_reg(hw, TC_CTRLA_SWRST);
    3338:	2101      	movs	r1, #1
    333a:	6838      	ldr	r0, [r7, #0]
    333c:	4b87      	ldr	r3, [pc, #540]	; (355c <_timer_init+0x278>)
    333e:	4798      	blx	r3
	}
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST);
    3340:	2101      	movs	r1, #1
    3342:	6838      	ldr	r0, [r7, #0]
    3344:	4b84      	ldr	r3, [pc, #528]	; (3558 <_timer_init+0x274>)
    3346:	4798      	blx	r3

	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    3348:	f997 200f 	ldrsb.w	r2, [r7, #15]
    334c:	4984      	ldr	r1, [pc, #528]	; (3560 <_timer_init+0x27c>)
    334e:	4613      	mov	r3, r2
    3350:	009b      	lsls	r3, r3, #2
    3352:	4413      	add	r3, r2
    3354:	009b      	lsls	r3, r3, #2
    3356:	440b      	add	r3, r1
    3358:	3304      	adds	r3, #4
    335a:	681b      	ldr	r3, [r3, #0]
    335c:	4619      	mov	r1, r3
    335e:	6838      	ldr	r0, [r7, #0]
    3360:	4b7e      	ldr	r3, [pc, #504]	; (355c <_timer_init+0x278>)
    3362:	4798      	blx	r3
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    3364:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3368:	497d      	ldr	r1, [pc, #500]	; (3560 <_timer_init+0x27c>)
    336a:	4613      	mov	r3, r2
    336c:	009b      	lsls	r3, r3, #2
    336e:	4413      	add	r3, r2
    3370:	009b      	lsls	r3, r3, #2
    3372:	440b      	add	r3, r1
    3374:	330a      	adds	r3, #10
    3376:	781b      	ldrb	r3, [r3, #0]
    3378:	4619      	mov	r1, r3
    337a:	6838      	ldr	r0, [r7, #0]
    337c:	4b79      	ldr	r3, [pc, #484]	; (3564 <_timer_init+0x280>)
    337e:	4798      	blx	r3
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    3380:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3384:	4976      	ldr	r1, [pc, #472]	; (3560 <_timer_init+0x27c>)
    3386:	4613      	mov	r3, r2
    3388:	009b      	lsls	r3, r3, #2
    338a:	4413      	add	r3, r2
    338c:	009b      	lsls	r3, r3, #2
    338e:	440b      	add	r3, r1
    3390:	3308      	adds	r3, #8
    3392:	881b      	ldrh	r3, [r3, #0]
    3394:	4619      	mov	r1, r3
    3396:	6838      	ldr	r0, [r7, #0]
    3398:	4b73      	ldr	r3, [pc, #460]	; (3568 <_timer_init+0x284>)
    339a:	4798      	blx	r3
	hri_tc_write_WAVE_reg(hw, TC_WAVE_WAVEGEN_MFRQ);
    339c:	2101      	movs	r1, #1
    339e:	6838      	ldr	r0, [r7, #0]
    33a0:	4b72      	ldr	r3, [pc, #456]	; (356c <_timer_init+0x288>)
    33a2:	4798      	blx	r3

	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    33a4:	f997 200f 	ldrsb.w	r2, [r7, #15]
    33a8:	496d      	ldr	r1, [pc, #436]	; (3560 <_timer_init+0x27c>)
    33aa:	4613      	mov	r3, r2
    33ac:	009b      	lsls	r3, r3, #2
    33ae:	4413      	add	r3, r2
    33b0:	009b      	lsls	r3, r3, #2
    33b2:	440b      	add	r3, r1
    33b4:	3304      	adds	r3, #4
    33b6:	681b      	ldr	r3, [r3, #0]
    33b8:	f003 030c 	and.w	r3, r3, #12
    33bc:	2b08      	cmp	r3, #8
    33be:	d11e      	bne.n	33fe <_timer_init+0x11a>
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    33c0:	f997 200f 	ldrsb.w	r2, [r7, #15]
    33c4:	4966      	ldr	r1, [pc, #408]	; (3560 <_timer_init+0x27c>)
    33c6:	4613      	mov	r3, r2
    33c8:	009b      	lsls	r3, r3, #2
    33ca:	4413      	add	r3, r2
    33cc:	009b      	lsls	r3, r3, #2
    33ce:	440b      	add	r3, r1
    33d0:	330c      	adds	r3, #12
    33d2:	681b      	ldr	r3, [r3, #0]
    33d4:	461a      	mov	r2, r3
    33d6:	2100      	movs	r1, #0
    33d8:	6838      	ldr	r0, [r7, #0]
    33da:	4b65      	ldr	r3, [pc, #404]	; (3570 <_timer_init+0x28c>)
    33dc:	4798      	blx	r3
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    33de:	f997 200f 	ldrsb.w	r2, [r7, #15]
    33e2:	495f      	ldr	r1, [pc, #380]	; (3560 <_timer_init+0x27c>)
    33e4:	4613      	mov	r3, r2
    33e6:	009b      	lsls	r3, r3, #2
    33e8:	4413      	add	r3, r2
    33ea:	009b      	lsls	r3, r3, #2
    33ec:	440b      	add	r3, r1
    33ee:	3310      	adds	r3, #16
    33f0:	681b      	ldr	r3, [r3, #0]
    33f2:	461a      	mov	r2, r3
    33f4:	2101      	movs	r1, #1
    33f6:	6838      	ldr	r0, [r7, #0]
    33f8:	4b5d      	ldr	r3, [pc, #372]	; (3570 <_timer_init+0x28c>)
    33fa:	4798      	blx	r3
    33fc:	e06a      	b.n	34d4 <_timer_init+0x1f0>

	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    33fe:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3402:	4957      	ldr	r1, [pc, #348]	; (3560 <_timer_init+0x27c>)
    3404:	4613      	mov	r3, r2
    3406:	009b      	lsls	r3, r3, #2
    3408:	4413      	add	r3, r2
    340a:	009b      	lsls	r3, r3, #2
    340c:	440b      	add	r3, r1
    340e:	3304      	adds	r3, #4
    3410:	681b      	ldr	r3, [r3, #0]
    3412:	f003 030c 	and.w	r3, r3, #12
    3416:	2b00      	cmp	r3, #0
    3418:	d120      	bne.n	345c <_timer_init+0x178>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    341a:	f997 200f 	ldrsb.w	r2, [r7, #15]
    341e:	4950      	ldr	r1, [pc, #320]	; (3560 <_timer_init+0x27c>)
    3420:	4613      	mov	r3, r2
    3422:	009b      	lsls	r3, r3, #2
    3424:	4413      	add	r3, r2
    3426:	009b      	lsls	r3, r3, #2
    3428:	440b      	add	r3, r1
    342a:	330c      	adds	r3, #12
    342c:	681b      	ldr	r3, [r3, #0]
    342e:	b29b      	uxth	r3, r3
    3430:	461a      	mov	r2, r3
    3432:	2100      	movs	r1, #0
    3434:	6838      	ldr	r0, [r7, #0]
    3436:	4b4f      	ldr	r3, [pc, #316]	; (3574 <_timer_init+0x290>)
    3438:	4798      	blx	r3
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    343a:	f997 200f 	ldrsb.w	r2, [r7, #15]
    343e:	4948      	ldr	r1, [pc, #288]	; (3560 <_timer_init+0x27c>)
    3440:	4613      	mov	r3, r2
    3442:	009b      	lsls	r3, r3, #2
    3444:	4413      	add	r3, r2
    3446:	009b      	lsls	r3, r3, #2
    3448:	440b      	add	r3, r1
    344a:	3310      	adds	r3, #16
    344c:	681b      	ldr	r3, [r3, #0]
    344e:	b29b      	uxth	r3, r3
    3450:	461a      	mov	r2, r3
    3452:	2101      	movs	r1, #1
    3454:	6838      	ldr	r0, [r7, #0]
    3456:	4b47      	ldr	r3, [pc, #284]	; (3574 <_timer_init+0x290>)
    3458:	4798      	blx	r3
    345a:	e03b      	b.n	34d4 <_timer_init+0x1f0>

	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    345c:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3460:	493f      	ldr	r1, [pc, #252]	; (3560 <_timer_init+0x27c>)
    3462:	4613      	mov	r3, r2
    3464:	009b      	lsls	r3, r3, #2
    3466:	4413      	add	r3, r2
    3468:	009b      	lsls	r3, r3, #2
    346a:	440b      	add	r3, r1
    346c:	3304      	adds	r3, #4
    346e:	681b      	ldr	r3, [r3, #0]
    3470:	f003 030c 	and.w	r3, r3, #12
    3474:	2b04      	cmp	r3, #4
    3476:	d12d      	bne.n	34d4 <_timer_init+0x1f0>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    3478:	f997 200f 	ldrsb.w	r2, [r7, #15]
    347c:	4938      	ldr	r1, [pc, #224]	; (3560 <_timer_init+0x27c>)
    347e:	4613      	mov	r3, r2
    3480:	009b      	lsls	r3, r3, #2
    3482:	4413      	add	r3, r2
    3484:	009b      	lsls	r3, r3, #2
    3486:	440b      	add	r3, r1
    3488:	330c      	adds	r3, #12
    348a:	681b      	ldr	r3, [r3, #0]
    348c:	b2db      	uxtb	r3, r3
    348e:	461a      	mov	r2, r3
    3490:	2100      	movs	r1, #0
    3492:	6838      	ldr	r0, [r7, #0]
    3494:	4b38      	ldr	r3, [pc, #224]	; (3578 <_timer_init+0x294>)
    3496:	4798      	blx	r3
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    3498:	f997 200f 	ldrsb.w	r2, [r7, #15]
    349c:	4930      	ldr	r1, [pc, #192]	; (3560 <_timer_init+0x27c>)
    349e:	4613      	mov	r3, r2
    34a0:	009b      	lsls	r3, r3, #2
    34a2:	4413      	add	r3, r2
    34a4:	009b      	lsls	r3, r3, #2
    34a6:	440b      	add	r3, r1
    34a8:	3310      	adds	r3, #16
    34aa:	681b      	ldr	r3, [r3, #0]
    34ac:	b2db      	uxtb	r3, r3
    34ae:	461a      	mov	r2, r3
    34b0:	2101      	movs	r1, #1
    34b2:	6838      	ldr	r0, [r7, #0]
    34b4:	4b30      	ldr	r3, [pc, #192]	; (3578 <_timer_init+0x294>)
    34b6:	4798      	blx	r3
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    34b8:	f997 200f 	ldrsb.w	r2, [r7, #15]
    34bc:	4928      	ldr	r1, [pc, #160]	; (3560 <_timer_init+0x27c>)
    34be:	4613      	mov	r3, r2
    34c0:	009b      	lsls	r3, r3, #2
    34c2:	4413      	add	r3, r2
    34c4:	009b      	lsls	r3, r3, #2
    34c6:	440b      	add	r3, r1
    34c8:	330b      	adds	r3, #11
    34ca:	781b      	ldrb	r3, [r3, #0]
    34cc:	4619      	mov	r1, r3
    34ce:	6838      	ldr	r0, [r7, #0]
    34d0:	4b2a      	ldr	r3, [pc, #168]	; (357c <_timer_init+0x298>)
    34d2:	4798      	blx	r3
	}
	hri_tc_set_INTEN_OVF_bit(hw);
    34d4:	6838      	ldr	r0, [r7, #0]
    34d6:	4b2a      	ldr	r3, [pc, #168]	; (3580 <_timer_init+0x29c>)
    34d8:	4798      	blx	r3

	_tc_init_irq_param(hw, (void *)device);
    34da:	6879      	ldr	r1, [r7, #4]
    34dc:	6838      	ldr	r0, [r7, #0]
    34de:	4b29      	ldr	r3, [pc, #164]	; (3584 <_timer_init+0x2a0>)
    34e0:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    34e2:	f997 200f 	ldrsb.w	r2, [r7, #15]
    34e6:	491e      	ldr	r1, [pc, #120]	; (3560 <_timer_init+0x27c>)
    34e8:	4613      	mov	r3, r2
    34ea:	009b      	lsls	r3, r3, #2
    34ec:	4413      	add	r3, r2
    34ee:	009b      	lsls	r3, r3, #2
    34f0:	440b      	add	r3, r1
    34f2:	3302      	adds	r3, #2
    34f4:	f9b3 3000 	ldrsh.w	r3, [r3]
    34f8:	4618      	mov	r0, r3
    34fa:	4b23      	ldr	r3, [pc, #140]	; (3588 <_timer_init+0x2a4>)
    34fc:	4798      	blx	r3
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    34fe:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3502:	4917      	ldr	r1, [pc, #92]	; (3560 <_timer_init+0x27c>)
    3504:	4613      	mov	r3, r2
    3506:	009b      	lsls	r3, r3, #2
    3508:	4413      	add	r3, r2
    350a:	009b      	lsls	r3, r3, #2
    350c:	440b      	add	r3, r1
    350e:	3302      	adds	r3, #2
    3510:	f9b3 3000 	ldrsh.w	r3, [r3]
    3514:	4618      	mov	r0, r3
    3516:	4b1d      	ldr	r3, [pc, #116]	; (358c <_timer_init+0x2a8>)
    3518:	4798      	blx	r3
	NVIC_EnableIRQ(_tcs[i].irq);
    351a:	f997 200f 	ldrsb.w	r2, [r7, #15]
    351e:	4910      	ldr	r1, [pc, #64]	; (3560 <_timer_init+0x27c>)
    3520:	4613      	mov	r3, r2
    3522:	009b      	lsls	r3, r3, #2
    3524:	4413      	add	r3, r2
    3526:	009b      	lsls	r3, r3, #2
    3528:	440b      	add	r3, r1
    352a:	3302      	adds	r3, #2
    352c:	f9b3 3000 	ldrsh.w	r3, [r3]
    3530:	4618      	mov	r0, r3
    3532:	4b17      	ldr	r3, [pc, #92]	; (3590 <_timer_init+0x2ac>)
    3534:	4798      	blx	r3

	return ERR_NONE;
    3536:	2300      	movs	r3, #0
}
    3538:	4618      	mov	r0, r3
    353a:	3710      	adds	r7, #16
    353c:	46bd      	mov	sp, r7
    353e:	bd80      	pop	{r7, pc}
    3540:	000036b5 	.word	0x000036b5
    3544:	0000581c 	.word	0x0000581c
    3548:	00001629 	.word	0x00001629
    354c:	0000306d 	.word	0x0000306d
    3550:	00003179 	.word	0x00003179
    3554:	00003151 	.word	0x00003151
    3558:	00003049 	.word	0x00003049
    355c:	000031a9 	.word	0x000031a9
    3560:	20000018 	.word	0x20000018
    3564:	00003209 	.word	0x00003209
    3568:	000031cd 	.word	0x000031cd
    356c:	000031eb 	.word	0x000031eb
    3570:	000032b5 	.word	0x000032b5
    3574:	00003281 	.word	0x00003281
    3578:	00003251 	.word	0x00003251
    357c:	00003229 	.word	0x00003229
    3580:	000030d7 	.word	0x000030d7
    3584:	0000371d 	.word	0x0000371d
    3588:	00002fc9 	.word	0x00002fc9
    358c:	0000300d 	.word	0x0000300d
    3590:	00002f8d 	.word	0x00002f8d

00003594 <_timer_start>:
}
/**
 * \brief Start hardware timer
 */
void _timer_start(struct _timer_device *const device)
{
    3594:	b580      	push	{r7, lr}
    3596:	b082      	sub	sp, #8
    3598:	af00      	add	r7, sp, #0
    359a:	6078      	str	r0, [r7, #4]
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    359c:	687b      	ldr	r3, [r7, #4]
    359e:	68db      	ldr	r3, [r3, #12]
    35a0:	4618      	mov	r0, r3
    35a2:	4b03      	ldr	r3, [pc, #12]	; (35b0 <_timer_start+0x1c>)
    35a4:	4798      	blx	r3
}
    35a6:	bf00      	nop
    35a8:	3708      	adds	r7, #8
    35aa:	46bd      	mov	sp, r7
    35ac:	bd80      	pop	{r7, pc}
    35ae:	bf00      	nop
    35b0:	000030f1 	.word	0x000030f1

000035b4 <_timer_is_started>:
}
/**
 * \brief Check if timer is running
 */
bool _timer_is_started(const struct _timer_device *const device)
{
    35b4:	b580      	push	{r7, lr}
    35b6:	b082      	sub	sp, #8
    35b8:	af00      	add	r7, sp, #0
    35ba:	6078      	str	r0, [r7, #4]
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    35bc:	687b      	ldr	r3, [r7, #4]
    35be:	68db      	ldr	r3, [r3, #12]
    35c0:	4618      	mov	r0, r3
    35c2:	4b03      	ldr	r3, [pc, #12]	; (35d0 <_timer_is_started+0x1c>)
    35c4:	4798      	blx	r3
    35c6:	4603      	mov	r3, r0
}
    35c8:	4618      	mov	r0, r3
    35ca:	3708      	adds	r7, #8
    35cc:	46bd      	mov	sp, r7
    35ce:	bd80      	pop	{r7, pc}
    35d0:	00003119 	.word	0x00003119

000035d4 <_tc_get_timer>:

/**
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
    35d4:	b480      	push	{r7}
    35d6:	af00      	add	r7, sp, #0
	return NULL;
    35d8:	2300      	movs	r3, #0
}
    35da:	4618      	mov	r0, r3
    35dc:	46bd      	mov	sp, r7
    35de:	f85d 7b04 	ldr.w	r7, [sp], #4
    35e2:	4770      	bx	lr

000035e4 <_timer_set_irq>:
 * \brief Set timer IRQ
 *
 * \param[in] hw The pointer to hardware instance
 */
void _timer_set_irq(struct _timer_device *const device)
{
    35e4:	b580      	push	{r7, lr}
    35e6:	b084      	sub	sp, #16
    35e8:	af00      	add	r7, sp, #0
    35ea:	6078      	str	r0, [r7, #4]
	void *const hw = device->hw;
    35ec:	687b      	ldr	r3, [r7, #4]
    35ee:	68db      	ldr	r3, [r3, #12]
    35f0:	60fb      	str	r3, [r7, #12]
	int8_t      i  = get_tc_index(hw);
    35f2:	68f8      	ldr	r0, [r7, #12]
    35f4:	4b0e      	ldr	r3, [pc, #56]	; (3630 <_timer_set_irq+0x4c>)
    35f6:	4798      	blx	r3
    35f8:	4603      	mov	r3, r0
    35fa:	72fb      	strb	r3, [r7, #11]
	ASSERT(ARRAY_SIZE(_tcs));
    35fc:	f240 1213 	movw	r2, #275	; 0x113
    3600:	490c      	ldr	r1, [pc, #48]	; (3634 <_timer_set_irq+0x50>)
    3602:	2001      	movs	r0, #1
    3604:	4b0c      	ldr	r3, [pc, #48]	; (3638 <_timer_set_irq+0x54>)
    3606:	4798      	blx	r3

	_irq_set(_tcs[i].irq);
    3608:	f997 200b 	ldrsb.w	r2, [r7, #11]
    360c:	490b      	ldr	r1, [pc, #44]	; (363c <_timer_set_irq+0x58>)
    360e:	4613      	mov	r3, r2
    3610:	009b      	lsls	r3, r3, #2
    3612:	4413      	add	r3, r2
    3614:	009b      	lsls	r3, r3, #2
    3616:	440b      	add	r3, r1
    3618:	3302      	adds	r3, #2
    361a:	f9b3 3000 	ldrsh.w	r3, [r3]
    361e:	b2db      	uxtb	r3, r3
    3620:	4618      	mov	r0, r3
    3622:	4b07      	ldr	r3, [pc, #28]	; (3640 <_timer_set_irq+0x5c>)
    3624:	4798      	blx	r3
}
    3626:	bf00      	nop
    3628:	3710      	adds	r7, #16
    362a:	46bd      	mov	sp, r7
    362c:	bd80      	pop	{r7, pc}
    362e:	bf00      	nop
    3630:	000036b5 	.word	0x000036b5
    3634:	0000581c 	.word	0x0000581c
    3638:	00001629 	.word	0x00001629
    363c:	20000018 	.word	0x20000018
    3640:	00001945 	.word	0x00001945

00003644 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    3644:	b580      	push	{r7, lr}
    3646:	b084      	sub	sp, #16
    3648:	af00      	add	r7, sp, #0
    364a:	6078      	str	r0, [r7, #4]
	void *const hw = device->hw;
    364c:	687b      	ldr	r3, [r7, #4]
    364e:	68db      	ldr	r3, [r3, #12]
    3650:	60fb      	str	r3, [r7, #12]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    3652:	68f8      	ldr	r0, [r7, #12]
    3654:	4b07      	ldr	r3, [pc, #28]	; (3674 <tc_interrupt_handler+0x30>)
    3656:	4798      	blx	r3
    3658:	4603      	mov	r3, r0
    365a:	2b00      	cmp	r3, #0
    365c:	d006      	beq.n	366c <tc_interrupt_handler+0x28>
		hri_tc_clear_interrupt_OVF_bit(hw);
    365e:	68f8      	ldr	r0, [r7, #12]
    3660:	4b05      	ldr	r3, [pc, #20]	; (3678 <tc_interrupt_handler+0x34>)
    3662:	4798      	blx	r3
		device->timer_cb.period_expired(device);
    3664:	687b      	ldr	r3, [r7, #4]
    3666:	681b      	ldr	r3, [r3, #0]
    3668:	6878      	ldr	r0, [r7, #4]
    366a:	4798      	blx	r3
	}
}
    366c:	bf00      	nop
    366e:	3710      	adds	r7, #16
    3670:	46bd      	mov	sp, r7
    3672:	bd80      	pop	{r7, pc}
    3674:	00003095 	.word	0x00003095
    3678:	000030bd 	.word	0x000030bd

0000367c <TC1_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC1_Handler(void)
{
    367c:	b580      	push	{r7, lr}
    367e:	af00      	add	r7, sp, #0
	tc_interrupt_handler(_tc1_dev);
    3680:	4b03      	ldr	r3, [pc, #12]	; (3690 <TC1_Handler+0x14>)
    3682:	681b      	ldr	r3, [r3, #0]
    3684:	4618      	mov	r0, r3
    3686:	4b03      	ldr	r3, [pc, #12]	; (3694 <TC1_Handler+0x18>)
    3688:	4798      	blx	r3
}
    368a:	bf00      	nop
    368c:	bd80      	pop	{r7, pc}
    368e:	bf00      	nop
    3690:	20000118 	.word	0x20000118
    3694:	00003645 	.word	0x00003645

00003698 <TC2_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC2_Handler(void)
{
    3698:	b580      	push	{r7, lr}
    369a:	af00      	add	r7, sp, #0
	tc_interrupt_handler(_tc2_dev);
    369c:	4b03      	ldr	r3, [pc, #12]	; (36ac <TC2_Handler+0x14>)
    369e:	681b      	ldr	r3, [r3, #0]
    36a0:	4618      	mov	r0, r3
    36a2:	4b03      	ldr	r3, [pc, #12]	; (36b0 <TC2_Handler+0x18>)
    36a4:	4798      	blx	r3
}
    36a6:	bf00      	nop
    36a8:	bd80      	pop	{r7, pc}
    36aa:	bf00      	nop
    36ac:	2000011c 	.word	0x2000011c
    36b0:	00003645 	.word	0x00003645

000036b4 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    36b4:	b580      	push	{r7, lr}
    36b6:	b084      	sub	sp, #16
    36b8:	af00      	add	r7, sp, #0
    36ba:	6078      	str	r0, [r7, #4]
	uint8_t index = _get_hardware_offset(hw);
    36bc:	6878      	ldr	r0, [r7, #4]
    36be:	4b13      	ldr	r3, [pc, #76]	; (370c <get_tc_index+0x58>)
    36c0:	4798      	blx	r3
    36c2:	4603      	mov	r3, r0
    36c4:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    36c6:	2300      	movs	r3, #0
    36c8:	73fb      	strb	r3, [r7, #15]
    36ca:	e010      	b.n	36ee <get_tc_index+0x3a>
		if (_tcs[i].number == index) {
    36cc:	7bfa      	ldrb	r2, [r7, #15]
    36ce:	4910      	ldr	r1, [pc, #64]	; (3710 <get_tc_index+0x5c>)
    36d0:	4613      	mov	r3, r2
    36d2:	009b      	lsls	r3, r3, #2
    36d4:	4413      	add	r3, r2
    36d6:	009b      	lsls	r3, r3, #2
    36d8:	440b      	add	r3, r1
    36da:	781b      	ldrb	r3, [r3, #0]
    36dc:	7bba      	ldrb	r2, [r7, #14]
    36de:	429a      	cmp	r2, r3
    36e0:	d102      	bne.n	36e8 <get_tc_index+0x34>
			return i;
    36e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
    36e6:	e00d      	b.n	3704 <get_tc_index+0x50>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    36e8:	7bfb      	ldrb	r3, [r7, #15]
    36ea:	3301      	adds	r3, #1
    36ec:	73fb      	strb	r3, [r7, #15]
    36ee:	7bfb      	ldrb	r3, [r7, #15]
    36f0:	2b01      	cmp	r3, #1
    36f2:	d9eb      	bls.n	36cc <get_tc_index+0x18>
		}
	}

	ASSERT(false);
    36f4:	f44f 72a4 	mov.w	r2, #328	; 0x148
    36f8:	4906      	ldr	r1, [pc, #24]	; (3714 <get_tc_index+0x60>)
    36fa:	2000      	movs	r0, #0
    36fc:	4b06      	ldr	r3, [pc, #24]	; (3718 <get_tc_index+0x64>)
    36fe:	4798      	blx	r3
	return -1;
    3700:	f04f 33ff 	mov.w	r3, #4294967295
}
    3704:	4618      	mov	r0, r3
    3706:	3710      	adds	r7, #16
    3708:	46bd      	mov	sp, r7
    370a:	bd80      	pop	{r7, pc}
    370c:	00003775 	.word	0x00003775
    3710:	20000018 	.word	0x20000018
    3714:	0000581c 	.word	0x0000581c
    3718:	00001629 	.word	0x00001629

0000371c <_tc_init_irq_param>:

/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
    371c:	b480      	push	{r7}
    371e:	b083      	sub	sp, #12
    3720:	af00      	add	r7, sp, #0
    3722:	6078      	str	r0, [r7, #4]
    3724:	6039      	str	r1, [r7, #0]
	if (hw == TC0) {
    3726:	687b      	ldr	r3, [r7, #4]
    3728:	4a0c      	ldr	r2, [pc, #48]	; (375c <_tc_init_irq_param+0x40>)
    372a:	4293      	cmp	r3, r2
    372c:	d102      	bne.n	3734 <_tc_init_irq_param+0x18>
		_tc0_dev = (struct _pwm_device *)dev;
    372e:	4a0c      	ldr	r2, [pc, #48]	; (3760 <_tc_init_irq_param+0x44>)
    3730:	683b      	ldr	r3, [r7, #0]
    3732:	6013      	str	r3, [r2, #0]
	}
	if (hw == TC1) {
    3734:	687b      	ldr	r3, [r7, #4]
    3736:	4a0b      	ldr	r2, [pc, #44]	; (3764 <_tc_init_irq_param+0x48>)
    3738:	4293      	cmp	r3, r2
    373a:	d102      	bne.n	3742 <_tc_init_irq_param+0x26>
		_tc1_dev = (struct _timer_device *)dev;
    373c:	4a0a      	ldr	r2, [pc, #40]	; (3768 <_tc_init_irq_param+0x4c>)
    373e:	683b      	ldr	r3, [r7, #0]
    3740:	6013      	str	r3, [r2, #0]
	}
	if (hw == TC2) {
    3742:	687b      	ldr	r3, [r7, #4]
    3744:	4a09      	ldr	r2, [pc, #36]	; (376c <_tc_init_irq_param+0x50>)
    3746:	4293      	cmp	r3, r2
    3748:	d102      	bne.n	3750 <_tc_init_irq_param+0x34>
		_tc2_dev = (struct _timer_device *)dev;
    374a:	4a09      	ldr	r2, [pc, #36]	; (3770 <_tc_init_irq_param+0x54>)
    374c:	683b      	ldr	r3, [r7, #0]
    374e:	6013      	str	r3, [r2, #0]
	}
}
    3750:	bf00      	nop
    3752:	370c      	adds	r7, #12
    3754:	46bd      	mov	sp, r7
    3756:	f85d 7b04 	ldr.w	r7, [sp], #4
    375a:	4770      	bx	lr
    375c:	40003800 	.word	0x40003800
    3760:	20000114 	.word	0x20000114
    3764:	40003c00 	.word	0x40003c00
    3768:	20000118 	.word	0x20000118
    376c:	4101a000 	.word	0x4101a000
    3770:	2000011c 	.word	0x2000011c

00003774 <_get_hardware_offset>:
 * \internal Retrieve TC hardware index
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
    3774:	b4b0      	push	{r4, r5, r7}
    3776:	b08d      	sub	sp, #52	; 0x34
    3778:	af00      	add	r7, sp, #0
    377a:	6078      	str	r0, [r7, #4]
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    377c:	4b13      	ldr	r3, [pc, #76]	; (37cc <_get_hardware_offset+0x58>)
    377e:	f107 040c 	add.w	r4, r7, #12
    3782:	461d      	mov	r5, r3
    3784:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    3786:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    3788:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    378c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3790:	2300      	movs	r3, #0
    3792:	62fb      	str	r3, [r7, #44]	; 0x2c
    3794:	e010      	b.n	37b8 <_get_hardware_offset+0x44>
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    3796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3798:	009b      	lsls	r3, r3, #2
    379a:	f107 0230 	add.w	r2, r7, #48	; 0x30
    379e:	4413      	add	r3, r2
    37a0:	f853 3c24 	ldr.w	r3, [r3, #-36]
    37a4:	461a      	mov	r2, r3
    37a6:	687b      	ldr	r3, [r7, #4]
    37a8:	429a      	cmp	r2, r3
    37aa:	d102      	bne.n	37b2 <_get_hardware_offset+0x3e>
			return i;
    37ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    37ae:	b2db      	uxtb	r3, r3
    37b0:	e006      	b.n	37c0 <_get_hardware_offset+0x4c>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    37b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    37b4:	3301      	adds	r3, #1
    37b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    37b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    37ba:	2b07      	cmp	r3, #7
    37bc:	d9eb      	bls.n	3796 <_get_hardware_offset+0x22>
		}
	}
	return 0;
    37be:	2300      	movs	r3, #0
}
    37c0:	4618      	mov	r0, r3
    37c2:	3734      	adds	r7, #52	; 0x34
    37c4:	46bd      	mov	sp, r7
    37c6:	bcb0      	pop	{r4, r5, r7}
    37c8:	4770      	bx	lr
    37ca:	bf00      	nop
    37cc:	00005830 	.word	0x00005830

000037d0 <hri_tc_wait_for_sync>:
{
    37d0:	b480      	push	{r7}
    37d2:	b083      	sub	sp, #12
    37d4:	af00      	add	r7, sp, #0
    37d6:	6078      	str	r0, [r7, #4]
    37d8:	6039      	str	r1, [r7, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    37da:	bf00      	nop
    37dc:	687b      	ldr	r3, [r7, #4]
    37de:	691a      	ldr	r2, [r3, #16]
    37e0:	683b      	ldr	r3, [r7, #0]
    37e2:	4013      	ands	r3, r2
    37e4:	2b00      	cmp	r3, #0
    37e6:	d1f9      	bne.n	37dc <hri_tc_wait_for_sync+0xc>
}
    37e8:	bf00      	nop
    37ea:	370c      	adds	r7, #12
    37ec:	46bd      	mov	sp, r7
    37ee:	f85d 7b04 	ldr.w	r7, [sp], #4
    37f2:	4770      	bx	lr

000037f4 <hri_tc_is_syncing>:
{
    37f4:	b480      	push	{r7}
    37f6:	b083      	sub	sp, #12
    37f8:	af00      	add	r7, sp, #0
    37fa:	6078      	str	r0, [r7, #4]
    37fc:	6039      	str	r1, [r7, #0]
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    37fe:	687b      	ldr	r3, [r7, #4]
    3800:	691a      	ldr	r2, [r3, #16]
    3802:	683b      	ldr	r3, [r7, #0]
    3804:	4013      	ands	r3, r2
    3806:	2b00      	cmp	r3, #0
    3808:	bf14      	ite	ne
    380a:	2301      	movne	r3, #1
    380c:	2300      	moveq	r3, #0
    380e:	b2db      	uxtb	r3, r3
}
    3810:	4618      	mov	r0, r3
    3812:	370c      	adds	r7, #12
    3814:	46bd      	mov	sp, r7
    3816:	f85d 7b04 	ldr.w	r7, [sp], #4
    381a:	4770      	bx	lr

0000381c <hri_tc_write_CTRLB_reg>:
{
    381c:	b480      	push	{r7}
    381e:	b083      	sub	sp, #12
    3820:	af00      	add	r7, sp, #0
    3822:	6078      	str	r0, [r7, #4]
    3824:	460b      	mov	r3, r1
    3826:	70fb      	strb	r3, [r7, #3]
	((Tc *)hw)->COUNT16.CTRLBSET.reg = data;
    3828:	687b      	ldr	r3, [r7, #4]
    382a:	78fa      	ldrb	r2, [r7, #3]
    382c:	715a      	strb	r2, [r3, #5]
	((Tc *)hw)->COUNT16.CTRLBCLR.reg = ~data;
    382e:	78fb      	ldrb	r3, [r7, #3]
    3830:	43db      	mvns	r3, r3
    3832:	b2da      	uxtb	r2, r3
    3834:	687b      	ldr	r3, [r7, #4]
    3836:	711a      	strb	r2, [r3, #4]
}
    3838:	bf00      	nop
    383a:	370c      	adds	r7, #12
    383c:	46bd      	mov	sp, r7
    383e:	f85d 7b04 	ldr.w	r7, [sp], #4
    3842:	4770      	bx	lr

00003844 <hri_tc_write_INTEN_reg>:
{
    3844:	b480      	push	{r7}
    3846:	b083      	sub	sp, #12
    3848:	af00      	add	r7, sp, #0
    384a:	6078      	str	r0, [r7, #4]
    384c:	460b      	mov	r3, r1
    384e:	70fb      	strb	r3, [r7, #3]
	((Tc *)hw)->COUNT16.INTENSET.reg = data;
    3850:	687b      	ldr	r3, [r7, #4]
    3852:	78fa      	ldrb	r2, [r7, #3]
    3854:	725a      	strb	r2, [r3, #9]
	((Tc *)hw)->COUNT16.INTENCLR.reg = ~data;
    3856:	78fb      	ldrb	r3, [r7, #3]
    3858:	43db      	mvns	r3, r3
    385a:	b2da      	uxtb	r2, r3
    385c:	687b      	ldr	r3, [r7, #4]
    385e:	721a      	strb	r2, [r3, #8]
}
    3860:	bf00      	nop
    3862:	370c      	adds	r7, #12
    3864:	46bd      	mov	sp, r7
    3866:	f85d 7b04 	ldr.w	r7, [sp], #4
    386a:	4770      	bx	lr

0000386c <hri_tc_write_CTRLA_ENABLE_bit>:
{
    386c:	b580      	push	{r7, lr}
    386e:	b084      	sub	sp, #16
    3870:	af00      	add	r7, sp, #0
    3872:	6078      	str	r0, [r7, #4]
    3874:	460b      	mov	r3, r1
    3876:	70fb      	strb	r3, [r7, #3]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    3878:	687b      	ldr	r3, [r7, #4]
    387a:	681b      	ldr	r3, [r3, #0]
    387c:	60fb      	str	r3, [r7, #12]
	tmp &= ~TC_CTRLA_ENABLE;
    387e:	68fb      	ldr	r3, [r7, #12]
    3880:	f023 0302 	bic.w	r3, r3, #2
    3884:	60fb      	str	r3, [r7, #12]
	tmp |= value << TC_CTRLA_ENABLE_Pos;
    3886:	78fb      	ldrb	r3, [r7, #3]
    3888:	005b      	lsls	r3, r3, #1
    388a:	461a      	mov	r2, r3
    388c:	68fb      	ldr	r3, [r7, #12]
    388e:	4313      	orrs	r3, r2
    3890:	60fb      	str	r3, [r7, #12]
	((Tc *)hw)->COUNT16.CTRLA.reg = tmp;
    3892:	687b      	ldr	r3, [r7, #4]
    3894:	68fa      	ldr	r2, [r7, #12]
    3896:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    3898:	2103      	movs	r1, #3
    389a:	6878      	ldr	r0, [r7, #4]
    389c:	4b02      	ldr	r3, [pc, #8]	; (38a8 <hri_tc_write_CTRLA_ENABLE_bit+0x3c>)
    389e:	4798      	blx	r3
}
    38a0:	bf00      	nop
    38a2:	3710      	adds	r7, #16
    38a4:	46bd      	mov	sp, r7
    38a6:	bd80      	pop	{r7, pc}
    38a8:	000037d1 	.word	0x000037d1

000038ac <hri_tc_clear_CTRLA_ENABLE_bit>:
{
    38ac:	b580      	push	{r7, lr}
    38ae:	b082      	sub	sp, #8
    38b0:	af00      	add	r7, sp, #0
    38b2:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    38b4:	687b      	ldr	r3, [r7, #4]
    38b6:	681b      	ldr	r3, [r3, #0]
    38b8:	f023 0202 	bic.w	r2, r3, #2
    38bc:	687b      	ldr	r3, [r7, #4]
    38be:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    38c0:	2103      	movs	r1, #3
    38c2:	6878      	ldr	r0, [r7, #4]
    38c4:	4b02      	ldr	r3, [pc, #8]	; (38d0 <hri_tc_clear_CTRLA_ENABLE_bit+0x24>)
    38c6:	4798      	blx	r3
}
    38c8:	bf00      	nop
    38ca:	3708      	adds	r7, #8
    38cc:	46bd      	mov	sp, r7
    38ce:	bd80      	pop	{r7, pc}
    38d0:	000037d1 	.word	0x000037d1

000038d4 <hri_tc_get_CTRLA_reg>:
{
    38d4:	b580      	push	{r7, lr}
    38d6:	b084      	sub	sp, #16
    38d8:	af00      	add	r7, sp, #0
    38da:	6078      	str	r0, [r7, #4]
    38dc:	6039      	str	r1, [r7, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    38de:	2103      	movs	r1, #3
    38e0:	6878      	ldr	r0, [r7, #4]
    38e2:	4b07      	ldr	r3, [pc, #28]	; (3900 <hri_tc_get_CTRLA_reg+0x2c>)
    38e4:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    38e6:	687b      	ldr	r3, [r7, #4]
    38e8:	681b      	ldr	r3, [r3, #0]
    38ea:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    38ec:	68fa      	ldr	r2, [r7, #12]
    38ee:	683b      	ldr	r3, [r7, #0]
    38f0:	4013      	ands	r3, r2
    38f2:	60fb      	str	r3, [r7, #12]
	return tmp;
    38f4:	68fb      	ldr	r3, [r7, #12]
}
    38f6:	4618      	mov	r0, r3
    38f8:	3710      	adds	r7, #16
    38fa:	46bd      	mov	sp, r7
    38fc:	bd80      	pop	{r7, pc}
    38fe:	bf00      	nop
    3900:	000037d1 	.word	0x000037d1

00003904 <hri_tc_write_CTRLA_reg>:
{
    3904:	b580      	push	{r7, lr}
    3906:	b082      	sub	sp, #8
    3908:	af00      	add	r7, sp, #0
    390a:	6078      	str	r0, [r7, #4]
    390c:	6039      	str	r1, [r7, #0]
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    390e:	687b      	ldr	r3, [r7, #4]
    3910:	683a      	ldr	r2, [r7, #0]
    3912:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    3914:	2103      	movs	r1, #3
    3916:	6878      	ldr	r0, [r7, #4]
    3918:	4b02      	ldr	r3, [pc, #8]	; (3924 <hri_tc_write_CTRLA_reg+0x20>)
    391a:	4798      	blx	r3
}
    391c:	bf00      	nop
    391e:	3708      	adds	r7, #8
    3920:	46bd      	mov	sp, r7
    3922:	bd80      	pop	{r7, pc}
    3924:	000037d1 	.word	0x000037d1

00003928 <hri_tc_write_EVCTRL_reg>:
{
    3928:	b480      	push	{r7}
    392a:	b083      	sub	sp, #12
    392c:	af00      	add	r7, sp, #0
    392e:	6078      	str	r0, [r7, #4]
    3930:	460b      	mov	r3, r1
    3932:	807b      	strh	r3, [r7, #2]
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    3934:	687b      	ldr	r3, [r7, #4]
    3936:	887a      	ldrh	r2, [r7, #2]
    3938:	80da      	strh	r2, [r3, #6]
}
    393a:	bf00      	nop
    393c:	370c      	adds	r7, #12
    393e:	46bd      	mov	sp, r7
    3940:	f85d 7b04 	ldr.w	r7, [sp], #4
    3944:	4770      	bx	lr
	...

00003948 <TIMER_0_init>:

/**
 * \brief Initialize TC interface
 */
int8_t TIMER_0_init()
{
    3948:	b580      	push	{r7, lr}
    394a:	af00      	add	r7, sp, #0

	if (!hri_tc_is_syncing(TC0, TC_SYNCBUSY_SWRST)) {
    394c:	2101      	movs	r1, #1
    394e:	481b      	ldr	r0, [pc, #108]	; (39bc <TIMER_0_init+0x74>)
    3950:	4b1b      	ldr	r3, [pc, #108]	; (39c0 <TIMER_0_init+0x78>)
    3952:	4798      	blx	r3
    3954:	4603      	mov	r3, r0
    3956:	f083 0301 	eor.w	r3, r3, #1
    395a:	b2db      	uxtb	r3, r3
    395c:	2b00      	cmp	r3, #0
    395e:	d011      	beq.n	3984 <TIMER_0_init+0x3c>
		if (hri_tc_get_CTRLA_reg(TC0, TC_CTRLA_ENABLE)) {
    3960:	2102      	movs	r1, #2
    3962:	4816      	ldr	r0, [pc, #88]	; (39bc <TIMER_0_init+0x74>)
    3964:	4b17      	ldr	r3, [pc, #92]	; (39c4 <TIMER_0_init+0x7c>)
    3966:	4798      	blx	r3
    3968:	4603      	mov	r3, r0
    396a:	2b00      	cmp	r3, #0
    396c:	d006      	beq.n	397c <TIMER_0_init+0x34>
			hri_tc_clear_CTRLA_ENABLE_bit(TC0);
    396e:	4813      	ldr	r0, [pc, #76]	; (39bc <TIMER_0_init+0x74>)
    3970:	4b15      	ldr	r3, [pc, #84]	; (39c8 <TIMER_0_init+0x80>)
    3972:	4798      	blx	r3
			hri_tc_wait_for_sync(TC0, TC_SYNCBUSY_ENABLE);
    3974:	2102      	movs	r1, #2
    3976:	4811      	ldr	r0, [pc, #68]	; (39bc <TIMER_0_init+0x74>)
    3978:	4b14      	ldr	r3, [pc, #80]	; (39cc <TIMER_0_init+0x84>)
    397a:	4798      	blx	r3
		}
		hri_tc_write_CTRLA_reg(TC0, TC_CTRLA_SWRST);
    397c:	2101      	movs	r1, #1
    397e:	480f      	ldr	r0, [pc, #60]	; (39bc <TIMER_0_init+0x74>)
    3980:	4b13      	ldr	r3, [pc, #76]	; (39d0 <TIMER_0_init+0x88>)
    3982:	4798      	blx	r3
	}
	hri_tc_wait_for_sync(TC0, TC_SYNCBUSY_SWRST);
    3984:	2101      	movs	r1, #1
    3986:	480d      	ldr	r0, [pc, #52]	; (39bc <TIMER_0_init+0x74>)
    3988:	4b10      	ldr	r3, [pc, #64]	; (39cc <TIMER_0_init+0x84>)
    398a:	4798      	blx	r3

	hri_tc_write_CTRLA_reg(TC0,
    398c:	4911      	ldr	r1, [pc, #68]	; (39d4 <TIMER_0_init+0x8c>)
    398e:	480b      	ldr	r0, [pc, #44]	; (39bc <TIMER_0_init+0x74>)
    3990:	4b0f      	ldr	r3, [pc, #60]	; (39d0 <TIMER_0_init+0x88>)
    3992:	4798      	blx	r3
	                           | 0 << TC_CTRLA_ONDEMAND_Pos  /* Clock On Demand: disabled */
	                           | 0 << TC_CTRLA_RUNSTDBY_Pos  /* Run in Standby: disabled */
	                           | 3 << TC_CTRLA_PRESCALER_Pos /* Setting: 3 */
	                           | 0x0 << TC_CTRLA_MODE_Pos);  /* Operating Mode: 0x0 */

	hri_tc_write_CTRLB_reg(TC0,
    3994:	2100      	movs	r1, #0
    3996:	4809      	ldr	r0, [pc, #36]	; (39bc <TIMER_0_init+0x74>)
    3998:	4b0f      	ldr	r3, [pc, #60]	; (39d8 <TIMER_0_init+0x90>)
    399a:	4798      	blx	r3

	// hri_tccount16_write_CC_reg(TC0, 1 ,0x0); /* Compare/Capture Value: 0x0 */

	// hri_tccount16_write_COUNT_reg(TC0,0x0); /* Counter Value: 0x0 */

	hri_tc_write_EVCTRL_reg(
    399c:	2125      	movs	r1, #37	; 0x25
    399e:	4807      	ldr	r0, [pc, #28]	; (39bc <TIMER_0_init+0x74>)
    39a0:	4b0e      	ldr	r3, [pc, #56]	; (39dc <TIMER_0_init+0x94>)
    39a2:	4798      	blx	r3
	        | 0 << TC_EVCTRL_OVFEO_Pos /* Overflow/Underflow Event Output Enable: disabled */
	        | 1 << TC_EVCTRL_TCEI_Pos  /* TC Event Input: enabled */
	        | 0 << TC_EVCTRL_TCINV_Pos /* TC Inverted Event Input: disabled */
	        | 5);                      /* Event Action: 5 */

	hri_tc_write_INTEN_reg(TC0,
    39a4:	2110      	movs	r1, #16
    39a6:	4805      	ldr	r0, [pc, #20]	; (39bc <TIMER_0_init+0x74>)
    39a8:	4b0d      	ldr	r3, [pc, #52]	; (39e0 <TIMER_0_init+0x98>)
    39aa:	4798      	blx	r3
	                       1 << TC_INTENSET_MC0_Pos         /* Match or Capture Channel 0 Interrupt Enable: enabled */
	                           | 0 << TC_INTENSET_MC1_Pos   /* Match or Capture Channel 1 Interrupt Enable: disabled */
	                           | 0 << TC_INTENSET_ERR_Pos   /* Error Interrupt Enable: disabled */
	                           | 0 << TC_INTENSET_OVF_Pos); /* Overflow Interrupt enable: disabled */

	hri_tc_write_CTRLA_ENABLE_bit(TC0, 1 << TC_CTRLA_ENABLE_Pos); /* Enable: enabled */
    39ac:	2101      	movs	r1, #1
    39ae:	4803      	ldr	r0, [pc, #12]	; (39bc <TIMER_0_init+0x74>)
    39b0:	4b0c      	ldr	r3, [pc, #48]	; (39e4 <TIMER_0_init+0x9c>)
    39b2:	4798      	blx	r3

	return 0;
    39b4:	2300      	movs	r3, #0
}
    39b6:	4618      	mov	r0, r3
    39b8:	bd80      	pop	{r7, pc}
    39ba:	bf00      	nop
    39bc:	40003800 	.word	0x40003800
    39c0:	000037f5 	.word	0x000037f5
    39c4:	000038d5 	.word	0x000038d5
    39c8:	000038ad 	.word	0x000038ad
    39cc:	000037d1 	.word	0x000037d1
    39d0:	00003905 	.word	0x00003905
    39d4:	00030300 	.word	0x00030300
    39d8:	0000381d 	.word	0x0000381d
    39dc:	00003929 	.word	0x00003929
    39e0:	00003845 	.word	0x00003845
    39e4:	0000386d 	.word	0x0000386d

000039e8 <__NVIC_EnableIRQ>:
{
    39e8:	b480      	push	{r7}
    39ea:	b083      	sub	sp, #12
    39ec:	af00      	add	r7, sp, #0
    39ee:	4603      	mov	r3, r0
    39f0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    39f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    39f6:	2b00      	cmp	r3, #0
    39f8:	db0b      	blt.n	3a12 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    39fa:	4909      	ldr	r1, [pc, #36]	; (3a20 <__NVIC_EnableIRQ+0x38>)
    39fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    3a00:	095b      	lsrs	r3, r3, #5
    3a02:	88fa      	ldrh	r2, [r7, #6]
    3a04:	f002 021f 	and.w	r2, r2, #31
    3a08:	2001      	movs	r0, #1
    3a0a:	fa00 f202 	lsl.w	r2, r0, r2
    3a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    3a12:	bf00      	nop
    3a14:	370c      	adds	r7, #12
    3a16:	46bd      	mov	sp, r7
    3a18:	f85d 7b04 	ldr.w	r7, [sp], #4
    3a1c:	4770      	bx	lr
    3a1e:	bf00      	nop
    3a20:	e000e100 	.word	0xe000e100

00003a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    3a24:	b480      	push	{r7}
    3a26:	b083      	sub	sp, #12
    3a28:	af00      	add	r7, sp, #0
    3a2a:	4603      	mov	r3, r0
    3a2c:	6039      	str	r1, [r7, #0]
    3a2e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    3a30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    3a34:	2b00      	cmp	r3, #0
    3a36:	db0a      	blt.n	3a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3a38:	490d      	ldr	r1, [pc, #52]	; (3a70 <__NVIC_SetPriority+0x4c>)
    3a3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    3a3e:	683a      	ldr	r2, [r7, #0]
    3a40:	b2d2      	uxtb	r2, r2
    3a42:	0152      	lsls	r2, r2, #5
    3a44:	b2d2      	uxtb	r2, r2
    3a46:	440b      	add	r3, r1
    3a48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
    3a4c:	e00a      	b.n	3a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3a4e:	4909      	ldr	r1, [pc, #36]	; (3a74 <__NVIC_SetPriority+0x50>)
    3a50:	88fb      	ldrh	r3, [r7, #6]
    3a52:	f003 030f 	and.w	r3, r3, #15
    3a56:	3b04      	subs	r3, #4
    3a58:	683a      	ldr	r2, [r7, #0]
    3a5a:	b2d2      	uxtb	r2, r2
    3a5c:	0152      	lsls	r2, r2, #5
    3a5e:	b2d2      	uxtb	r2, r2
    3a60:	440b      	add	r3, r1
    3a62:	761a      	strb	r2, [r3, #24]
}
    3a64:	bf00      	nop
    3a66:	370c      	adds	r7, #12
    3a68:	46bd      	mov	sp, r7
    3a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
    3a6e:	4770      	bx	lr
    3a70:	e000e100 	.word	0xe000e100
    3a74:	e000ed00 	.word	0xe000ed00

00003a78 <hri_port_read_DIR_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_port_dir_reg_t hri_port_read_DIR_reg(const void *const hw, uint8_t submodule_index)
{
    3a78:	b480      	push	{r7}
    3a7a:	b083      	sub	sp, #12
    3a7c:	af00      	add	r7, sp, #0
    3a7e:	6078      	str	r0, [r7, #4]
    3a80:	460b      	mov	r3, r1
    3a82:	70fb      	strb	r3, [r7, #3]
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    3a84:	78fb      	ldrb	r3, [r7, #3]
    3a86:	687a      	ldr	r2, [r7, #4]
    3a88:	01db      	lsls	r3, r3, #7
    3a8a:	4413      	add	r3, r2
    3a8c:	681b      	ldr	r3, [r3, #0]
}
    3a8e:	4618      	mov	r0, r3
    3a90:	370c      	adds	r7, #12
    3a92:	46bd      	mov	sp, r7
    3a94:	f85d 7b04 	ldr.w	r7, [sp], #4
    3a98:	4770      	bx	lr

00003a9a <hri_port_set_OUT_reg>:
{
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
    3a9a:	b480      	push	{r7}
    3a9c:	b085      	sub	sp, #20
    3a9e:	af00      	add	r7, sp, #0
    3aa0:	60f8      	str	r0, [r7, #12]
    3aa2:	460b      	mov	r3, r1
    3aa4:	607a      	str	r2, [r7, #4]
    3aa6:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3aa8:	7afb      	ldrb	r3, [r7, #11]
    3aaa:	68fa      	ldr	r2, [r7, #12]
    3aac:	01db      	lsls	r3, r3, #7
    3aae:	4413      	add	r3, r2
    3ab0:	3318      	adds	r3, #24
    3ab2:	687a      	ldr	r2, [r7, #4]
    3ab4:	601a      	str	r2, [r3, #0]
}
    3ab6:	bf00      	nop
    3ab8:	3714      	adds	r7, #20
    3aba:	46bd      	mov	sp, r7
    3abc:	f85d 7b04 	ldr.w	r7, [sp], #4
    3ac0:	4770      	bx	lr

00003ac2 <hri_port_read_OUT_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_port_out_reg_t hri_port_read_OUT_reg(const void *const hw, uint8_t submodule_index)
{
    3ac2:	b480      	push	{r7}
    3ac4:	b083      	sub	sp, #12
    3ac6:	af00      	add	r7, sp, #0
    3ac8:	6078      	str	r0, [r7, #4]
    3aca:	460b      	mov	r3, r1
    3acc:	70fb      	strb	r3, [r7, #3]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    3ace:	78fb      	ldrb	r3, [r7, #3]
    3ad0:	687a      	ldr	r2, [r7, #4]
    3ad2:	01db      	lsls	r3, r3, #7
    3ad4:	4413      	add	r3, r2
    3ad6:	3310      	adds	r3, #16
    3ad8:	681b      	ldr	r3, [r3, #0]
}
    3ada:	4618      	mov	r0, r3
    3adc:	370c      	adds	r7, #12
    3ade:	46bd      	mov	sp, r7
    3ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
    3ae4:	4770      	bx	lr

00003ae6 <hri_port_clear_OUT_reg>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = data;
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
    3ae6:	b480      	push	{r7}
    3ae8:	b085      	sub	sp, #20
    3aea:	af00      	add	r7, sp, #0
    3aec:	60f8      	str	r0, [r7, #12]
    3aee:	460b      	mov	r3, r1
    3af0:	607a      	str	r2, [r7, #4]
    3af2:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3af4:	7afb      	ldrb	r3, [r7, #11]
    3af6:	68fa      	ldr	r2, [r7, #12]
    3af8:	01db      	lsls	r3, r3, #7
    3afa:	4413      	add	r3, r2
    3afc:	3314      	adds	r3, #20
    3afe:	687a      	ldr	r2, [r7, #4]
    3b00:	601a      	str	r2, [r3, #0]
}
    3b02:	bf00      	nop
    3b04:	3714      	adds	r7, #20
    3b06:	46bd      	mov	sp, r7
    3b08:	f85d 7b04 	ldr.w	r7, [sp], #4
    3b0c:	4770      	bx	lr

00003b0e <hri_port_read_IN_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_port_in_reg_t hri_port_read_IN_reg(const void *const hw, uint8_t submodule_index)
{
    3b0e:	b480      	push	{r7}
    3b10:	b083      	sub	sp, #12
    3b12:	af00      	add	r7, sp, #0
    3b14:	6078      	str	r0, [r7, #4]
    3b16:	460b      	mov	r3, r1
    3b18:	70fb      	strb	r3, [r7, #3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    3b1a:	78fb      	ldrb	r3, [r7, #3]
    3b1c:	687a      	ldr	r2, [r7, #4]
    3b1e:	01db      	lsls	r3, r3, #7
    3b20:	4413      	add	r3, r2
    3b22:	3320      	adds	r3, #32
    3b24:	681b      	ldr	r3, [r3, #0]
}
    3b26:	4618      	mov	r0, r3
    3b28:	370c      	adds	r7, #12
    3b2a:	46bd      	mov	sp, r7
    3b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
    3b30:	4770      	bx	lr

00003b32 <hri_tc_wait_for_sync>:
typedef uint8_t  hri_tccount8_count_reg_t;
typedef uint8_t  hri_tccount8_per_reg_t;
typedef uint8_t  hri_tccount8_perbuf_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
    3b32:	b480      	push	{r7}
    3b34:	b083      	sub	sp, #12
    3b36:	af00      	add	r7, sp, #0
    3b38:	6078      	str	r0, [r7, #4]
    3b3a:	6039      	str	r1, [r7, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3b3c:	bf00      	nop
    3b3e:	687b      	ldr	r3, [r7, #4]
    3b40:	691a      	ldr	r2, [r3, #16]
    3b42:	683b      	ldr	r3, [r7, #0]
    3b44:	4013      	ands	r3, r2
    3b46:	2b00      	cmp	r3, #0
    3b48:	d1f9      	bne.n	3b3e <hri_tc_wait_for_sync+0xc>
	};
}
    3b4a:	bf00      	nop
    3b4c:	370c      	adds	r7, #12
    3b4e:	46bd      	mov	sp, r7
    3b50:	f85d 7b04 	ldr.w	r7, [sp], #4
    3b54:	4770      	bx	lr

00003b56 <hri_tc_clear_INTFLAG_MC0_bit>:
{
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_MC0) >> TC_INTFLAG_MC0_Pos;
}

static inline void hri_tc_clear_INTFLAG_MC0_bit(const void *const hw)
{
    3b56:	b480      	push	{r7}
    3b58:	b083      	sub	sp, #12
    3b5a:	af00      	add	r7, sp, #0
    3b5c:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC0;
    3b5e:	687b      	ldr	r3, [r7, #4]
    3b60:	2210      	movs	r2, #16
    3b62:	729a      	strb	r2, [r3, #10]
}
    3b64:	bf00      	nop
    3b66:	370c      	adds	r7, #12
    3b68:	46bd      	mov	sp, r7
    3b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
    3b6e:	4770      	bx	lr

00003b70 <hri_tccount16_read_CC_reg>:
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tccount16_cc_reg_t hri_tccount16_read_CC_reg(const void *const hw, uint8_t index)
{
    3b70:	b580      	push	{r7, lr}
    3b72:	b082      	sub	sp, #8
    3b74:	af00      	add	r7, sp, #0
    3b76:	6078      	str	r0, [r7, #4]
    3b78:	460b      	mov	r3, r1
    3b7a:	70fb      	strb	r3, [r7, #3]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    3b7c:	21c0      	movs	r1, #192	; 0xc0
    3b7e:	6878      	ldr	r0, [r7, #4]
    3b80:	4b06      	ldr	r3, [pc, #24]	; (3b9c <hri_tccount16_read_CC_reg+0x2c>)
    3b82:	4798      	blx	r3
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    3b84:	78fb      	ldrb	r3, [r7, #3]
    3b86:	687a      	ldr	r2, [r7, #4]
    3b88:	330c      	adds	r3, #12
    3b8a:	005b      	lsls	r3, r3, #1
    3b8c:	4413      	add	r3, r2
    3b8e:	889b      	ldrh	r3, [r3, #4]
    3b90:	b29b      	uxth	r3, r3
}
    3b92:	4618      	mov	r0, r3
    3b94:	3708      	adds	r7, #8
    3b96:	46bd      	mov	sp, r7
    3b98:	bd80      	pop	{r7, pc}
    3b9a:	bf00      	nop
    3b9c:	00003b33 	.word	0x00003b33

00003ba0 <_gpio_set_level>:

/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
    3ba0:	b580      	push	{r7, lr}
    3ba2:	b082      	sub	sp, #8
    3ba4:	af00      	add	r7, sp, #0
    3ba6:	4603      	mov	r3, r0
    3ba8:	6039      	str	r1, [r7, #0]
    3baa:	71fb      	strb	r3, [r7, #7]
    3bac:	4613      	mov	r3, r2
    3bae:	71bb      	strb	r3, [r7, #6]
	if (level) {
    3bb0:	79bb      	ldrb	r3, [r7, #6]
    3bb2:	2b00      	cmp	r3, #0
    3bb4:	d006      	beq.n	3bc4 <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
    3bb6:	79fb      	ldrb	r3, [r7, #7]
    3bb8:	683a      	ldr	r2, [r7, #0]
    3bba:	4619      	mov	r1, r3
    3bbc:	4806      	ldr	r0, [pc, #24]	; (3bd8 <_gpio_set_level+0x38>)
    3bbe:	4b07      	ldr	r3, [pc, #28]	; (3bdc <_gpio_set_level+0x3c>)
    3bc0:	4798      	blx	r3
	} else {
		hri_port_clear_OUT_reg(PORT, port, mask);
	}
}
    3bc2:	e005      	b.n	3bd0 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
    3bc4:	79fb      	ldrb	r3, [r7, #7]
    3bc6:	683a      	ldr	r2, [r7, #0]
    3bc8:	4619      	mov	r1, r3
    3bca:	4803      	ldr	r0, [pc, #12]	; (3bd8 <_gpio_set_level+0x38>)
    3bcc:	4b04      	ldr	r3, [pc, #16]	; (3be0 <_gpio_set_level+0x40>)
    3bce:	4798      	blx	r3
}
    3bd0:	bf00      	nop
    3bd2:	3708      	adds	r7, #8
    3bd4:	46bd      	mov	sp, r7
    3bd6:	bd80      	pop	{r7, pc}
    3bd8:	41008000 	.word	0x41008000
    3bdc:	00003a9b 	.word	0x00003a9b
    3be0:	00003ae7 	.word	0x00003ae7

00003be4 <_gpio_get_level>:

/**
 * \brief Get input levels on all port pins
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
    3be4:	b580      	push	{r7, lr}
    3be6:	b086      	sub	sp, #24
    3be8:	af00      	add	r7, sp, #0
    3bea:	4603      	mov	r3, r0
    3bec:	71fb      	strb	r3, [r7, #7]
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    3bee:	f107 030c 	add.w	r3, r7, #12
    3bf2:	4618      	mov	r0, r3
    3bf4:	4b13      	ldr	r3, [pc, #76]	; (3c44 <_gpio_get_level+0x60>)
    3bf6:	4798      	blx	r3

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);
    3bf8:	79fb      	ldrb	r3, [r7, #7]
    3bfa:	4619      	mov	r1, r3
    3bfc:	4812      	ldr	r0, [pc, #72]	; (3c48 <_gpio_get_level+0x64>)
    3bfe:	4b13      	ldr	r3, [pc, #76]	; (3c4c <_gpio_get_level+0x68>)
    3c00:	4798      	blx	r3
    3c02:	6178      	str	r0, [r7, #20]

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
    3c04:	79fb      	ldrb	r3, [r7, #7]
    3c06:	4619      	mov	r1, r3
    3c08:	480f      	ldr	r0, [pc, #60]	; (3c48 <_gpio_get_level+0x64>)
    3c0a:	4b11      	ldr	r3, [pc, #68]	; (3c50 <_gpio_get_level+0x6c>)
    3c0c:	4798      	blx	r3
    3c0e:	4602      	mov	r2, r0
    3c10:	697b      	ldr	r3, [r7, #20]
    3c12:	43db      	mvns	r3, r3
    3c14:	4013      	ands	r3, r2
    3c16:	613b      	str	r3, [r7, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    3c18:	79fb      	ldrb	r3, [r7, #7]
    3c1a:	4619      	mov	r1, r3
    3c1c:	480a      	ldr	r0, [pc, #40]	; (3c48 <_gpio_get_level+0x64>)
    3c1e:	4b0d      	ldr	r3, [pc, #52]	; (3c54 <_gpio_get_level+0x70>)
    3c20:	4798      	blx	r3
    3c22:	4602      	mov	r2, r0
    3c24:	697b      	ldr	r3, [r7, #20]
    3c26:	4013      	ands	r3, r2
    3c28:	693a      	ldr	r2, [r7, #16]
    3c2a:	4313      	orrs	r3, r2
    3c2c:	613b      	str	r3, [r7, #16]

	CRITICAL_SECTION_LEAVE();
    3c2e:	f107 030c 	add.w	r3, r7, #12
    3c32:	4618      	mov	r0, r3
    3c34:	4b08      	ldr	r3, [pc, #32]	; (3c58 <_gpio_get_level+0x74>)
    3c36:	4798      	blx	r3

	return tmp;
    3c38:	693b      	ldr	r3, [r7, #16]
}
    3c3a:	4618      	mov	r0, r3
    3c3c:	3718      	adds	r7, #24
    3c3e:	46bd      	mov	sp, r7
    3c40:	bd80      	pop	{r7, pc}
    3c42:	bf00      	nop
    3c44:	00000d0d 	.word	0x00000d0d
    3c48:	41008000 	.word	0x41008000
    3c4c:	00003a79 	.word	0x00003a79
    3c50:	00003b0f 	.word	0x00003b0f
    3c54:	00003ac3 	.word	0x00003ac3
    3c58:	00000d33 	.word	0x00000d33

00003c5c <gpio_set_pin_level>:
 * \param[in] pin       The pin number for device
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
    3c5c:	b580      	push	{r7, lr}
    3c5e:	b082      	sub	sp, #8
    3c60:	af00      	add	r7, sp, #0
    3c62:	4603      	mov	r3, r0
    3c64:	460a      	mov	r2, r1
    3c66:	71fb      	strb	r3, [r7, #7]
    3c68:	4613      	mov	r3, r2
    3c6a:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
    3c6c:	79fb      	ldrb	r3, [r7, #7]
    3c6e:	095b      	lsrs	r3, r3, #5
    3c70:	b2d8      	uxtb	r0, r3
    3c72:	79fb      	ldrb	r3, [r7, #7]
    3c74:	f003 031f 	and.w	r3, r3, #31
    3c78:	2201      	movs	r2, #1
    3c7a:	fa02 f303 	lsl.w	r3, r2, r3
    3c7e:	79ba      	ldrb	r2, [r7, #6]
    3c80:	4619      	mov	r1, r3
    3c82:	4b03      	ldr	r3, [pc, #12]	; (3c90 <gpio_set_pin_level+0x34>)
    3c84:	4798      	blx	r3
}
    3c86:	bf00      	nop
    3c88:	3708      	adds	r7, #8
    3c8a:	46bd      	mov	sp, r7
    3c8c:	bd80      	pop	{r7, pc}
    3c8e:	bf00      	nop
    3c90:	00003ba1 	.word	0x00003ba1

00003c94 <gpio_get_pin_level>:
 * Reads the level on pins connected to a port
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
    3c94:	b580      	push	{r7, lr}
    3c96:	b082      	sub	sp, #8
    3c98:	af00      	add	r7, sp, #0
    3c9a:	4603      	mov	r3, r0
    3c9c:	71fb      	strb	r3, [r7, #7]
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    3c9e:	79fb      	ldrb	r3, [r7, #7]
    3ca0:	095b      	lsrs	r3, r3, #5
    3ca2:	b2db      	uxtb	r3, r3
    3ca4:	4618      	mov	r0, r3
    3ca6:	4b09      	ldr	r3, [pc, #36]	; (3ccc <gpio_get_pin_level+0x38>)
    3ca8:	4798      	blx	r3
    3caa:	4601      	mov	r1, r0
    3cac:	79fb      	ldrb	r3, [r7, #7]
    3cae:	f003 031f 	and.w	r3, r3, #31
    3cb2:	2201      	movs	r2, #1
    3cb4:	fa02 f303 	lsl.w	r3, r2, r3
    3cb8:	400b      	ands	r3, r1
    3cba:	2b00      	cmp	r3, #0
    3cbc:	bf14      	ite	ne
    3cbe:	2301      	movne	r3, #1
    3cc0:	2300      	moveq	r3, #0
    3cc2:	b2db      	uxtb	r3, r3
}
    3cc4:	4618      	mov	r0, r3
    3cc6:	3708      	adds	r7, #8
    3cc8:	46bd      	mov	sp, r7
    3cca:	bd80      	pop	{r7, pc}
    3ccc:	00003be5 	.word	0x00003be5

00003cd0 <TC0_Handler>:

// this will store user input
static int8_t level = 0;
int8_t controlled_level = 0;

void TC0_Handler(){
    3cd0:	b580      	push	{r7, lr}
    3cd2:	b082      	sub	sp, #8
    3cd4:	af00      	add	r7, sp, #0
	hri_tc_clear_INTFLAG_MC0_bit(TC0);
    3cd6:	4829      	ldr	r0, [pc, #164]	; (3d7c <TC0_Handler+0xac>)
    3cd8:	4b29      	ldr	r3, [pc, #164]	; (3d80 <TC0_Handler+0xb0>)
    3cda:	4798      	blx	r3
	
	// periodCC0 * 60 / (1440 * 1.5MHz)
	periodCC0 = (uint32_t)hri_tccount16_read_CC_reg(TC0, 0); 
    3cdc:	2100      	movs	r1, #0
    3cde:	4827      	ldr	r0, [pc, #156]	; (3d7c <TC0_Handler+0xac>)
    3ce0:	4b28      	ldr	r3, [pc, #160]	; (3d84 <TC0_Handler+0xb4>)
    3ce2:	4798      	blx	r3
    3ce4:	4603      	mov	r3, r0
    3ce6:	461a      	mov	r2, r3
    3ce8:	4b27      	ldr	r3, [pc, #156]	; (3d88 <TC0_Handler+0xb8>)
    3cea:	601a      	str	r2, [r3, #0]
	pulses++;
    3cec:	4b27      	ldr	r3, [pc, #156]	; (3d8c <TC0_Handler+0xbc>)
    3cee:	681b      	ldr	r3, [r3, #0]
    3cf0:	3301      	adds	r3, #1
    3cf2:	4a26      	ldr	r2, [pc, #152]	; (3d8c <TC0_Handler+0xbc>)
    3cf4:	6013      	str	r3, [r2, #0]
	
	// Getting the direction and the number of steps in each direction
	
	// read HAL_SENSOR_B 
	bool hal_sensor_b = gpio_get_pin_level(HAL_SENSOR_B);
    3cf6:	2021      	movs	r0, #33	; 0x21
    3cf8:	4b25      	ldr	r3, [pc, #148]	; (3d90 <TC0_Handler+0xc0>)
    3cfa:	4798      	blx	r3
    3cfc:	4603      	mov	r3, r0
    3cfe:	71fb      	strb	r3, [r7, #7]
	
	if ((hal_sensor_b == false) && (direction == -1))
    3d00:	79fb      	ldrb	r3, [r7, #7]
    3d02:	f083 0301 	eor.w	r3, r3, #1
    3d06:	b2db      	uxtb	r3, r3
    3d08:	2b00      	cmp	r3, #0
    3d0a:	d009      	beq.n	3d20 <TC0_Handler+0x50>
    3d0c:	4b21      	ldr	r3, [pc, #132]	; (3d94 <TC0_Handler+0xc4>)
    3d0e:	f993 3000 	ldrsb.w	r3, [r3]
    3d12:	f1b3 3fff 	cmp.w	r3, #4294967295
    3d16:	d103      	bne.n	3d20 <TC0_Handler+0x50>
	{
		direction = 1; // Reverse
    3d18:	4b1e      	ldr	r3, [pc, #120]	; (3d94 <TC0_Handler+0xc4>)
    3d1a:	2201      	movs	r2, #1
    3d1c:	701a      	strb	r2, [r3, #0]
    3d1e:	e00a      	b.n	3d36 <TC0_Handler+0x66>
	}
	else if ((hal_sensor_b == true) && (direction == 1))
    3d20:	79fb      	ldrb	r3, [r7, #7]
    3d22:	2b00      	cmp	r3, #0
    3d24:	d007      	beq.n	3d36 <TC0_Handler+0x66>
    3d26:	4b1b      	ldr	r3, [pc, #108]	; (3d94 <TC0_Handler+0xc4>)
    3d28:	f993 3000 	ldrsb.w	r3, [r3]
    3d2c:	2b01      	cmp	r3, #1
    3d2e:	d102      	bne.n	3d36 <TC0_Handler+0x66>
	{
		direction = -1;
    3d30:	4b18      	ldr	r3, [pc, #96]	; (3d94 <TC0_Handler+0xc4>)
    3d32:	22ff      	movs	r2, #255	; 0xff
    3d34:	701a      	strb	r2, [r3, #0]
	}
	
	if (direction == 1)
    3d36:	4b17      	ldr	r3, [pc, #92]	; (3d94 <TC0_Handler+0xc4>)
    3d38:	f993 3000 	ldrsb.w	r3, [r3]
    3d3c:	2b01      	cmp	r3, #1
    3d3e:	d105      	bne.n	3d4c <TC0_Handler+0x7c>
	{
		steps++;
    3d40:	4b15      	ldr	r3, [pc, #84]	; (3d98 <TC0_Handler+0xc8>)
    3d42:	681b      	ldr	r3, [r3, #0]
    3d44:	3301      	adds	r3, #1
    3d46:	4a14      	ldr	r2, [pc, #80]	; (3d98 <TC0_Handler+0xc8>)
    3d48:	6013      	str	r3, [r2, #0]
    3d4a:	e004      	b.n	3d56 <TC0_Handler+0x86>
	}
	else
	{
		steps--;
    3d4c:	4b12      	ldr	r3, [pc, #72]	; (3d98 <TC0_Handler+0xc8>)
    3d4e:	681b      	ldr	r3, [r3, #0]
    3d50:	3b01      	subs	r3, #1
    3d52:	4a11      	ldr	r2, [pc, #68]	; (3d98 <TC0_Handler+0xc8>)
    3d54:	6013      	str	r3, [r2, #0]
	}
	
	if ((steps > 30000) || (steps < -30000))
    3d56:	4b10      	ldr	r3, [pc, #64]	; (3d98 <TC0_Handler+0xc8>)
    3d58:	681b      	ldr	r3, [r3, #0]
    3d5a:	f247 5230 	movw	r2, #30000	; 0x7530
    3d5e:	4293      	cmp	r3, r2
    3d60:	dc04      	bgt.n	3d6c <TC0_Handler+0x9c>
    3d62:	4b0d      	ldr	r3, [pc, #52]	; (3d98 <TC0_Handler+0xc8>)
    3d64:	681b      	ldr	r3, [r3, #0]
    3d66:	4a0d      	ldr	r2, [pc, #52]	; (3d9c <TC0_Handler+0xcc>)
    3d68:	4293      	cmp	r3, r2
    3d6a:	da02      	bge.n	3d72 <TC0_Handler+0xa2>
	{
		steps = 0;
    3d6c:	4b0a      	ldr	r3, [pc, #40]	; (3d98 <TC0_Handler+0xc8>)
    3d6e:	2200      	movs	r2, #0
    3d70:	601a      	str	r2, [r3, #0]
	}	
}
    3d72:	bf00      	nop
    3d74:	3708      	adds	r7, #8
    3d76:	46bd      	mov	sp, r7
    3d78:	bd80      	pop	{r7, pc}
    3d7a:	bf00      	nop
    3d7c:	40003800 	.word	0x40003800
    3d80:	00003b57 	.word	0x00003b57
    3d84:	00003b71 	.word	0x00003b71
    3d88:	20000128 	.word	0x20000128
    3d8c:	2000012c 	.word	0x2000012c
    3d90:	00003c95 	.word	0x00003c95
    3d94:	20000040 	.word	0x20000040
    3d98:	20000134 	.word	0x20000134
    3d9c:	ffff8ad0 	.word	0xffff8ad0

00003da0 <uart_rx_cb>:

static void uart_rx_cb(const struct usart_async_descriptor *const io_descr)
{
    3da0:	b480      	push	{r7}
    3da2:	b083      	sub	sp, #12
    3da4:	af00      	add	r7, sp, #0
    3da6:	6078      	str	r0, [r7, #4]
	/* Receive completed */
	data_arrived = 1;
    3da8:	4b04      	ldr	r3, [pc, #16]	; (3dbc <uart_rx_cb+0x1c>)
    3daa:	2201      	movs	r2, #1
    3dac:	601a      	str	r2, [r3, #0]
}
    3dae:	bf00      	nop
    3db0:	370c      	adds	r7, #12
    3db2:	46bd      	mov	sp, r7
    3db4:	f85d 7b04 	ldr.w	r7, [sp], #4
    3db8:	4770      	bx	lr
    3dba:	bf00      	nop
    3dbc:	20000120 	.word	0x20000120

00003dc0 <TIMER_1_task1_cb>:

/**
 *	capture the number of pulses in the past 10ms
 */
static void TIMER_1_task1_cb(const struct timer_task *const timer_task)
{
    3dc0:	b590      	push	{r4, r7, lr}
    3dc2:	b083      	sub	sp, #12
    3dc4:	af00      	add	r7, sp, #0
    3dc6:	6078      	str	r0, [r7, #4]
	rpm = (pulses * 100 /*Hz*/ * 60.0 /*Min*/ / (1440)); 
    3dc8:	4b13      	ldr	r3, [pc, #76]	; (3e18 <TIMER_1_task1_cb+0x58>)
    3dca:	681b      	ldr	r3, [r3, #0]
    3dcc:	2264      	movs	r2, #100	; 0x64
    3dce:	fb02 f203 	mul.w	r2, r2, r3
    3dd2:	4b12      	ldr	r3, [pc, #72]	; (3e1c <TIMER_1_task1_cb+0x5c>)
    3dd4:	4610      	mov	r0, r2
    3dd6:	4798      	blx	r3
    3dd8:	4c11      	ldr	r4, [pc, #68]	; (3e20 <TIMER_1_task1_cb+0x60>)
    3dda:	f04f 0200 	mov.w	r2, #0
    3dde:	4b11      	ldr	r3, [pc, #68]	; (3e24 <TIMER_1_task1_cb+0x64>)
    3de0:	47a0      	blx	r4
    3de2:	4603      	mov	r3, r0
    3de4:	460c      	mov	r4, r1
    3de6:	4618      	mov	r0, r3
    3de8:	4621      	mov	r1, r4
    3dea:	4c0f      	ldr	r4, [pc, #60]	; (3e28 <TIMER_1_task1_cb+0x68>)
    3dec:	f04f 0200 	mov.w	r2, #0
    3df0:	4b0e      	ldr	r3, [pc, #56]	; (3e2c <TIMER_1_task1_cb+0x6c>)
    3df2:	47a0      	blx	r4
    3df4:	4603      	mov	r3, r0
    3df6:	460c      	mov	r4, r1
    3df8:	4619      	mov	r1, r3
    3dfa:	4622      	mov	r2, r4
    3dfc:	4b0c      	ldr	r3, [pc, #48]	; (3e30 <TIMER_1_task1_cb+0x70>)
    3dfe:	4608      	mov	r0, r1
    3e00:	4611      	mov	r1, r2
    3e02:	4798      	blx	r3
    3e04:	4602      	mov	r2, r0
    3e06:	4b0b      	ldr	r3, [pc, #44]	; (3e34 <TIMER_1_task1_cb+0x74>)
    3e08:	601a      	str	r2, [r3, #0]
	pulses = 0;
    3e0a:	4b03      	ldr	r3, [pc, #12]	; (3e18 <TIMER_1_task1_cb+0x58>)
    3e0c:	2200      	movs	r2, #0
    3e0e:	601a      	str	r2, [r3, #0]
}
    3e10:	bf00      	nop
    3e12:	370c      	adds	r7, #12
    3e14:	46bd      	mov	sp, r7
    3e16:	bd90      	pop	{r4, r7, pc}
    3e18:	2000012c 	.word	0x2000012c
    3e1c:	00004771 	.word	0x00004771
    3e20:	0000485d 	.word	0x0000485d
    3e24:	404e0000 	.word	0x404e0000
    3e28:	00004ab1 	.word	0x00004ab1
    3e2c:	40968000 	.word	0x40968000
    3e30:	00004c81 	.word	0x00004c81
    3e34:	20000130 	.word	0x20000130

00003e38 <TIMER_1_task2_cb>:

// send the RPM value every 100ms
static void TIMER_1_task2_cb(const struct timer_task *const timer_task)
{
    3e38:	b590      	push	{r4, r7, lr}
    3e3a:	b087      	sub	sp, #28
    3e3c:	af02      	add	r7, sp, #8
    3e3e:	6078      	str	r0, [r7, #4]
	//size_t payload_length = sprintf(payload, "[position = %d | speed = %lu RPM | direction = %d]\n",steps, rpm, direction);
	size_t string_length = sprintf(string, "[position = %d | speed = %d RPM | dutycycle_speed = %ld]\n",steps, rpm*direction, controlled_level);
    3e40:	4b0f      	ldr	r3, [pc, #60]	; (3e80 <TIMER_1_task2_cb+0x48>)
    3e42:	681a      	ldr	r2, [r3, #0]
    3e44:	4b0f      	ldr	r3, [pc, #60]	; (3e84 <TIMER_1_task2_cb+0x4c>)
    3e46:	f993 3000 	ldrsb.w	r3, [r3]
    3e4a:	4619      	mov	r1, r3
    3e4c:	4b0e      	ldr	r3, [pc, #56]	; (3e88 <TIMER_1_task2_cb+0x50>)
    3e4e:	681b      	ldr	r3, [r3, #0]
    3e50:	fb03 f101 	mul.w	r1, r3, r1
    3e54:	4b0d      	ldr	r3, [pc, #52]	; (3e8c <TIMER_1_task2_cb+0x54>)
    3e56:	f993 3000 	ldrsb.w	r3, [r3]
    3e5a:	9300      	str	r3, [sp, #0]
    3e5c:	460b      	mov	r3, r1
    3e5e:	490c      	ldr	r1, [pc, #48]	; (3e90 <TIMER_1_task2_cb+0x58>)
    3e60:	480c      	ldr	r0, [pc, #48]	; (3e94 <TIMER_1_task2_cb+0x5c>)
    3e62:	4c0d      	ldr	r4, [pc, #52]	; (3e98 <TIMER_1_task2_cb+0x60>)
    3e64:	47a0      	blx	r4
    3e66:	4603      	mov	r3, r0
    3e68:	60fb      	str	r3, [r7, #12]
	io_write(&USART_0.io, string, string_length);
    3e6a:	68fb      	ldr	r3, [r7, #12]
    3e6c:	b29b      	uxth	r3, r3
    3e6e:	461a      	mov	r2, r3
    3e70:	4908      	ldr	r1, [pc, #32]	; (3e94 <TIMER_1_task2_cb+0x5c>)
    3e72:	480a      	ldr	r0, [pc, #40]	; (3e9c <TIMER_1_task2_cb+0x64>)
    3e74:	4b0a      	ldr	r3, [pc, #40]	; (3ea0 <TIMER_1_task2_cb+0x68>)
    3e76:	4798      	blx	r3
}
    3e78:	bf00      	nop
    3e7a:	3714      	adds	r7, #20
    3e7c:	46bd      	mov	sp, r7
    3e7e:	bd90      	pop	{r4, r7, pc}
    3e80:	20000134 	.word	0x20000134
    3e84:	20000040 	.word	0x20000040
    3e88:	20000130 	.word	0x20000130
    3e8c:	20000139 	.word	0x20000139
    3e90:	00005850 	.word	0x00005850
    3e94:	20000234 	.word	0x20000234
    3e98:	00004d21 	.word	0x00004d21
    3e9c:	200001d4 	.word	0x200001d4
    3ea0:	00000e3d 	.word	0x00000e3d

00003ea4 <TIMER_1_config>:

void TIMER_1_config(void)
{
    3ea4:	b580      	push	{r7, lr}
    3ea6:	af00      	add	r7, sp, #0
	TIMER_1_task1.interval = 10;              // 100Hz calculate RPM
    3ea8:	4b0f      	ldr	r3, [pc, #60]	; (3ee8 <TIMER_1_config+0x44>)
    3eaa:	220a      	movs	r2, #10
    3eac:	609a      	str	r2, [r3, #8]
	TIMER_1_task1.cb       = TIMER_1_task1_cb;
    3eae:	4b0e      	ldr	r3, [pc, #56]	; (3ee8 <TIMER_1_config+0x44>)
    3eb0:	4a0e      	ldr	r2, [pc, #56]	; (3eec <TIMER_1_config+0x48>)
    3eb2:	60da      	str	r2, [r3, #12]
	TIMER_1_task1.mode     = TIMER_TASK_REPEAT;
    3eb4:	4b0c      	ldr	r3, [pc, #48]	; (3ee8 <TIMER_1_config+0x44>)
    3eb6:	2201      	movs	r2, #1
    3eb8:	741a      	strb	r2, [r3, #16]
	TIMER_1_task2.interval = 100;            // 10Hz send to UART
    3eba:	4b0d      	ldr	r3, [pc, #52]	; (3ef0 <TIMER_1_config+0x4c>)
    3ebc:	2264      	movs	r2, #100	; 0x64
    3ebe:	609a      	str	r2, [r3, #8]
	TIMER_1_task2.cb       = TIMER_1_task2_cb;
    3ec0:	4b0b      	ldr	r3, [pc, #44]	; (3ef0 <TIMER_1_config+0x4c>)
    3ec2:	4a0c      	ldr	r2, [pc, #48]	; (3ef4 <TIMER_1_config+0x50>)
    3ec4:	60da      	str	r2, [r3, #12]
	TIMER_1_task2.mode     = TIMER_TASK_REPEAT;
    3ec6:	4b0a      	ldr	r3, [pc, #40]	; (3ef0 <TIMER_1_config+0x4c>)
    3ec8:	2201      	movs	r2, #1
    3eca:	741a      	strb	r2, [r3, #16]

	timer_add_task(&TIMER_1, &TIMER_1_task1);
    3ecc:	4906      	ldr	r1, [pc, #24]	; (3ee8 <TIMER_1_config+0x44>)
    3ece:	480a      	ldr	r0, [pc, #40]	; (3ef8 <TIMER_1_config+0x54>)
    3ed0:	4b0a      	ldr	r3, [pc, #40]	; (3efc <TIMER_1_config+0x58>)
    3ed2:	4798      	blx	r3
	timer_add_task(&TIMER_1, &TIMER_1_task2);
    3ed4:	4906      	ldr	r1, [pc, #24]	; (3ef0 <TIMER_1_config+0x4c>)
    3ed6:	4808      	ldr	r0, [pc, #32]	; (3ef8 <TIMER_1_config+0x54>)
    3ed8:	4b08      	ldr	r3, [pc, #32]	; (3efc <TIMER_1_config+0x58>)
    3eda:	4798      	blx	r3
	timer_start(&TIMER_1);
    3edc:	4806      	ldr	r0, [pc, #24]	; (3ef8 <TIMER_1_config+0x54>)
    3ede:	4b08      	ldr	r3, [pc, #32]	; (3f00 <TIMER_1_config+0x5c>)
    3ee0:	4798      	blx	r3
}
    3ee2:	bf00      	nop
    3ee4:	bd80      	pop	{r7, pc}
    3ee6:	bf00      	nop
    3ee8:	2000013c 	.word	0x2000013c
    3eec:	00003dc1 	.word	0x00003dc1
    3ef0:	20000150 	.word	0x20000150
    3ef4:	00003e39 	.word	0x00003e39
    3ef8:	200001b8 	.word	0x200001b8
    3efc:	00000fcd 	.word	0x00000fcd
    3f00:	00000f79 	.word	0x00000f79

00003f04 <TIMER_2_task1_cb>:

static void TIMER_2_task1_cb(const struct timer_task *const timer_task)
{
    3f04:	b580      	push	{r7, lr}
    3f06:	b082      	sub	sp, #8
    3f08:	af00      	add	r7, sp, #0
    3f0a:	6078      	str	r0, [r7, #4]
	
		controlled_level = p_speed_control(rpm*direction, level*MAX_RPM/100);
    3f0c:	4b2d      	ldr	r3, [pc, #180]	; (3fc4 <TIMER_2_task1_cb+0xc0>)
    3f0e:	f993 3000 	ldrsb.w	r3, [r3]
    3f12:	461a      	mov	r2, r3
    3f14:	4b2c      	ldr	r3, [pc, #176]	; (3fc8 <TIMER_2_task1_cb+0xc4>)
    3f16:	681b      	ldr	r3, [r3, #0]
    3f18:	fb03 f302 	mul.w	r3, r3, r2
    3f1c:	4618      	mov	r0, r3
    3f1e:	4b2b      	ldr	r3, [pc, #172]	; (3fcc <TIMER_2_task1_cb+0xc8>)
    3f20:	f993 3000 	ldrsb.w	r3, [r3]
    3f24:	461a      	mov	r2, r3
    3f26:	236c      	movs	r3, #108	; 0x6c
    3f28:	fb03 f302 	mul.w	r3, r3, r2
    3f2c:	4a28      	ldr	r2, [pc, #160]	; (3fd0 <TIMER_2_task1_cb+0xcc>)
    3f2e:	fb82 1203 	smull	r1, r2, r2, r3
    3f32:	1152      	asrs	r2, r2, #5
    3f34:	17db      	asrs	r3, r3, #31
    3f36:	1ad3      	subs	r3, r2, r3
    3f38:	4619      	mov	r1, r3
    3f3a:	4b26      	ldr	r3, [pc, #152]	; (3fd4 <TIMER_2_task1_cb+0xd0>)
    3f3c:	4798      	blx	r3
    3f3e:	4603      	mov	r3, r0
    3f40:	461a      	mov	r2, r3
    3f42:	4b25      	ldr	r3, [pc, #148]	; (3fd8 <TIMER_2_task1_cb+0xd4>)
    3f44:	701a      	strb	r2, [r3, #0]
		
		if (controlled_level >= 0)
    3f46:	4b24      	ldr	r3, [pc, #144]	; (3fd8 <TIMER_2_task1_cb+0xd4>)
    3f48:	f993 3000 	ldrsb.w	r3, [r3]
    3f4c:	2b00      	cmp	r3, #0
    3f4e:	db1b      	blt.n	3f88 <TIMER_2_task1_cb+0x84>
		{
			gpio_set_pin_level(MOTOR_INPUT_2, false);
    3f50:	2100      	movs	r1, #0
    3f52:	2006      	movs	r0, #6
    3f54:	4b21      	ldr	r3, [pc, #132]	; (3fdc <TIMER_2_task1_cb+0xd8>)
    3f56:	4798      	blx	r3
			gpio_set_pin_level(MOTOR_INPUT_1, true);
    3f58:	2101      	movs	r1, #1
    3f5a:	2007      	movs	r0, #7
    3f5c:	4b1f      	ldr	r3, [pc, #124]	; (3fdc <TIMER_2_task1_cb+0xd8>)
    3f5e:	4798      	blx	r3
			pwm_out(600,600*controlled_level/100);
    3f60:	4b1d      	ldr	r3, [pc, #116]	; (3fd8 <TIMER_2_task1_cb+0xd4>)
    3f62:	f993 3000 	ldrsb.w	r3, [r3]
    3f66:	461a      	mov	r2, r3
    3f68:	f44f 7316 	mov.w	r3, #600	; 0x258
    3f6c:	fb03 f302 	mul.w	r3, r3, r2
    3f70:	4a17      	ldr	r2, [pc, #92]	; (3fd0 <TIMER_2_task1_cb+0xcc>)
    3f72:	fb82 1203 	smull	r1, r2, r2, r3
    3f76:	1152      	asrs	r2, r2, #5
    3f78:	17db      	asrs	r3, r3, #31
    3f7a:	1ad3      	subs	r3, r2, r3
    3f7c:	4619      	mov	r1, r3
    3f7e:	f44f 7016 	mov.w	r0, #600	; 0x258
    3f82:	4b17      	ldr	r3, [pc, #92]	; (3fe0 <TIMER_2_task1_cb+0xdc>)
    3f84:	4798      	blx	r3
		{
			gpio_set_pin_level(MOTOR_INPUT_2, true);
			gpio_set_pin_level(MOTOR_INPUT_1, false);
			pwm_out(600,600*(-controlled_level)/100);
		}
}
    3f86:	e019      	b.n	3fbc <TIMER_2_task1_cb+0xb8>
			gpio_set_pin_level(MOTOR_INPUT_2, true);
    3f88:	2101      	movs	r1, #1
    3f8a:	2006      	movs	r0, #6
    3f8c:	4b13      	ldr	r3, [pc, #76]	; (3fdc <TIMER_2_task1_cb+0xd8>)
    3f8e:	4798      	blx	r3
			gpio_set_pin_level(MOTOR_INPUT_1, false);
    3f90:	2100      	movs	r1, #0
    3f92:	2007      	movs	r0, #7
    3f94:	4b11      	ldr	r3, [pc, #68]	; (3fdc <TIMER_2_task1_cb+0xd8>)
    3f96:	4798      	blx	r3
			pwm_out(600,600*(-controlled_level)/100);
    3f98:	4b0f      	ldr	r3, [pc, #60]	; (3fd8 <TIMER_2_task1_cb+0xd4>)
    3f9a:	f993 3000 	ldrsb.w	r3, [r3]
    3f9e:	461a      	mov	r2, r3
    3fa0:	4b10      	ldr	r3, [pc, #64]	; (3fe4 <TIMER_2_task1_cb+0xe0>)
    3fa2:	fb03 f302 	mul.w	r3, r3, r2
    3fa6:	4a0a      	ldr	r2, [pc, #40]	; (3fd0 <TIMER_2_task1_cb+0xcc>)
    3fa8:	fb82 1203 	smull	r1, r2, r2, r3
    3fac:	1152      	asrs	r2, r2, #5
    3fae:	17db      	asrs	r3, r3, #31
    3fb0:	1ad3      	subs	r3, r2, r3
    3fb2:	4619      	mov	r1, r3
    3fb4:	f44f 7016 	mov.w	r0, #600	; 0x258
    3fb8:	4b09      	ldr	r3, [pc, #36]	; (3fe0 <TIMER_2_task1_cb+0xdc>)
    3fba:	4798      	blx	r3
}
    3fbc:	bf00      	nop
    3fbe:	3708      	adds	r7, #8
    3fc0:	46bd      	mov	sp, r7
    3fc2:	bd80      	pop	{r7, pc}
    3fc4:	20000040 	.word	0x20000040
    3fc8:	20000130 	.word	0x20000130
    3fcc:	20000138 	.word	0x20000138
    3fd0:	51eb851f 	.word	0x51eb851f
    3fd4:	00004439 	.word	0x00004439
    3fd8:	20000139 	.word	0x20000139
    3fdc:	00003c5d 	.word	0x00003c5d
    3fe0:	00004025 	.word	0x00004025
    3fe4:	fffffda8 	.word	0xfffffda8

00003fe8 <TIMER_2_config>:


void TIMER_2_config(void)
{
    3fe8:	b580      	push	{r7, lr}
    3fea:	af00      	add	r7, sp, #0
	TIMER_2_task1.interval = 2;
    3fec:	4b08      	ldr	r3, [pc, #32]	; (4010 <TIMER_2_config+0x28>)
    3fee:	2202      	movs	r2, #2
    3ff0:	609a      	str	r2, [r3, #8]
	TIMER_2_task1.cb       = TIMER_2_task1_cb;
    3ff2:	4b07      	ldr	r3, [pc, #28]	; (4010 <TIMER_2_config+0x28>)
    3ff4:	4a07      	ldr	r2, [pc, #28]	; (4014 <TIMER_2_config+0x2c>)
    3ff6:	60da      	str	r2, [r3, #12]
	TIMER_2_task1.mode     = TIMER_TASK_REPEAT;
    3ff8:	4b05      	ldr	r3, [pc, #20]	; (4010 <TIMER_2_config+0x28>)
    3ffa:	2201      	movs	r2, #1
    3ffc:	741a      	strb	r2, [r3, #16]

	timer_add_task(&TIMER_2, &TIMER_2_task1);
    3ffe:	4904      	ldr	r1, [pc, #16]	; (4010 <TIMER_2_config+0x28>)
    4000:	4805      	ldr	r0, [pc, #20]	; (4018 <TIMER_2_config+0x30>)
    4002:	4b06      	ldr	r3, [pc, #24]	; (401c <TIMER_2_config+0x34>)
    4004:	4798      	blx	r3
	timer_start(&TIMER_2);
    4006:	4804      	ldr	r0, [pc, #16]	; (4018 <TIMER_2_config+0x30>)
    4008:	4b05      	ldr	r3, [pc, #20]	; (4020 <TIMER_2_config+0x38>)
    400a:	4798      	blx	r3
}
    400c:	bf00      	nop
    400e:	bd80      	pop	{r7, pc}
    4010:	20000164 	.word	0x20000164
    4014:	00003f05 	.word	0x00003f05
    4018:	2000019c 	.word	0x2000019c
    401c:	00000fcd 	.word	0x00000fcd
    4020:	00000f79 	.word	0x00000f79

00004024 <pwm_out>:

void pwm_out(uint32_t period, uint32_t duty_cycle){
    4024:	b580      	push	{r7, lr}
    4026:	b082      	sub	sp, #8
    4028:	af00      	add	r7, sp, #0
    402a:	6078      	str	r0, [r7, #4]
    402c:	6039      	str	r1, [r7, #0]
	//function to set the pwm duty cycle
	tcc_disable(TCC0);
    402e:	4807      	ldr	r0, [pc, #28]	; (404c <pwm_out+0x28>)
    4030:	4b07      	ldr	r3, [pc, #28]	; (4050 <pwm_out+0x2c>)
    4032:	4798      	blx	r3
	tcc_set_compare_value(TCC0,duty_cycle,0);
    4034:	2200      	movs	r2, #0
    4036:	6839      	ldr	r1, [r7, #0]
    4038:	4804      	ldr	r0, [pc, #16]	; (404c <pwm_out+0x28>)
    403a:	4b06      	ldr	r3, [pc, #24]	; (4054 <pwm_out+0x30>)
    403c:	4798      	blx	r3
	tcc_enable(TCC0);
    403e:	4803      	ldr	r0, [pc, #12]	; (404c <pwm_out+0x28>)
    4040:	4b05      	ldr	r3, [pc, #20]	; (4058 <pwm_out+0x34>)
    4042:	4798      	blx	r3
}
    4044:	bf00      	nop
    4046:	3708      	adds	r7, #8
    4048:	46bd      	mov	sp, r7
    404a:	bd80      	pop	{r7, pc}
    404c:	41016000 	.word	0x41016000
    4050:	0000437d 	.word	0x0000437d
    4054:	000043a5 	.word	0x000043a5
    4058:	00004355 	.word	0x00004355

0000405c <main>:

int main(void)
{
    405c:	b580      	push	{r7, lr}
    405e:	b082      	sub	sp, #8
    4060:	af00      	add	r7, sp, #0
	uint8_t recv_char;
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    4062:	4b6d      	ldr	r3, [pc, #436]	; (4218 <main+0x1bc>)
    4064:	4798      	blx	r3
	
	usart_async_register_callback(&USART_0, USART_ASYNC_RXC_CB, uart_rx_cb);
    4066:	4a6d      	ldr	r2, [pc, #436]	; (421c <main+0x1c0>)
    4068:	2100      	movs	r1, #0
    406a:	486d      	ldr	r0, [pc, #436]	; (4220 <main+0x1c4>)
    406c:	4b6d      	ldr	r3, [pc, #436]	; (4224 <main+0x1c8>)
    406e:	4798      	blx	r3
	usart_async_enable(&USART_0);
    4070:	486b      	ldr	r0, [pc, #428]	; (4220 <main+0x1c4>)
    4072:	4b6d      	ldr	r3, [pc, #436]	; (4228 <main+0x1cc>)
    4074:	4798      	blx	r3
	
	TIMER_1_config();
    4076:	4b6d      	ldr	r3, [pc, #436]	; (422c <main+0x1d0>)
    4078:	4798      	blx	r3
	TIMER_2_config();
    407a:	4b6d      	ldr	r3, [pc, #436]	; (4230 <main+0x1d4>)
    407c:	4798      	blx	r3
	
	tcc_set_period_value(TCC0,600);
    407e:	f44f 7116 	mov.w	r1, #600	; 0x258
    4082:	486c      	ldr	r0, [pc, #432]	; (4234 <main+0x1d8>)
    4084:	4b6c      	ldr	r3, [pc, #432]	; (4238 <main+0x1dc>)
    4086:	4798      	blx	r3
	tcc_set_compare_value(TCC0,0,0);
    4088:	2200      	movs	r2, #0
    408a:	2100      	movs	r1, #0
    408c:	4869      	ldr	r0, [pc, #420]	; (4234 <main+0x1d8>)
    408e:	4b6b      	ldr	r3, [pc, #428]	; (423c <main+0x1e0>)
    4090:	4798      	blx	r3
	tcc_enable(TCC0);
    4092:	4868      	ldr	r0, [pc, #416]	; (4234 <main+0x1d8>)
    4094:	4b6a      	ldr	r3, [pc, #424]	; (4240 <main+0x1e4>)
    4096:	4798      	blx	r3
	
	NVIC_SetPriority(TC0_IRQn, 0);
    4098:	2100      	movs	r1, #0
    409a:	206b      	movs	r0, #107	; 0x6b
    409c:	4b69      	ldr	r3, [pc, #420]	; (4244 <main+0x1e8>)
    409e:	4798      	blx	r3
	NVIC_EnableIRQ(TC0_IRQn);
    40a0:	206b      	movs	r0, #107	; 0x6b
    40a2:	4b69      	ldr	r3, [pc, #420]	; (4248 <main+0x1ec>)
    40a4:	4798      	blx	r3
  __ASM volatile ("cpsie i" : : : "memory");
    40a6:	b662      	cpsie	i
	__enable_irq();
	
	while (1) {	
		if (data_arrived == 0) {
    40a8:	4b68      	ldr	r3, [pc, #416]	; (424c <main+0x1f0>)
    40aa:	681b      	ldr	r3, [r3, #0]
    40ac:	2b00      	cmp	r3, #0
    40ae:	f000 80b0 	beq.w	4212 <main+0x1b6>
			continue;
		}

		while (io_read(&USART_0.io, &recv_char, 1) == 1) {
    40b2:	e023      	b.n	40fc <main+0xa0>
			if (recv_char == '\n')
    40b4:	79fb      	ldrb	r3, [r7, #7]
    40b6:	2b0a      	cmp	r3, #10
    40b8:	d10c      	bne.n	40d4 <main+0x78>
			{
				uart_ready = true;
    40ba:	4b65      	ldr	r3, [pc, #404]	; (4250 <main+0x1f4>)
    40bc:	2201      	movs	r2, #1
    40be:	701a      	strb	r2, [r3, #0]
				input_ready = false;
    40c0:	4b64      	ldr	r3, [pc, #400]	; (4254 <main+0x1f8>)
    40c2:	2200      	movs	r2, #0
    40c4:	701a      	strb	r2, [r3, #0]
				input_char_count--;
    40c6:	4b64      	ldr	r3, [pc, #400]	; (4258 <main+0x1fc>)
    40c8:	781b      	ldrb	r3, [r3, #0]
    40ca:	3b01      	subs	r3, #1
    40cc:	b2da      	uxtb	r2, r3
    40ce:	4b62      	ldr	r3, [pc, #392]	; (4258 <main+0x1fc>)
    40d0:	701a      	strb	r2, [r3, #0]
				break;
    40d2:	e01c      	b.n	410e <main+0xb2>
			}
			user_input[input_char_count++] = recv_char;
    40d4:	4b60      	ldr	r3, [pc, #384]	; (4258 <main+0x1fc>)
    40d6:	781b      	ldrb	r3, [r3, #0]
    40d8:	1c5a      	adds	r2, r3, #1
    40da:	b2d1      	uxtb	r1, r2
    40dc:	4a5e      	ldr	r2, [pc, #376]	; (4258 <main+0x1fc>)
    40de:	7011      	strb	r1, [r2, #0]
    40e0:	461a      	mov	r2, r3
    40e2:	79f9      	ldrb	r1, [r7, #7]
    40e4:	4b5d      	ldr	r3, [pc, #372]	; (425c <main+0x200>)
    40e6:	5499      	strb	r1, [r3, r2]
			while (io_write(&USART_0.io, &recv_char, 1) != 1) {
    40e8:	bf00      	nop
    40ea:	1dfb      	adds	r3, r7, #7
    40ec:	2201      	movs	r2, #1
    40ee:	4619      	mov	r1, r3
    40f0:	484b      	ldr	r0, [pc, #300]	; (4220 <main+0x1c4>)
    40f2:	4b5b      	ldr	r3, [pc, #364]	; (4260 <main+0x204>)
    40f4:	4798      	blx	r3
    40f6:	4603      	mov	r3, r0
    40f8:	2b01      	cmp	r3, #1
    40fa:	d1f6      	bne.n	40ea <main+0x8e>
		while (io_read(&USART_0.io, &recv_char, 1) == 1) {
    40fc:	1dfb      	adds	r3, r7, #7
    40fe:	2201      	movs	r2, #1
    4100:	4619      	mov	r1, r3
    4102:	4847      	ldr	r0, [pc, #284]	; (4220 <main+0x1c4>)
    4104:	4b57      	ldr	r3, [pc, #348]	; (4264 <main+0x208>)
    4106:	4798      	blx	r3
    4108:	4603      	mov	r3, r0
    410a:	2b01      	cmp	r3, #1
    410c:	d0d2      	beq.n	40b4 <main+0x58>
			}
		}
		data_arrived = 0;
    410e:	4b4f      	ldr	r3, [pc, #316]	; (424c <main+0x1f0>)
    4110:	2200      	movs	r2, #0
    4112:	601a      	str	r2, [r3, #0]
		if (uart_ready)
    4114:	4b4e      	ldr	r3, [pc, #312]	; (4250 <main+0x1f4>)
    4116:	781b      	ldrb	r3, [r3, #0]
    4118:	2b00      	cmp	r3, #0
    411a:	d0c5      	beq.n	40a8 <main+0x4c>
		{
			level = 0;
    411c:	4b52      	ldr	r3, [pc, #328]	; (4268 <main+0x20c>)
    411e:	2200      	movs	r2, #0
    4120:	701a      	strb	r2, [r3, #0]
			
			if (input_char_count == 2)
    4122:	4b4d      	ldr	r3, [pc, #308]	; (4258 <main+0x1fc>)
    4124:	781b      	ldrb	r3, [r3, #0]
    4126:	2b02      	cmp	r3, #2
    4128:	d107      	bne.n	413a <main+0xde>
			{
				level = user_input[1] - '0';
    412a:	4b4c      	ldr	r3, [pc, #304]	; (425c <main+0x200>)
    412c:	785b      	ldrb	r3, [r3, #1]
    412e:	3b30      	subs	r3, #48	; 0x30
    4130:	b2db      	uxtb	r3, r3
    4132:	b25a      	sxtb	r2, r3
    4134:	4b4c      	ldr	r3, [pc, #304]	; (4268 <main+0x20c>)
    4136:	701a      	strb	r2, [r3, #0]
    4138:	e038      	b.n	41ac <main+0x150>
			} 
			else if (input_char_count == 3)
    413a:	4b47      	ldr	r3, [pc, #284]	; (4258 <main+0x1fc>)
    413c:	781b      	ldrb	r3, [r3, #0]
    413e:	2b03      	cmp	r3, #3
    4140:	d112      	bne.n	4168 <main+0x10c>
			{
				level = ((user_input[1] - '0') * 10) + (user_input[2] - '0');
    4142:	4b46      	ldr	r3, [pc, #280]	; (425c <main+0x200>)
    4144:	785b      	ldrb	r3, [r3, #1]
    4146:	3b30      	subs	r3, #48	; 0x30
    4148:	b2db      	uxtb	r3, r3
    414a:	461a      	mov	r2, r3
    414c:	0092      	lsls	r2, r2, #2
    414e:	4413      	add	r3, r2
    4150:	005b      	lsls	r3, r3, #1
    4152:	b2da      	uxtb	r2, r3
    4154:	4b41      	ldr	r3, [pc, #260]	; (425c <main+0x200>)
    4156:	789b      	ldrb	r3, [r3, #2]
    4158:	4413      	add	r3, r2
    415a:	b2db      	uxtb	r3, r3
    415c:	3b30      	subs	r3, #48	; 0x30
    415e:	b2db      	uxtb	r3, r3
    4160:	b25a      	sxtb	r2, r3
    4162:	4b41      	ldr	r3, [pc, #260]	; (4268 <main+0x20c>)
    4164:	701a      	strb	r2, [r3, #0]
    4166:	e021      	b.n	41ac <main+0x150>
			}
			else
			{
				level = ((user_input[1] - '0') * 100) +  ((user_input[2] - '0') * 10) + (user_input[3] - '0');
    4168:	4b3c      	ldr	r3, [pc, #240]	; (425c <main+0x200>)
    416a:	785b      	ldrb	r3, [r3, #1]
    416c:	3b30      	subs	r3, #48	; 0x30
    416e:	b2db      	uxtb	r3, r3
    4170:	461a      	mov	r2, r3
    4172:	0092      	lsls	r2, r2, #2
    4174:	4413      	add	r3, r2
    4176:	461a      	mov	r2, r3
    4178:	0091      	lsls	r1, r2, #2
    417a:	461a      	mov	r2, r3
    417c:	460b      	mov	r3, r1
    417e:	4413      	add	r3, r2
    4180:	009b      	lsls	r3, r3, #2
    4182:	b2da      	uxtb	r2, r3
    4184:	4b35      	ldr	r3, [pc, #212]	; (425c <main+0x200>)
    4186:	789b      	ldrb	r3, [r3, #2]
    4188:	3b30      	subs	r3, #48	; 0x30
    418a:	b2db      	uxtb	r3, r3
    418c:	4619      	mov	r1, r3
    418e:	0089      	lsls	r1, r1, #2
    4190:	440b      	add	r3, r1
    4192:	005b      	lsls	r3, r3, #1
    4194:	b2db      	uxtb	r3, r3
    4196:	4413      	add	r3, r2
    4198:	b2da      	uxtb	r2, r3
    419a:	4b30      	ldr	r3, [pc, #192]	; (425c <main+0x200>)
    419c:	78db      	ldrb	r3, [r3, #3]
    419e:	4413      	add	r3, r2
    41a0:	b2db      	uxtb	r3, r3
    41a2:	3b30      	subs	r3, #48	; 0x30
    41a4:	b2db      	uxtb	r3, r3
    41a6:	b25a      	sxtb	r2, r3
    41a8:	4b2f      	ldr	r3, [pc, #188]	; (4268 <main+0x20c>)
    41aa:	701a      	strb	r2, [r3, #0]
			}
			
			if(user_input[0] == '+')
    41ac:	4b2b      	ldr	r3, [pc, #172]	; (425c <main+0x200>)
    41ae:	781b      	ldrb	r3, [r3, #0]
    41b0:	2b2b      	cmp	r3, #43	; 0x2b
    41b2:	d105      	bne.n	41c0 <main+0x164>
			{
				level = level;
    41b4:	4b2c      	ldr	r3, [pc, #176]	; (4268 <main+0x20c>)
    41b6:	f993 2000 	ldrsb.w	r2, [r3]
    41ba:	4b2b      	ldr	r3, [pc, #172]	; (4268 <main+0x20c>)
    41bc:	701a      	strb	r2, [r3, #0]
    41be:	e00c      	b.n	41da <main+0x17e>
			}
			else if (user_input[0] == '-')
    41c0:	4b26      	ldr	r3, [pc, #152]	; (425c <main+0x200>)
    41c2:	781b      	ldrb	r3, [r3, #0]
    41c4:	2b2d      	cmp	r3, #45	; 0x2d
    41c6:	d108      	bne.n	41da <main+0x17e>
			{
				level = -level;
    41c8:	4b27      	ldr	r3, [pc, #156]	; (4268 <main+0x20c>)
    41ca:	f993 3000 	ldrsb.w	r3, [r3]
    41ce:	b2db      	uxtb	r3, r3
    41d0:	425b      	negs	r3, r3
    41d2:	b2db      	uxtb	r3, r3
    41d4:	b25a      	sxtb	r2, r3
    41d6:	4b24      	ldr	r3, [pc, #144]	; (4268 <main+0x20c>)
    41d8:	701a      	strb	r2, [r3, #0]
			}
			
			if (level > 100)
    41da:	4b23      	ldr	r3, [pc, #140]	; (4268 <main+0x20c>)
    41dc:	f993 3000 	ldrsb.w	r3, [r3]
    41e0:	2b64      	cmp	r3, #100	; 0x64
    41e2:	dd03      	ble.n	41ec <main+0x190>
			{
				level = 100;
    41e4:	4b20      	ldr	r3, [pc, #128]	; (4268 <main+0x20c>)
    41e6:	2264      	movs	r2, #100	; 0x64
    41e8:	701a      	strb	r2, [r3, #0]
    41ea:	e008      	b.n	41fe <main+0x1a2>
			}
			else if (level < -100)
    41ec:	4b1e      	ldr	r3, [pc, #120]	; (4268 <main+0x20c>)
    41ee:	f993 3000 	ldrsb.w	r3, [r3]
    41f2:	f113 0f64 	cmn.w	r3, #100	; 0x64
    41f6:	da02      	bge.n	41fe <main+0x1a2>
			{
				level = -100;
    41f8:	4b1b      	ldr	r3, [pc, #108]	; (4268 <main+0x20c>)
    41fa:	229c      	movs	r2, #156	; 0x9c
    41fc:	701a      	strb	r2, [r3, #0]
			}
	
			input_ready = true;
    41fe:	4b15      	ldr	r3, [pc, #84]	; (4254 <main+0x1f8>)
    4200:	2201      	movs	r2, #1
    4202:	701a      	strb	r2, [r3, #0]
			uart_ready = false;
    4204:	4b12      	ldr	r3, [pc, #72]	; (4250 <main+0x1f4>)
    4206:	2200      	movs	r2, #0
    4208:	701a      	strb	r2, [r3, #0]
			input_char_count = 0;
    420a:	4b13      	ldr	r3, [pc, #76]	; (4258 <main+0x1fc>)
    420c:	2200      	movs	r2, #0
    420e:	701a      	strb	r2, [r3, #0]
    4210:	e74a      	b.n	40a8 <main+0x4c>
			continue;
    4212:	bf00      	nop
		if (data_arrived == 0) {
    4214:	e748      	b.n	40a8 <main+0x4c>
    4216:	bf00      	nop
    4218:	000002d1 	.word	0x000002d1
    421c:	00003da1 	.word	0x00003da1
    4220:	200001d4 	.word	0x200001d4
    4224:	00001335 	.word	0x00001335
    4228:	000012f5 	.word	0x000012f5
    422c:	00003ea5 	.word	0x00003ea5
    4230:	00003fe9 	.word	0x00003fe9
    4234:	41016000 	.word	0x41016000
    4238:	000043e5 	.word	0x000043e5
    423c:	000043a5 	.word	0x000043a5
    4240:	00004355 	.word	0x00004355
    4244:	00003a25 	.word	0x00003a25
    4248:	000039e9 	.word	0x000039e9
    424c:	20000120 	.word	0x20000120
    4250:	20000125 	.word	0x20000125
    4254:	20000126 	.word	0x20000126
    4258:	20000124 	.word	0x20000124
    425c:	20000268 	.word	0x20000268
    4260:	00000e3d 	.word	0x00000e3d
    4264:	00000e8d 	.word	0x00000e8d
    4268:	20000138 	.word	0x20000138

0000426c <hri_tcc_wait_for_sync>:
{
    426c:	b480      	push	{r7}
    426e:	b083      	sub	sp, #12
    4270:	af00      	add	r7, sp, #0
    4272:	6078      	str	r0, [r7, #4]
    4274:	6039      	str	r1, [r7, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    4276:	bf00      	nop
    4278:	687b      	ldr	r3, [r7, #4]
    427a:	689a      	ldr	r2, [r3, #8]
    427c:	683b      	ldr	r3, [r7, #0]
    427e:	4013      	ands	r3, r2
    4280:	2b00      	cmp	r3, #0
    4282:	d1f9      	bne.n	4278 <hri_tcc_wait_for_sync+0xc>
}
    4284:	bf00      	nop
    4286:	370c      	adds	r7, #12
    4288:	46bd      	mov	sp, r7
    428a:	f85d 7b04 	ldr.w	r7, [sp], #4
    428e:	4770      	bx	lr

00004290 <hri_tcc_clear_INTFLAG_reg>:
{
    4290:	b480      	push	{r7}
    4292:	b083      	sub	sp, #12
    4294:	af00      	add	r7, sp, #0
    4296:	6078      	str	r0, [r7, #4]
    4298:	6039      	str	r1, [r7, #0]
	((Tcc *)hw)->INTFLAG.reg = mask;
    429a:	687b      	ldr	r3, [r7, #4]
    429c:	683a      	ldr	r2, [r7, #0]
    429e:	62da      	str	r2, [r3, #44]	; 0x2c
}
    42a0:	bf00      	nop
    42a2:	370c      	adds	r7, #12
    42a4:	46bd      	mov	sp, r7
    42a6:	f85d 7b04 	ldr.w	r7, [sp], #4
    42aa:	4770      	bx	lr

000042ac <hri_tcc_set_CTRLA_ENABLE_bit>:
{
    42ac:	b580      	push	{r7, lr}
    42ae:	b082      	sub	sp, #8
    42b0:	af00      	add	r7, sp, #0
    42b2:	6078      	str	r0, [r7, #4]
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_ENABLE;
    42b4:	687b      	ldr	r3, [r7, #4]
    42b6:	681b      	ldr	r3, [r3, #0]
    42b8:	f043 0202 	orr.w	r2, r3, #2
    42bc:	687b      	ldr	r3, [r7, #4]
    42be:	601a      	str	r2, [r3, #0]
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
    42c0:	2103      	movs	r1, #3
    42c2:	6878      	ldr	r0, [r7, #4]
    42c4:	4b02      	ldr	r3, [pc, #8]	; (42d0 <hri_tcc_set_CTRLA_ENABLE_bit+0x24>)
    42c6:	4798      	blx	r3
}
    42c8:	bf00      	nop
    42ca:	3708      	adds	r7, #8
    42cc:	46bd      	mov	sp, r7
    42ce:	bd80      	pop	{r7, pc}
    42d0:	0000426d 	.word	0x0000426d

000042d4 <hri_tcc_clear_CTRLA_ENABLE_bit>:
{
    42d4:	b580      	push	{r7, lr}
    42d6:	b082      	sub	sp, #8
    42d8:	af00      	add	r7, sp, #0
    42da:	6078      	str	r0, [r7, #4]
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    42dc:	687b      	ldr	r3, [r7, #4]
    42de:	681b      	ldr	r3, [r3, #0]
    42e0:	f023 0202 	bic.w	r2, r3, #2
    42e4:	687b      	ldr	r3, [r7, #4]
    42e6:	601a      	str	r2, [r3, #0]
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
    42e8:	2103      	movs	r1, #3
    42ea:	6878      	ldr	r0, [r7, #4]
    42ec:	4b02      	ldr	r3, [pc, #8]	; (42f8 <hri_tcc_clear_CTRLA_ENABLE_bit+0x24>)
    42ee:	4798      	blx	r3
}
    42f0:	bf00      	nop
    42f2:	3708      	adds	r7, #8
    42f4:	46bd      	mov	sp, r7
    42f6:	bd80      	pop	{r7, pc}
    42f8:	0000426d 	.word	0x0000426d

000042fc <hri_tcc_write_PER_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tcc_write_PER_reg(const void *const hw, hri_tcc_per_reg_t data)
{
    42fc:	b580      	push	{r7, lr}
    42fe:	b082      	sub	sp, #8
    4300:	af00      	add	r7, sp, #0
    4302:	6078      	str	r0, [r7, #4]
    4304:	6039      	str	r1, [r7, #0]
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->PER.reg = data;
    4306:	687b      	ldr	r3, [r7, #4]
    4308:	683a      	ldr	r2, [r7, #0]
    430a:	641a      	str	r2, [r3, #64]	; 0x40
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_PER);
    430c:	2180      	movs	r1, #128	; 0x80
    430e:	6878      	ldr	r0, [r7, #4]
    4310:	4b02      	ldr	r3, [pc, #8]	; (431c <hri_tcc_write_PER_reg+0x20>)
    4312:	4798      	blx	r3
	TCC_CRITICAL_SECTION_LEAVE();
}
    4314:	bf00      	nop
    4316:	3708      	adds	r7, #8
    4318:	46bd      	mov	sp, r7
    431a:	bd80      	pop	{r7, pc}
    431c:	0000426d 	.word	0x0000426d

00004320 <hri_tcc_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tcc_write_CC_reg(const void *const hw, uint8_t index, hri_tcc_cc_reg_t data)
{
    4320:	b580      	push	{r7, lr}
    4322:	b084      	sub	sp, #16
    4324:	af00      	add	r7, sp, #0
    4326:	60f8      	str	r0, [r7, #12]
    4328:	460b      	mov	r3, r1
    432a:	607a      	str	r2, [r7, #4]
    432c:	72fb      	strb	r3, [r7, #11]
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->CC[index].reg = data;
    432e:	7afb      	ldrb	r3, [r7, #11]
    4330:	68fa      	ldr	r2, [r7, #12]
    4332:	3310      	adds	r3, #16
    4334:	009b      	lsls	r3, r3, #2
    4336:	4413      	add	r3, r2
    4338:	687a      	ldr	r2, [r7, #4]
    433a:	605a      	str	r2, [r3, #4]
	hri_tcc_wait_for_sync(hw,
    433c:	f44f 517c 	mov.w	r1, #16128	; 0x3f00
    4340:	68f8      	ldr	r0, [r7, #12]
    4342:	4b03      	ldr	r3, [pc, #12]	; (4350 <hri_tcc_write_CC_reg+0x30>)
    4344:	4798      	blx	r3
	                      TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CC1 | TCC_SYNCBUSY_CC2 | TCC_SYNCBUSY_CC3 | TCC_SYNCBUSY_CC4
	                          | TCC_SYNCBUSY_CC5);
	TCC_CRITICAL_SECTION_LEAVE();
}
    4346:	bf00      	nop
    4348:	3710      	adds	r7, #16
    434a:	46bd      	mov	sp, r7
    434c:	bd80      	pop	{r7, pc}
    434e:	bf00      	nop
    4350:	0000426d 	.word	0x0000426d

00004354 <tcc_enable>:
struct _tcc_callback {
	void (*pwm_mc0_cb)(void *const hw);
} tcc_cb;

void tcc_enable(void *const hw)
{
    4354:	b580      	push	{r7, lr}
    4356:	b082      	sub	sp, #8
    4358:	af00      	add	r7, sp, #0
    435a:	6078      	str	r0, [r7, #4]
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_ENABLE);
    435c:	2102      	movs	r1, #2
    435e:	6878      	ldr	r0, [r7, #4]
    4360:	4b04      	ldr	r3, [pc, #16]	; (4374 <tcc_enable+0x20>)
    4362:	4798      	blx	r3
	hri_tcc_set_CTRLA_ENABLE_bit(hw);
    4364:	6878      	ldr	r0, [r7, #4]
    4366:	4b04      	ldr	r3, [pc, #16]	; (4378 <tcc_enable+0x24>)
    4368:	4798      	blx	r3
}
    436a:	bf00      	nop
    436c:	3708      	adds	r7, #8
    436e:	46bd      	mov	sp, r7
    4370:	bd80      	pop	{r7, pc}
    4372:	bf00      	nop
    4374:	0000426d 	.word	0x0000426d
    4378:	000042ad 	.word	0x000042ad

0000437c <tcc_disable>:

void tcc_disable(void *const hw)
{
    437c:	b580      	push	{r7, lr}
    437e:	b082      	sub	sp, #8
    4380:	af00      	add	r7, sp, #0
    4382:	6078      	str	r0, [r7, #4]
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_ENABLE);
    4384:	2102      	movs	r1, #2
    4386:	6878      	ldr	r0, [r7, #4]
    4388:	4b04      	ldr	r3, [pc, #16]	; (439c <tcc_disable+0x20>)
    438a:	4798      	blx	r3
	hri_tcc_clear_CTRLA_ENABLE_bit(hw);
    438c:	6878      	ldr	r0, [r7, #4]
    438e:	4b04      	ldr	r3, [pc, #16]	; (43a0 <tcc_disable+0x24>)
    4390:	4798      	blx	r3
}
    4392:	bf00      	nop
    4394:	3708      	adds	r7, #8
    4396:	46bd      	mov	sp, r7
    4398:	bd80      	pop	{r7, pc}
    439a:	bf00      	nop
    439c:	0000426d 	.word	0x0000426d
    43a0:	000042d5 	.word	0x000042d5

000043a4 <tcc_set_compare_value>:
	hri_tcc_write_WAVE_WAVEGEN_bf(hw, wavegen);
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_WAVE);
}

void tcc_set_compare_value(void *const hw, uint32_t value, uint8_t channel_index)
{
    43a4:	b580      	push	{r7, lr}
    43a6:	b084      	sub	sp, #16
    43a8:	af00      	add	r7, sp, #0
    43aa:	60f8      	str	r0, [r7, #12]
    43ac:	60b9      	str	r1, [r7, #8]
    43ae:	4613      	mov	r3, r2
    43b0:	71fb      	strb	r3, [r7, #7]
	hri_tcc_write_CC_reg(hw, channel_index, value);
    43b2:	79fb      	ldrb	r3, [r7, #7]
    43b4:	68ba      	ldr	r2, [r7, #8]
    43b6:	4619      	mov	r1, r3
    43b8:	68f8      	ldr	r0, [r7, #12]
    43ba:	4b08      	ldr	r3, [pc, #32]	; (43dc <tcc_set_compare_value+0x38>)
    43bc:	4798      	blx	r3
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_CC(1 << channel_index));
    43be:	79fb      	ldrb	r3, [r7, #7]
    43c0:	2201      	movs	r2, #1
    43c2:	fa02 f303 	lsl.w	r3, r2, r3
    43c6:	021b      	lsls	r3, r3, #8
    43c8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
    43cc:	4619      	mov	r1, r3
    43ce:	68f8      	ldr	r0, [r7, #12]
    43d0:	4b03      	ldr	r3, [pc, #12]	; (43e0 <tcc_set_compare_value+0x3c>)
    43d2:	4798      	blx	r3
}
    43d4:	bf00      	nop
    43d6:	3710      	adds	r7, #16
    43d8:	46bd      	mov	sp, r7
    43da:	bd80      	pop	{r7, pc}
    43dc:	00004321 	.word	0x00004321
    43e0:	0000426d 	.word	0x0000426d

000043e4 <tcc_set_period_value>:
{
	hri_tcc_write_CCBUF_reg(hw, channel_index, value);
}

void tcc_set_period_value(void *const hw, uint32_t value)
{
    43e4:	b580      	push	{r7, lr}
    43e6:	b082      	sub	sp, #8
    43e8:	af00      	add	r7, sp, #0
    43ea:	6078      	str	r0, [r7, #4]
    43ec:	6039      	str	r1, [r7, #0]
	hri_tcc_write_PER_reg(hw, value);
    43ee:	6839      	ldr	r1, [r7, #0]
    43f0:	6878      	ldr	r0, [r7, #4]
    43f2:	4b05      	ldr	r3, [pc, #20]	; (4408 <tcc_set_period_value+0x24>)
    43f4:	4798      	blx	r3
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_PER);
    43f6:	2180      	movs	r1, #128	; 0x80
    43f8:	6878      	ldr	r0, [r7, #4]
    43fa:	4b04      	ldr	r3, [pc, #16]	; (440c <tcc_set_period_value+0x28>)
    43fc:	4798      	blx	r3
}
    43fe:	bf00      	nop
    4400:	3708      	adds	r7, #8
    4402:	46bd      	mov	sp, r7
    4404:	bd80      	pop	{r7, pc}
    4406:	bf00      	nop
    4408:	000042fd 	.word	0x000042fd
    440c:	0000426d 	.word	0x0000426d

00004410 <TCC0_1_Handler>:
/**
 * \brief TCC0 Match 0 interrupt handler
 * Refer Datasheet and DFP to see other TCC0 handlers
 */
void TCC0_1_Handler(void)
{
    4410:	b580      	push	{r7, lr}
    4412:	af00      	add	r7, sp, #0
	hri_tcc_clear_INTFLAG_reg(TCC0, TCC_INTFLAG_MC0);
    4414:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    4418:	4804      	ldr	r0, [pc, #16]	; (442c <TCC0_1_Handler+0x1c>)
    441a:	4b05      	ldr	r3, [pc, #20]	; (4430 <TCC0_1_Handler+0x20>)
    441c:	4798      	blx	r3
	tcc_cb.pwm_mc0_cb(TCC0);
    441e:	4b05      	ldr	r3, [pc, #20]	; (4434 <TCC0_1_Handler+0x24>)
    4420:	681b      	ldr	r3, [r3, #0]
    4422:	4802      	ldr	r0, [pc, #8]	; (442c <TCC0_1_Handler+0x1c>)
    4424:	4798      	blx	r3
}
    4426:	bf00      	nop
    4428:	bd80      	pop	{r7, pc}
    442a:	bf00      	nop
    442c:	41016000 	.word	0x41016000
    4430:	00004291 	.word	0x00004291
    4434:	2000026c 	.word	0x2000026c

00004438 <p_speed_control>:
 
 // define the duty cycle to be produced by the micro controller
 float dutycycle_speed = 0.0;

int8_t p_speed_control(int32_t current_speed, int32_t target_speed)
{
    4438:	b480      	push	{r7}
    443a:	b087      	sub	sp, #28
    443c:	af00      	add	r7, sp, #0
    443e:	60f8      	str	r0, [r7, #12]
    4440:	60b9      	str	r1, [r7, #8]
	volatile float current_error;
	
	volatile float P_term = 0.0;
    4442:	f04f 0300 	mov.w	r3, #0
    4446:	613b      	str	r3, [r7, #16]
	
	current_error = target_speed - current_speed;
    4448:	68ba      	ldr	r2, [r7, #8]
    444a:	68fb      	ldr	r3, [r7, #12]
    444c:	1ad3      	subs	r3, r2, r3
    444e:	ee07 3a90 	vmov	s15, r3
    4452:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4456:	edc7 7a05 	vstr	s15, [r7, #20]
	P_error = current_error;
    445a:	697b      	ldr	r3, [r7, #20]
    445c:	4a1c      	ldr	r2, [pc, #112]	; (44d0 <p_speed_control+0x98>)
    445e:	6013      	str	r3, [r2, #0]
	
	P_term = Kp_speed*P_error;
    4460:	4b1c      	ldr	r3, [pc, #112]	; (44d4 <p_speed_control+0x9c>)
    4462:	ed93 7a00 	vldr	s14, [r3]
    4466:	4b1a      	ldr	r3, [pc, #104]	; (44d0 <p_speed_control+0x98>)
    4468:	edd3 7a00 	vldr	s15, [r3]
    446c:	ee67 7a27 	vmul.f32	s15, s14, s15
    4470:	edc7 7a04 	vstr	s15, [r7, #16]
	
	dutycycle_speed = P_term;
    4474:	693b      	ldr	r3, [r7, #16]
    4476:	4a18      	ldr	r2, [pc, #96]	; (44d8 <p_speed_control+0xa0>)
    4478:	6013      	str	r3, [r2, #0]
	
	if (dutycycle_speed > 100)
    447a:	4b17      	ldr	r3, [pc, #92]	; (44d8 <p_speed_control+0xa0>)
    447c:	edd3 7a00 	vldr	s15, [r3]
    4480:	ed9f 7a16 	vldr	s14, [pc, #88]	; 44dc <p_speed_control+0xa4>
    4484:	eef4 7ac7 	vcmpe.f32	s15, s14
    4488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    448c:	dd03      	ble.n	4496 <p_speed_control+0x5e>
	{
		dutycycle_speed = 100;
    448e:	4b12      	ldr	r3, [pc, #72]	; (44d8 <p_speed_control+0xa0>)
    4490:	4a13      	ldr	r2, [pc, #76]	; (44e0 <p_speed_control+0xa8>)
    4492:	601a      	str	r2, [r3, #0]
    4494:	e00c      	b.n	44b0 <p_speed_control+0x78>
	}
	else if (dutycycle_speed <= -100)    //Only output dutycycle between zero and 100%!!
    4496:	4b10      	ldr	r3, [pc, #64]	; (44d8 <p_speed_control+0xa0>)
    4498:	edd3 7a00 	vldr	s15, [r3]
    449c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 44e4 <p_speed_control+0xac>
    44a0:	eef4 7ac7 	vcmpe.f32	s15, s14
    44a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    44a8:	d802      	bhi.n	44b0 <p_speed_control+0x78>
	{
		dutycycle_speed = -100;
    44aa:	4b0b      	ldr	r3, [pc, #44]	; (44d8 <p_speed_control+0xa0>)
    44ac:	4a0e      	ldr	r2, [pc, #56]	; (44e8 <p_speed_control+0xb0>)
    44ae:	601a      	str	r2, [r3, #0]
	}
	
	//size_t debug_length = sprintf(debug, "dutycycle_speed = %ld\n",dutycycle_speed);
	//io_write(&USART_0.io, debug, debug_length);
	
	return dutycycle_speed;
    44b0:	4b09      	ldr	r3, [pc, #36]	; (44d8 <p_speed_control+0xa0>)
    44b2:	edd3 7a00 	vldr	s15, [r3]
    44b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    44ba:	edc7 7a01 	vstr	s15, [r7, #4]
    44be:	793b      	ldrb	r3, [r7, #4]
    44c0:	b25b      	sxtb	r3, r3
    44c2:	4618      	mov	r0, r3
    44c4:	371c      	adds	r7, #28
    44c6:	46bd      	mov	sp, r7
    44c8:	f85d 7b04 	ldr.w	r7, [sp], #4
    44cc:	4770      	bx	lr
    44ce:	bf00      	nop
    44d0:	2000018c 	.word	0x2000018c
    44d4:	20000044 	.word	0x20000044
    44d8:	20000190 	.word	0x20000190
    44dc:	42c80000 	.word	0x42c80000
    44e0:	42c80000 	.word	0x42c80000
    44e4:	c2c80000 	.word	0xc2c80000
    44e8:	c2c80000 	.word	0xc2c80000

000044ec <__aeabi_drsub>:
    44ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    44f0:	e002      	b.n	44f8 <__adddf3>
    44f2:	bf00      	nop

000044f4 <__aeabi_dsub>:
    44f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000044f8 <__adddf3>:
    44f8:	b530      	push	{r4, r5, lr}
    44fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
    44fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
    4502:	ea94 0f05 	teq	r4, r5
    4506:	bf08      	it	eq
    4508:	ea90 0f02 	teqeq	r0, r2
    450c:	bf1f      	itttt	ne
    450e:	ea54 0c00 	orrsne.w	ip, r4, r0
    4512:	ea55 0c02 	orrsne.w	ip, r5, r2
    4516:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    451a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    451e:	f000 80e2 	beq.w	46e6 <__adddf3+0x1ee>
    4522:	ea4f 5454 	mov.w	r4, r4, lsr #21
    4526:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    452a:	bfb8      	it	lt
    452c:	426d      	neglt	r5, r5
    452e:	dd0c      	ble.n	454a <__adddf3+0x52>
    4530:	442c      	add	r4, r5
    4532:	ea80 0202 	eor.w	r2, r0, r2
    4536:	ea81 0303 	eor.w	r3, r1, r3
    453a:	ea82 0000 	eor.w	r0, r2, r0
    453e:	ea83 0101 	eor.w	r1, r3, r1
    4542:	ea80 0202 	eor.w	r2, r0, r2
    4546:	ea81 0303 	eor.w	r3, r1, r3
    454a:	2d36      	cmp	r5, #54	; 0x36
    454c:	bf88      	it	hi
    454e:	bd30      	pophi	{r4, r5, pc}
    4550:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    4554:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4558:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    455c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    4560:	d002      	beq.n	4568 <__adddf3+0x70>
    4562:	4240      	negs	r0, r0
    4564:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    4568:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    456c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    4570:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    4574:	d002      	beq.n	457c <__adddf3+0x84>
    4576:	4252      	negs	r2, r2
    4578:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    457c:	ea94 0f05 	teq	r4, r5
    4580:	f000 80a7 	beq.w	46d2 <__adddf3+0x1da>
    4584:	f1a4 0401 	sub.w	r4, r4, #1
    4588:	f1d5 0e20 	rsbs	lr, r5, #32
    458c:	db0d      	blt.n	45aa <__adddf3+0xb2>
    458e:	fa02 fc0e 	lsl.w	ip, r2, lr
    4592:	fa22 f205 	lsr.w	r2, r2, r5
    4596:	1880      	adds	r0, r0, r2
    4598:	f141 0100 	adc.w	r1, r1, #0
    459c:	fa03 f20e 	lsl.w	r2, r3, lr
    45a0:	1880      	adds	r0, r0, r2
    45a2:	fa43 f305 	asr.w	r3, r3, r5
    45a6:	4159      	adcs	r1, r3
    45a8:	e00e      	b.n	45c8 <__adddf3+0xd0>
    45aa:	f1a5 0520 	sub.w	r5, r5, #32
    45ae:	f10e 0e20 	add.w	lr, lr, #32
    45b2:	2a01      	cmp	r2, #1
    45b4:	fa03 fc0e 	lsl.w	ip, r3, lr
    45b8:	bf28      	it	cs
    45ba:	f04c 0c02 	orrcs.w	ip, ip, #2
    45be:	fa43 f305 	asr.w	r3, r3, r5
    45c2:	18c0      	adds	r0, r0, r3
    45c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    45c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    45cc:	d507      	bpl.n	45de <__adddf3+0xe6>
    45ce:	f04f 0e00 	mov.w	lr, #0
    45d2:	f1dc 0c00 	rsbs	ip, ip, #0
    45d6:	eb7e 0000 	sbcs.w	r0, lr, r0
    45da:	eb6e 0101 	sbc.w	r1, lr, r1
    45de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    45e2:	d31b      	bcc.n	461c <__adddf3+0x124>
    45e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    45e8:	d30c      	bcc.n	4604 <__adddf3+0x10c>
    45ea:	0849      	lsrs	r1, r1, #1
    45ec:	ea5f 0030 	movs.w	r0, r0, rrx
    45f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
    45f4:	f104 0401 	add.w	r4, r4, #1
    45f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
    45fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    4600:	f080 809a 	bcs.w	4738 <__adddf3+0x240>
    4604:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    4608:	bf08      	it	eq
    460a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    460e:	f150 0000 	adcs.w	r0, r0, #0
    4612:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    4616:	ea41 0105 	orr.w	r1, r1, r5
    461a:	bd30      	pop	{r4, r5, pc}
    461c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    4620:	4140      	adcs	r0, r0
    4622:	eb41 0101 	adc.w	r1, r1, r1
    4626:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    462a:	f1a4 0401 	sub.w	r4, r4, #1
    462e:	d1e9      	bne.n	4604 <__adddf3+0x10c>
    4630:	f091 0f00 	teq	r1, #0
    4634:	bf04      	itt	eq
    4636:	4601      	moveq	r1, r0
    4638:	2000      	moveq	r0, #0
    463a:	fab1 f381 	clz	r3, r1
    463e:	bf08      	it	eq
    4640:	3320      	addeq	r3, #32
    4642:	f1a3 030b 	sub.w	r3, r3, #11
    4646:	f1b3 0220 	subs.w	r2, r3, #32
    464a:	da0c      	bge.n	4666 <__adddf3+0x16e>
    464c:	320c      	adds	r2, #12
    464e:	dd08      	ble.n	4662 <__adddf3+0x16a>
    4650:	f102 0c14 	add.w	ip, r2, #20
    4654:	f1c2 020c 	rsb	r2, r2, #12
    4658:	fa01 f00c 	lsl.w	r0, r1, ip
    465c:	fa21 f102 	lsr.w	r1, r1, r2
    4660:	e00c      	b.n	467c <__adddf3+0x184>
    4662:	f102 0214 	add.w	r2, r2, #20
    4666:	bfd8      	it	le
    4668:	f1c2 0c20 	rsble	ip, r2, #32
    466c:	fa01 f102 	lsl.w	r1, r1, r2
    4670:	fa20 fc0c 	lsr.w	ip, r0, ip
    4674:	bfdc      	itt	le
    4676:	ea41 010c 	orrle.w	r1, r1, ip
    467a:	4090      	lslle	r0, r2
    467c:	1ae4      	subs	r4, r4, r3
    467e:	bfa2      	ittt	ge
    4680:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    4684:	4329      	orrge	r1, r5
    4686:	bd30      	popge	{r4, r5, pc}
    4688:	ea6f 0404 	mvn.w	r4, r4
    468c:	3c1f      	subs	r4, #31
    468e:	da1c      	bge.n	46ca <__adddf3+0x1d2>
    4690:	340c      	adds	r4, #12
    4692:	dc0e      	bgt.n	46b2 <__adddf3+0x1ba>
    4694:	f104 0414 	add.w	r4, r4, #20
    4698:	f1c4 0220 	rsb	r2, r4, #32
    469c:	fa20 f004 	lsr.w	r0, r0, r4
    46a0:	fa01 f302 	lsl.w	r3, r1, r2
    46a4:	ea40 0003 	orr.w	r0, r0, r3
    46a8:	fa21 f304 	lsr.w	r3, r1, r4
    46ac:	ea45 0103 	orr.w	r1, r5, r3
    46b0:	bd30      	pop	{r4, r5, pc}
    46b2:	f1c4 040c 	rsb	r4, r4, #12
    46b6:	f1c4 0220 	rsb	r2, r4, #32
    46ba:	fa20 f002 	lsr.w	r0, r0, r2
    46be:	fa01 f304 	lsl.w	r3, r1, r4
    46c2:	ea40 0003 	orr.w	r0, r0, r3
    46c6:	4629      	mov	r1, r5
    46c8:	bd30      	pop	{r4, r5, pc}
    46ca:	fa21 f004 	lsr.w	r0, r1, r4
    46ce:	4629      	mov	r1, r5
    46d0:	bd30      	pop	{r4, r5, pc}
    46d2:	f094 0f00 	teq	r4, #0
    46d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    46da:	bf06      	itte	eq
    46dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    46e0:	3401      	addeq	r4, #1
    46e2:	3d01      	subne	r5, #1
    46e4:	e74e      	b.n	4584 <__adddf3+0x8c>
    46e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    46ea:	bf18      	it	ne
    46ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    46f0:	d029      	beq.n	4746 <__adddf3+0x24e>
    46f2:	ea94 0f05 	teq	r4, r5
    46f6:	bf08      	it	eq
    46f8:	ea90 0f02 	teqeq	r0, r2
    46fc:	d005      	beq.n	470a <__adddf3+0x212>
    46fe:	ea54 0c00 	orrs.w	ip, r4, r0
    4702:	bf04      	itt	eq
    4704:	4619      	moveq	r1, r3
    4706:	4610      	moveq	r0, r2
    4708:	bd30      	pop	{r4, r5, pc}
    470a:	ea91 0f03 	teq	r1, r3
    470e:	bf1e      	ittt	ne
    4710:	2100      	movne	r1, #0
    4712:	2000      	movne	r0, #0
    4714:	bd30      	popne	{r4, r5, pc}
    4716:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    471a:	d105      	bne.n	4728 <__adddf3+0x230>
    471c:	0040      	lsls	r0, r0, #1
    471e:	4149      	adcs	r1, r1
    4720:	bf28      	it	cs
    4722:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    4726:	bd30      	pop	{r4, r5, pc}
    4728:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    472c:	bf3c      	itt	cc
    472e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    4732:	bd30      	popcc	{r4, r5, pc}
    4734:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    4738:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    473c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    4740:	f04f 0000 	mov.w	r0, #0
    4744:	bd30      	pop	{r4, r5, pc}
    4746:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    474a:	bf1a      	itte	ne
    474c:	4619      	movne	r1, r3
    474e:	4610      	movne	r0, r2
    4750:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    4754:	bf1c      	itt	ne
    4756:	460b      	movne	r3, r1
    4758:	4602      	movne	r2, r0
    475a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    475e:	bf06      	itte	eq
    4760:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    4764:	ea91 0f03 	teqeq	r1, r3
    4768:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    476c:	bd30      	pop	{r4, r5, pc}
    476e:	bf00      	nop

00004770 <__aeabi_ui2d>:
    4770:	f090 0f00 	teq	r0, #0
    4774:	bf04      	itt	eq
    4776:	2100      	moveq	r1, #0
    4778:	4770      	bxeq	lr
    477a:	b530      	push	{r4, r5, lr}
    477c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    4780:	f104 0432 	add.w	r4, r4, #50	; 0x32
    4784:	f04f 0500 	mov.w	r5, #0
    4788:	f04f 0100 	mov.w	r1, #0
    478c:	e750      	b.n	4630 <__adddf3+0x138>
    478e:	bf00      	nop

00004790 <__aeabi_i2d>:
    4790:	f090 0f00 	teq	r0, #0
    4794:	bf04      	itt	eq
    4796:	2100      	moveq	r1, #0
    4798:	4770      	bxeq	lr
    479a:	b530      	push	{r4, r5, lr}
    479c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    47a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    47a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    47a8:	bf48      	it	mi
    47aa:	4240      	negmi	r0, r0
    47ac:	f04f 0100 	mov.w	r1, #0
    47b0:	e73e      	b.n	4630 <__adddf3+0x138>
    47b2:	bf00      	nop

000047b4 <__aeabi_f2d>:
    47b4:	0042      	lsls	r2, r0, #1
    47b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
    47ba:	ea4f 0131 	mov.w	r1, r1, rrx
    47be:	ea4f 7002 	mov.w	r0, r2, lsl #28
    47c2:	bf1f      	itttt	ne
    47c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    47c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    47cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    47d0:	4770      	bxne	lr
    47d2:	f092 0f00 	teq	r2, #0
    47d6:	bf14      	ite	ne
    47d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    47dc:	4770      	bxeq	lr
    47de:	b530      	push	{r4, r5, lr}
    47e0:	f44f 7460 	mov.w	r4, #896	; 0x380
    47e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    47e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    47ec:	e720      	b.n	4630 <__adddf3+0x138>
    47ee:	bf00      	nop

000047f0 <__aeabi_ul2d>:
    47f0:	ea50 0201 	orrs.w	r2, r0, r1
    47f4:	bf08      	it	eq
    47f6:	4770      	bxeq	lr
    47f8:	b530      	push	{r4, r5, lr}
    47fa:	f04f 0500 	mov.w	r5, #0
    47fe:	e00a      	b.n	4816 <__aeabi_l2d+0x16>

00004800 <__aeabi_l2d>:
    4800:	ea50 0201 	orrs.w	r2, r0, r1
    4804:	bf08      	it	eq
    4806:	4770      	bxeq	lr
    4808:	b530      	push	{r4, r5, lr}
    480a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    480e:	d502      	bpl.n	4816 <__aeabi_l2d+0x16>
    4810:	4240      	negs	r0, r0
    4812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    4816:	f44f 6480 	mov.w	r4, #1024	; 0x400
    481a:	f104 0432 	add.w	r4, r4, #50	; 0x32
    481e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    4822:	f43f aedc 	beq.w	45de <__adddf3+0xe6>
    4826:	f04f 0203 	mov.w	r2, #3
    482a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    482e:	bf18      	it	ne
    4830:	3203      	addne	r2, #3
    4832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    4836:	bf18      	it	ne
    4838:	3203      	addne	r2, #3
    483a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    483e:	f1c2 0320 	rsb	r3, r2, #32
    4842:	fa00 fc03 	lsl.w	ip, r0, r3
    4846:	fa20 f002 	lsr.w	r0, r0, r2
    484a:	fa01 fe03 	lsl.w	lr, r1, r3
    484e:	ea40 000e 	orr.w	r0, r0, lr
    4852:	fa21 f102 	lsr.w	r1, r1, r2
    4856:	4414      	add	r4, r2
    4858:	e6c1      	b.n	45de <__adddf3+0xe6>
    485a:	bf00      	nop

0000485c <__aeabi_dmul>:
    485c:	b570      	push	{r4, r5, r6, lr}
    485e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    4862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    4866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    486a:	bf1d      	ittte	ne
    486c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    4870:	ea94 0f0c 	teqne	r4, ip
    4874:	ea95 0f0c 	teqne	r5, ip
    4878:	f000 f8de 	bleq	4a38 <__aeabi_dmul+0x1dc>
    487c:	442c      	add	r4, r5
    487e:	ea81 0603 	eor.w	r6, r1, r3
    4882:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    4886:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    488a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    488e:	bf18      	it	ne
    4890:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    4894:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4898:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    489c:	d038      	beq.n	4910 <__aeabi_dmul+0xb4>
    489e:	fba0 ce02 	umull	ip, lr, r0, r2
    48a2:	f04f 0500 	mov.w	r5, #0
    48a6:	fbe1 e502 	umlal	lr, r5, r1, r2
    48aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    48ae:	fbe0 e503 	umlal	lr, r5, r0, r3
    48b2:	f04f 0600 	mov.w	r6, #0
    48b6:	fbe1 5603 	umlal	r5, r6, r1, r3
    48ba:	f09c 0f00 	teq	ip, #0
    48be:	bf18      	it	ne
    48c0:	f04e 0e01 	orrne.w	lr, lr, #1
    48c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    48c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    48cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    48d0:	d204      	bcs.n	48dc <__aeabi_dmul+0x80>
    48d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    48d6:	416d      	adcs	r5, r5
    48d8:	eb46 0606 	adc.w	r6, r6, r6
    48dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    48e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    48e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    48e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    48ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    48f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    48f4:	bf88      	it	hi
    48f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    48fa:	d81e      	bhi.n	493a <__aeabi_dmul+0xde>
    48fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    4900:	bf08      	it	eq
    4902:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    4906:	f150 0000 	adcs.w	r0, r0, #0
    490a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    490e:	bd70      	pop	{r4, r5, r6, pc}
    4910:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    4914:	ea46 0101 	orr.w	r1, r6, r1
    4918:	ea40 0002 	orr.w	r0, r0, r2
    491c:	ea81 0103 	eor.w	r1, r1, r3
    4920:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    4924:	bfc2      	ittt	gt
    4926:	ebd4 050c 	rsbsgt	r5, r4, ip
    492a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    492e:	bd70      	popgt	{r4, r5, r6, pc}
    4930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4934:	f04f 0e00 	mov.w	lr, #0
    4938:	3c01      	subs	r4, #1
    493a:	f300 80ab 	bgt.w	4a94 <__aeabi_dmul+0x238>
    493e:	f114 0f36 	cmn.w	r4, #54	; 0x36
    4942:	bfde      	ittt	le
    4944:	2000      	movle	r0, #0
    4946:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    494a:	bd70      	pople	{r4, r5, r6, pc}
    494c:	f1c4 0400 	rsb	r4, r4, #0
    4950:	3c20      	subs	r4, #32
    4952:	da35      	bge.n	49c0 <__aeabi_dmul+0x164>
    4954:	340c      	adds	r4, #12
    4956:	dc1b      	bgt.n	4990 <__aeabi_dmul+0x134>
    4958:	f104 0414 	add.w	r4, r4, #20
    495c:	f1c4 0520 	rsb	r5, r4, #32
    4960:	fa00 f305 	lsl.w	r3, r0, r5
    4964:	fa20 f004 	lsr.w	r0, r0, r4
    4968:	fa01 f205 	lsl.w	r2, r1, r5
    496c:	ea40 0002 	orr.w	r0, r0, r2
    4970:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    4974:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4978:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    497c:	fa21 f604 	lsr.w	r6, r1, r4
    4980:	eb42 0106 	adc.w	r1, r2, r6
    4984:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4988:	bf08      	it	eq
    498a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    498e:	bd70      	pop	{r4, r5, r6, pc}
    4990:	f1c4 040c 	rsb	r4, r4, #12
    4994:	f1c4 0520 	rsb	r5, r4, #32
    4998:	fa00 f304 	lsl.w	r3, r0, r4
    499c:	fa20 f005 	lsr.w	r0, r0, r5
    49a0:	fa01 f204 	lsl.w	r2, r1, r4
    49a4:	ea40 0002 	orr.w	r0, r0, r2
    49a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    49ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    49b0:	f141 0100 	adc.w	r1, r1, #0
    49b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    49b8:	bf08      	it	eq
    49ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    49be:	bd70      	pop	{r4, r5, r6, pc}
    49c0:	f1c4 0520 	rsb	r5, r4, #32
    49c4:	fa00 f205 	lsl.w	r2, r0, r5
    49c8:	ea4e 0e02 	orr.w	lr, lr, r2
    49cc:	fa20 f304 	lsr.w	r3, r0, r4
    49d0:	fa01 f205 	lsl.w	r2, r1, r5
    49d4:	ea43 0302 	orr.w	r3, r3, r2
    49d8:	fa21 f004 	lsr.w	r0, r1, r4
    49dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    49e0:	fa21 f204 	lsr.w	r2, r1, r4
    49e4:	ea20 0002 	bic.w	r0, r0, r2
    49e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    49ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    49f0:	bf08      	it	eq
    49f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    49f6:	bd70      	pop	{r4, r5, r6, pc}
    49f8:	f094 0f00 	teq	r4, #0
    49fc:	d10f      	bne.n	4a1e <__aeabi_dmul+0x1c2>
    49fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    4a02:	0040      	lsls	r0, r0, #1
    4a04:	eb41 0101 	adc.w	r1, r1, r1
    4a08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4a0c:	bf08      	it	eq
    4a0e:	3c01      	subeq	r4, #1
    4a10:	d0f7      	beq.n	4a02 <__aeabi_dmul+0x1a6>
    4a12:	ea41 0106 	orr.w	r1, r1, r6
    4a16:	f095 0f00 	teq	r5, #0
    4a1a:	bf18      	it	ne
    4a1c:	4770      	bxne	lr
    4a1e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    4a22:	0052      	lsls	r2, r2, #1
    4a24:	eb43 0303 	adc.w	r3, r3, r3
    4a28:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    4a2c:	bf08      	it	eq
    4a2e:	3d01      	subeq	r5, #1
    4a30:	d0f7      	beq.n	4a22 <__aeabi_dmul+0x1c6>
    4a32:	ea43 0306 	orr.w	r3, r3, r6
    4a36:	4770      	bx	lr
    4a38:	ea94 0f0c 	teq	r4, ip
    4a3c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    4a40:	bf18      	it	ne
    4a42:	ea95 0f0c 	teqne	r5, ip
    4a46:	d00c      	beq.n	4a62 <__aeabi_dmul+0x206>
    4a48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4a4c:	bf18      	it	ne
    4a4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4a52:	d1d1      	bne.n	49f8 <__aeabi_dmul+0x19c>
    4a54:	ea81 0103 	eor.w	r1, r1, r3
    4a58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4a5c:	f04f 0000 	mov.w	r0, #0
    4a60:	bd70      	pop	{r4, r5, r6, pc}
    4a62:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4a66:	bf06      	itte	eq
    4a68:	4610      	moveq	r0, r2
    4a6a:	4619      	moveq	r1, r3
    4a6c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4a70:	d019      	beq.n	4aa6 <__aeabi_dmul+0x24a>
    4a72:	ea94 0f0c 	teq	r4, ip
    4a76:	d102      	bne.n	4a7e <__aeabi_dmul+0x222>
    4a78:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    4a7c:	d113      	bne.n	4aa6 <__aeabi_dmul+0x24a>
    4a7e:	ea95 0f0c 	teq	r5, ip
    4a82:	d105      	bne.n	4a90 <__aeabi_dmul+0x234>
    4a84:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    4a88:	bf1c      	itt	ne
    4a8a:	4610      	movne	r0, r2
    4a8c:	4619      	movne	r1, r3
    4a8e:	d10a      	bne.n	4aa6 <__aeabi_dmul+0x24a>
    4a90:	ea81 0103 	eor.w	r1, r1, r3
    4a94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4a98:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    4a9c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    4aa0:	f04f 0000 	mov.w	r0, #0
    4aa4:	bd70      	pop	{r4, r5, r6, pc}
    4aa6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    4aaa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    4aae:	bd70      	pop	{r4, r5, r6, pc}

00004ab0 <__aeabi_ddiv>:
    4ab0:	b570      	push	{r4, r5, r6, lr}
    4ab2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    4ab6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    4aba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    4abe:	bf1d      	ittte	ne
    4ac0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    4ac4:	ea94 0f0c 	teqne	r4, ip
    4ac8:	ea95 0f0c 	teqne	r5, ip
    4acc:	f000 f8a7 	bleq	4c1e <__aeabi_ddiv+0x16e>
    4ad0:	eba4 0405 	sub.w	r4, r4, r5
    4ad4:	ea81 0e03 	eor.w	lr, r1, r3
    4ad8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    4adc:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4ae0:	f000 8088 	beq.w	4bf4 <__aeabi_ddiv+0x144>
    4ae4:	ea4f 3303 	mov.w	r3, r3, lsl #12
    4ae8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    4aec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    4af0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    4af4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    4af8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    4afc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    4b00:	ea4f 2600 	mov.w	r6, r0, lsl #8
    4b04:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    4b08:	429d      	cmp	r5, r3
    4b0a:	bf08      	it	eq
    4b0c:	4296      	cmpeq	r6, r2
    4b0e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    4b12:	f504 7440 	add.w	r4, r4, #768	; 0x300
    4b16:	d202      	bcs.n	4b1e <__aeabi_ddiv+0x6e>
    4b18:	085b      	lsrs	r3, r3, #1
    4b1a:	ea4f 0232 	mov.w	r2, r2, rrx
    4b1e:	1ab6      	subs	r6, r6, r2
    4b20:	eb65 0503 	sbc.w	r5, r5, r3
    4b24:	085b      	lsrs	r3, r3, #1
    4b26:	ea4f 0232 	mov.w	r2, r2, rrx
    4b2a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    4b2e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    4b32:	ebb6 0e02 	subs.w	lr, r6, r2
    4b36:	eb75 0e03 	sbcs.w	lr, r5, r3
    4b3a:	bf22      	ittt	cs
    4b3c:	1ab6      	subcs	r6, r6, r2
    4b3e:	4675      	movcs	r5, lr
    4b40:	ea40 000c 	orrcs.w	r0, r0, ip
    4b44:	085b      	lsrs	r3, r3, #1
    4b46:	ea4f 0232 	mov.w	r2, r2, rrx
    4b4a:	ebb6 0e02 	subs.w	lr, r6, r2
    4b4e:	eb75 0e03 	sbcs.w	lr, r5, r3
    4b52:	bf22      	ittt	cs
    4b54:	1ab6      	subcs	r6, r6, r2
    4b56:	4675      	movcs	r5, lr
    4b58:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    4b5c:	085b      	lsrs	r3, r3, #1
    4b5e:	ea4f 0232 	mov.w	r2, r2, rrx
    4b62:	ebb6 0e02 	subs.w	lr, r6, r2
    4b66:	eb75 0e03 	sbcs.w	lr, r5, r3
    4b6a:	bf22      	ittt	cs
    4b6c:	1ab6      	subcs	r6, r6, r2
    4b6e:	4675      	movcs	r5, lr
    4b70:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    4b74:	085b      	lsrs	r3, r3, #1
    4b76:	ea4f 0232 	mov.w	r2, r2, rrx
    4b7a:	ebb6 0e02 	subs.w	lr, r6, r2
    4b7e:	eb75 0e03 	sbcs.w	lr, r5, r3
    4b82:	bf22      	ittt	cs
    4b84:	1ab6      	subcs	r6, r6, r2
    4b86:	4675      	movcs	r5, lr
    4b88:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    4b8c:	ea55 0e06 	orrs.w	lr, r5, r6
    4b90:	d018      	beq.n	4bc4 <__aeabi_ddiv+0x114>
    4b92:	ea4f 1505 	mov.w	r5, r5, lsl #4
    4b96:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    4b9a:	ea4f 1606 	mov.w	r6, r6, lsl #4
    4b9e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4ba2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    4ba6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    4baa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    4bae:	d1c0      	bne.n	4b32 <__aeabi_ddiv+0x82>
    4bb0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4bb4:	d10b      	bne.n	4bce <__aeabi_ddiv+0x11e>
    4bb6:	ea41 0100 	orr.w	r1, r1, r0
    4bba:	f04f 0000 	mov.w	r0, #0
    4bbe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    4bc2:	e7b6      	b.n	4b32 <__aeabi_ddiv+0x82>
    4bc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4bc8:	bf04      	itt	eq
    4bca:	4301      	orreq	r1, r0
    4bcc:	2000      	moveq	r0, #0
    4bce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    4bd2:	bf88      	it	hi
    4bd4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    4bd8:	f63f aeaf 	bhi.w	493a <__aeabi_dmul+0xde>
    4bdc:	ebb5 0c03 	subs.w	ip, r5, r3
    4be0:	bf04      	itt	eq
    4be2:	ebb6 0c02 	subseq.w	ip, r6, r2
    4be6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    4bea:	f150 0000 	adcs.w	r0, r0, #0
    4bee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    4bf2:	bd70      	pop	{r4, r5, r6, pc}
    4bf4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    4bf8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    4bfc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    4c00:	bfc2      	ittt	gt
    4c02:	ebd4 050c 	rsbsgt	r5, r4, ip
    4c06:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    4c0a:	bd70      	popgt	{r4, r5, r6, pc}
    4c0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4c10:	f04f 0e00 	mov.w	lr, #0
    4c14:	3c01      	subs	r4, #1
    4c16:	e690      	b.n	493a <__aeabi_dmul+0xde>
    4c18:	ea45 0e06 	orr.w	lr, r5, r6
    4c1c:	e68d      	b.n	493a <__aeabi_dmul+0xde>
    4c1e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    4c22:	ea94 0f0c 	teq	r4, ip
    4c26:	bf08      	it	eq
    4c28:	ea95 0f0c 	teqeq	r5, ip
    4c2c:	f43f af3b 	beq.w	4aa6 <__aeabi_dmul+0x24a>
    4c30:	ea94 0f0c 	teq	r4, ip
    4c34:	d10a      	bne.n	4c4c <__aeabi_ddiv+0x19c>
    4c36:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    4c3a:	f47f af34 	bne.w	4aa6 <__aeabi_dmul+0x24a>
    4c3e:	ea95 0f0c 	teq	r5, ip
    4c42:	f47f af25 	bne.w	4a90 <__aeabi_dmul+0x234>
    4c46:	4610      	mov	r0, r2
    4c48:	4619      	mov	r1, r3
    4c4a:	e72c      	b.n	4aa6 <__aeabi_dmul+0x24a>
    4c4c:	ea95 0f0c 	teq	r5, ip
    4c50:	d106      	bne.n	4c60 <__aeabi_ddiv+0x1b0>
    4c52:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    4c56:	f43f aefd 	beq.w	4a54 <__aeabi_dmul+0x1f8>
    4c5a:	4610      	mov	r0, r2
    4c5c:	4619      	mov	r1, r3
    4c5e:	e722      	b.n	4aa6 <__aeabi_dmul+0x24a>
    4c60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4c64:	bf18      	it	ne
    4c66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4c6a:	f47f aec5 	bne.w	49f8 <__aeabi_dmul+0x19c>
    4c6e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    4c72:	f47f af0d 	bne.w	4a90 <__aeabi_dmul+0x234>
    4c76:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    4c7a:	f47f aeeb 	bne.w	4a54 <__aeabi_dmul+0x1f8>
    4c7e:	e712      	b.n	4aa6 <__aeabi_dmul+0x24a>

00004c80 <__aeabi_d2uiz>:
    4c80:	004a      	lsls	r2, r1, #1
    4c82:	d211      	bcs.n	4ca8 <__aeabi_d2uiz+0x28>
    4c84:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    4c88:	d211      	bcs.n	4cae <__aeabi_d2uiz+0x2e>
    4c8a:	d50d      	bpl.n	4ca8 <__aeabi_d2uiz+0x28>
    4c8c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    4c90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    4c94:	d40e      	bmi.n	4cb4 <__aeabi_d2uiz+0x34>
    4c96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    4c9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    4c9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    4ca2:	fa23 f002 	lsr.w	r0, r3, r2
    4ca6:	4770      	bx	lr
    4ca8:	f04f 0000 	mov.w	r0, #0
    4cac:	4770      	bx	lr
    4cae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    4cb2:	d102      	bne.n	4cba <__aeabi_d2uiz+0x3a>
    4cb4:	f04f 30ff 	mov.w	r0, #4294967295
    4cb8:	4770      	bx	lr
    4cba:	f04f 0000 	mov.w	r0, #0
    4cbe:	4770      	bx	lr

00004cc0 <ffs>:
    4cc0:	b140      	cbz	r0, 4cd4 <ffs+0x14>
    4cc2:	2200      	movs	r2, #0
    4cc4:	fa40 f102 	asr.w	r1, r0, r2
    4cc8:	1c53      	adds	r3, r2, #1
    4cca:	07c9      	lsls	r1, r1, #31
    4ccc:	461a      	mov	r2, r3
    4cce:	d5f9      	bpl.n	4cc4 <ffs+0x4>
    4cd0:	4618      	mov	r0, r3
    4cd2:	4770      	bx	lr
    4cd4:	4603      	mov	r3, r0
    4cd6:	e7fb      	b.n	4cd0 <ffs+0x10>

00004cd8 <__libc_init_array>:
    4cd8:	b570      	push	{r4, r5, r6, lr}
    4cda:	4e0d      	ldr	r6, [pc, #52]	; (4d10 <__libc_init_array+0x38>)
    4cdc:	4c0d      	ldr	r4, [pc, #52]	; (4d14 <__libc_init_array+0x3c>)
    4cde:	1ba4      	subs	r4, r4, r6
    4ce0:	10a4      	asrs	r4, r4, #2
    4ce2:	2500      	movs	r5, #0
    4ce4:	42a5      	cmp	r5, r4
    4ce6:	d109      	bne.n	4cfc <__libc_init_array+0x24>
    4ce8:	4e0b      	ldr	r6, [pc, #44]	; (4d18 <__libc_init_array+0x40>)
    4cea:	4c0c      	ldr	r4, [pc, #48]	; (4d1c <__libc_init_array+0x44>)
    4cec:	f000 fe18 	bl	5920 <_init>
    4cf0:	1ba4      	subs	r4, r4, r6
    4cf2:	10a4      	asrs	r4, r4, #2
    4cf4:	2500      	movs	r5, #0
    4cf6:	42a5      	cmp	r5, r4
    4cf8:	d105      	bne.n	4d06 <__libc_init_array+0x2e>
    4cfa:	bd70      	pop	{r4, r5, r6, pc}
    4cfc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    4d00:	4798      	blx	r3
    4d02:	3501      	adds	r5, #1
    4d04:	e7ee      	b.n	4ce4 <__libc_init_array+0xc>
    4d06:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    4d0a:	4798      	blx	r3
    4d0c:	3501      	adds	r5, #1
    4d0e:	e7f2      	b.n	4cf6 <__libc_init_array+0x1e>
    4d10:	0000592c 	.word	0x0000592c
    4d14:	0000592c 	.word	0x0000592c
    4d18:	0000592c 	.word	0x0000592c
    4d1c:	00005930 	.word	0x00005930

00004d20 <siprintf>:
    4d20:	b40e      	push	{r1, r2, r3}
    4d22:	b500      	push	{lr}
    4d24:	b09c      	sub	sp, #112	; 0x70
    4d26:	f44f 7102 	mov.w	r1, #520	; 0x208
    4d2a:	ab1d      	add	r3, sp, #116	; 0x74
    4d2c:	f8ad 1014 	strh.w	r1, [sp, #20]
    4d30:	9002      	str	r0, [sp, #8]
    4d32:	9006      	str	r0, [sp, #24]
    4d34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    4d38:	480a      	ldr	r0, [pc, #40]	; (4d64 <siprintf+0x44>)
    4d3a:	9104      	str	r1, [sp, #16]
    4d3c:	9107      	str	r1, [sp, #28]
    4d3e:	f64f 71ff 	movw	r1, #65535	; 0xffff
    4d42:	f853 2b04 	ldr.w	r2, [r3], #4
    4d46:	f8ad 1016 	strh.w	r1, [sp, #22]
    4d4a:	6800      	ldr	r0, [r0, #0]
    4d4c:	9301      	str	r3, [sp, #4]
    4d4e:	a902      	add	r1, sp, #8
    4d50:	f000 f8c4 	bl	4edc <_svfiprintf_r>
    4d54:	9b02      	ldr	r3, [sp, #8]
    4d56:	2200      	movs	r2, #0
    4d58:	701a      	strb	r2, [r3, #0]
    4d5a:	b01c      	add	sp, #112	; 0x70
    4d5c:	f85d eb04 	ldr.w	lr, [sp], #4
    4d60:	b003      	add	sp, #12
    4d62:	4770      	bx	lr
    4d64:	20000048 	.word	0x20000048

00004d68 <_malloc_r>:
    4d68:	b570      	push	{r4, r5, r6, lr}
    4d6a:	1ccd      	adds	r5, r1, #3
    4d6c:	f025 0503 	bic.w	r5, r5, #3
    4d70:	3508      	adds	r5, #8
    4d72:	2d0c      	cmp	r5, #12
    4d74:	bf38      	it	cc
    4d76:	250c      	movcc	r5, #12
    4d78:	2d00      	cmp	r5, #0
    4d7a:	4606      	mov	r6, r0
    4d7c:	db01      	blt.n	4d82 <_malloc_r+0x1a>
    4d7e:	42a9      	cmp	r1, r5
    4d80:	d903      	bls.n	4d8a <_malloc_r+0x22>
    4d82:	230c      	movs	r3, #12
    4d84:	6033      	str	r3, [r6, #0]
    4d86:	2000      	movs	r0, #0
    4d88:	bd70      	pop	{r4, r5, r6, pc}
    4d8a:	f000 fbb6 	bl	54fa <__malloc_lock>
    4d8e:	4a23      	ldr	r2, [pc, #140]	; (4e1c <_malloc_r+0xb4>)
    4d90:	6814      	ldr	r4, [r2, #0]
    4d92:	4621      	mov	r1, r4
    4d94:	b991      	cbnz	r1, 4dbc <_malloc_r+0x54>
    4d96:	4c22      	ldr	r4, [pc, #136]	; (4e20 <_malloc_r+0xb8>)
    4d98:	6823      	ldr	r3, [r4, #0]
    4d9a:	b91b      	cbnz	r3, 4da4 <_malloc_r+0x3c>
    4d9c:	4630      	mov	r0, r6
    4d9e:	f000 fb27 	bl	53f0 <_sbrk_r>
    4da2:	6020      	str	r0, [r4, #0]
    4da4:	4629      	mov	r1, r5
    4da6:	4630      	mov	r0, r6
    4da8:	f000 fb22 	bl	53f0 <_sbrk_r>
    4dac:	1c43      	adds	r3, r0, #1
    4dae:	d126      	bne.n	4dfe <_malloc_r+0x96>
    4db0:	230c      	movs	r3, #12
    4db2:	6033      	str	r3, [r6, #0]
    4db4:	4630      	mov	r0, r6
    4db6:	f000 fba1 	bl	54fc <__malloc_unlock>
    4dba:	e7e4      	b.n	4d86 <_malloc_r+0x1e>
    4dbc:	680b      	ldr	r3, [r1, #0]
    4dbe:	1b5b      	subs	r3, r3, r5
    4dc0:	d41a      	bmi.n	4df8 <_malloc_r+0x90>
    4dc2:	2b0b      	cmp	r3, #11
    4dc4:	d90f      	bls.n	4de6 <_malloc_r+0x7e>
    4dc6:	600b      	str	r3, [r1, #0]
    4dc8:	50cd      	str	r5, [r1, r3]
    4dca:	18cc      	adds	r4, r1, r3
    4dcc:	4630      	mov	r0, r6
    4dce:	f000 fb95 	bl	54fc <__malloc_unlock>
    4dd2:	f104 000b 	add.w	r0, r4, #11
    4dd6:	1d23      	adds	r3, r4, #4
    4dd8:	f020 0007 	bic.w	r0, r0, #7
    4ddc:	1ac3      	subs	r3, r0, r3
    4dde:	d01b      	beq.n	4e18 <_malloc_r+0xb0>
    4de0:	425a      	negs	r2, r3
    4de2:	50e2      	str	r2, [r4, r3]
    4de4:	bd70      	pop	{r4, r5, r6, pc}
    4de6:	428c      	cmp	r4, r1
    4de8:	bf0d      	iteet	eq
    4dea:	6863      	ldreq	r3, [r4, #4]
    4dec:	684b      	ldrne	r3, [r1, #4]
    4dee:	6063      	strne	r3, [r4, #4]
    4df0:	6013      	streq	r3, [r2, #0]
    4df2:	bf18      	it	ne
    4df4:	460c      	movne	r4, r1
    4df6:	e7e9      	b.n	4dcc <_malloc_r+0x64>
    4df8:	460c      	mov	r4, r1
    4dfa:	6849      	ldr	r1, [r1, #4]
    4dfc:	e7ca      	b.n	4d94 <_malloc_r+0x2c>
    4dfe:	1cc4      	adds	r4, r0, #3
    4e00:	f024 0403 	bic.w	r4, r4, #3
    4e04:	42a0      	cmp	r0, r4
    4e06:	d005      	beq.n	4e14 <_malloc_r+0xac>
    4e08:	1a21      	subs	r1, r4, r0
    4e0a:	4630      	mov	r0, r6
    4e0c:	f000 faf0 	bl	53f0 <_sbrk_r>
    4e10:	3001      	adds	r0, #1
    4e12:	d0cd      	beq.n	4db0 <_malloc_r+0x48>
    4e14:	6025      	str	r5, [r4, #0]
    4e16:	e7d9      	b.n	4dcc <_malloc_r+0x64>
    4e18:	bd70      	pop	{r4, r5, r6, pc}
    4e1a:	bf00      	nop
    4e1c:	20000194 	.word	0x20000194
    4e20:	20000198 	.word	0x20000198

00004e24 <__ssputs_r>:
    4e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4e28:	688e      	ldr	r6, [r1, #8]
    4e2a:	429e      	cmp	r6, r3
    4e2c:	4682      	mov	sl, r0
    4e2e:	460c      	mov	r4, r1
    4e30:	4691      	mov	r9, r2
    4e32:	4698      	mov	r8, r3
    4e34:	d835      	bhi.n	4ea2 <__ssputs_r+0x7e>
    4e36:	898a      	ldrh	r2, [r1, #12]
    4e38:	f412 6f90 	tst.w	r2, #1152	; 0x480
    4e3c:	d031      	beq.n	4ea2 <__ssputs_r+0x7e>
    4e3e:	6825      	ldr	r5, [r4, #0]
    4e40:	6909      	ldr	r1, [r1, #16]
    4e42:	1a6f      	subs	r7, r5, r1
    4e44:	6965      	ldr	r5, [r4, #20]
    4e46:	2302      	movs	r3, #2
    4e48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    4e4c:	fb95 f5f3 	sdiv	r5, r5, r3
    4e50:	f108 0301 	add.w	r3, r8, #1
    4e54:	443b      	add	r3, r7
    4e56:	429d      	cmp	r5, r3
    4e58:	bf38      	it	cc
    4e5a:	461d      	movcc	r5, r3
    4e5c:	0553      	lsls	r3, r2, #21
    4e5e:	d531      	bpl.n	4ec4 <__ssputs_r+0xa0>
    4e60:	4629      	mov	r1, r5
    4e62:	f7ff ff81 	bl	4d68 <_malloc_r>
    4e66:	4606      	mov	r6, r0
    4e68:	b950      	cbnz	r0, 4e80 <__ssputs_r+0x5c>
    4e6a:	230c      	movs	r3, #12
    4e6c:	f8ca 3000 	str.w	r3, [sl]
    4e70:	89a3      	ldrh	r3, [r4, #12]
    4e72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4e76:	81a3      	strh	r3, [r4, #12]
    4e78:	f04f 30ff 	mov.w	r0, #4294967295
    4e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4e80:	463a      	mov	r2, r7
    4e82:	6921      	ldr	r1, [r4, #16]
    4e84:	f000 fb14 	bl	54b0 <memcpy>
    4e88:	89a3      	ldrh	r3, [r4, #12]
    4e8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    4e8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4e92:	81a3      	strh	r3, [r4, #12]
    4e94:	6126      	str	r6, [r4, #16]
    4e96:	6165      	str	r5, [r4, #20]
    4e98:	443e      	add	r6, r7
    4e9a:	1bed      	subs	r5, r5, r7
    4e9c:	6026      	str	r6, [r4, #0]
    4e9e:	60a5      	str	r5, [r4, #8]
    4ea0:	4646      	mov	r6, r8
    4ea2:	4546      	cmp	r6, r8
    4ea4:	bf28      	it	cs
    4ea6:	4646      	movcs	r6, r8
    4ea8:	4632      	mov	r2, r6
    4eaa:	4649      	mov	r1, r9
    4eac:	6820      	ldr	r0, [r4, #0]
    4eae:	f000 fb0a 	bl	54c6 <memmove>
    4eb2:	68a3      	ldr	r3, [r4, #8]
    4eb4:	1b9b      	subs	r3, r3, r6
    4eb6:	60a3      	str	r3, [r4, #8]
    4eb8:	6823      	ldr	r3, [r4, #0]
    4eba:	441e      	add	r6, r3
    4ebc:	6026      	str	r6, [r4, #0]
    4ebe:	2000      	movs	r0, #0
    4ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4ec4:	462a      	mov	r2, r5
    4ec6:	f000 fb69 	bl	559c <_realloc_r>
    4eca:	4606      	mov	r6, r0
    4ecc:	2800      	cmp	r0, #0
    4ece:	d1e1      	bne.n	4e94 <__ssputs_r+0x70>
    4ed0:	6921      	ldr	r1, [r4, #16]
    4ed2:	4650      	mov	r0, sl
    4ed4:	f000 fb14 	bl	5500 <_free_r>
    4ed8:	e7c7      	b.n	4e6a <__ssputs_r+0x46>
	...

00004edc <_svfiprintf_r>:
    4edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4ee0:	b09d      	sub	sp, #116	; 0x74
    4ee2:	4680      	mov	r8, r0
    4ee4:	9303      	str	r3, [sp, #12]
    4ee6:	898b      	ldrh	r3, [r1, #12]
    4ee8:	061c      	lsls	r4, r3, #24
    4eea:	460d      	mov	r5, r1
    4eec:	4616      	mov	r6, r2
    4eee:	d50f      	bpl.n	4f10 <_svfiprintf_r+0x34>
    4ef0:	690b      	ldr	r3, [r1, #16]
    4ef2:	b96b      	cbnz	r3, 4f10 <_svfiprintf_r+0x34>
    4ef4:	2140      	movs	r1, #64	; 0x40
    4ef6:	f7ff ff37 	bl	4d68 <_malloc_r>
    4efa:	6028      	str	r0, [r5, #0]
    4efc:	6128      	str	r0, [r5, #16]
    4efe:	b928      	cbnz	r0, 4f0c <_svfiprintf_r+0x30>
    4f00:	230c      	movs	r3, #12
    4f02:	f8c8 3000 	str.w	r3, [r8]
    4f06:	f04f 30ff 	mov.w	r0, #4294967295
    4f0a:	e0c5      	b.n	5098 <_svfiprintf_r+0x1bc>
    4f0c:	2340      	movs	r3, #64	; 0x40
    4f0e:	616b      	str	r3, [r5, #20]
    4f10:	2300      	movs	r3, #0
    4f12:	9309      	str	r3, [sp, #36]	; 0x24
    4f14:	2320      	movs	r3, #32
    4f16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    4f1a:	2330      	movs	r3, #48	; 0x30
    4f1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    4f20:	f04f 0b01 	mov.w	fp, #1
    4f24:	4637      	mov	r7, r6
    4f26:	463c      	mov	r4, r7
    4f28:	f814 3b01 	ldrb.w	r3, [r4], #1
    4f2c:	2b00      	cmp	r3, #0
    4f2e:	d13c      	bne.n	4faa <_svfiprintf_r+0xce>
    4f30:	ebb7 0a06 	subs.w	sl, r7, r6
    4f34:	d00b      	beq.n	4f4e <_svfiprintf_r+0x72>
    4f36:	4653      	mov	r3, sl
    4f38:	4632      	mov	r2, r6
    4f3a:	4629      	mov	r1, r5
    4f3c:	4640      	mov	r0, r8
    4f3e:	f7ff ff71 	bl	4e24 <__ssputs_r>
    4f42:	3001      	adds	r0, #1
    4f44:	f000 80a3 	beq.w	508e <_svfiprintf_r+0x1b2>
    4f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4f4a:	4453      	add	r3, sl
    4f4c:	9309      	str	r3, [sp, #36]	; 0x24
    4f4e:	783b      	ldrb	r3, [r7, #0]
    4f50:	2b00      	cmp	r3, #0
    4f52:	f000 809c 	beq.w	508e <_svfiprintf_r+0x1b2>
    4f56:	2300      	movs	r3, #0
    4f58:	f04f 32ff 	mov.w	r2, #4294967295
    4f5c:	9304      	str	r3, [sp, #16]
    4f5e:	9307      	str	r3, [sp, #28]
    4f60:	9205      	str	r2, [sp, #20]
    4f62:	9306      	str	r3, [sp, #24]
    4f64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    4f68:	931a      	str	r3, [sp, #104]	; 0x68
    4f6a:	2205      	movs	r2, #5
    4f6c:	7821      	ldrb	r1, [r4, #0]
    4f6e:	4850      	ldr	r0, [pc, #320]	; (50b0 <_svfiprintf_r+0x1d4>)
    4f70:	f000 fa4e 	bl	5410 <memchr>
    4f74:	1c67      	adds	r7, r4, #1
    4f76:	9b04      	ldr	r3, [sp, #16]
    4f78:	b9d8      	cbnz	r0, 4fb2 <_svfiprintf_r+0xd6>
    4f7a:	06d9      	lsls	r1, r3, #27
    4f7c:	bf44      	itt	mi
    4f7e:	2220      	movmi	r2, #32
    4f80:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    4f84:	071a      	lsls	r2, r3, #28
    4f86:	bf44      	itt	mi
    4f88:	222b      	movmi	r2, #43	; 0x2b
    4f8a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    4f8e:	7822      	ldrb	r2, [r4, #0]
    4f90:	2a2a      	cmp	r2, #42	; 0x2a
    4f92:	d016      	beq.n	4fc2 <_svfiprintf_r+0xe6>
    4f94:	9a07      	ldr	r2, [sp, #28]
    4f96:	2100      	movs	r1, #0
    4f98:	200a      	movs	r0, #10
    4f9a:	4627      	mov	r7, r4
    4f9c:	3401      	adds	r4, #1
    4f9e:	783b      	ldrb	r3, [r7, #0]
    4fa0:	3b30      	subs	r3, #48	; 0x30
    4fa2:	2b09      	cmp	r3, #9
    4fa4:	d951      	bls.n	504a <_svfiprintf_r+0x16e>
    4fa6:	b1c9      	cbz	r1, 4fdc <_svfiprintf_r+0x100>
    4fa8:	e011      	b.n	4fce <_svfiprintf_r+0xf2>
    4faa:	2b25      	cmp	r3, #37	; 0x25
    4fac:	d0c0      	beq.n	4f30 <_svfiprintf_r+0x54>
    4fae:	4627      	mov	r7, r4
    4fb0:	e7b9      	b.n	4f26 <_svfiprintf_r+0x4a>
    4fb2:	4a3f      	ldr	r2, [pc, #252]	; (50b0 <_svfiprintf_r+0x1d4>)
    4fb4:	1a80      	subs	r0, r0, r2
    4fb6:	fa0b f000 	lsl.w	r0, fp, r0
    4fba:	4318      	orrs	r0, r3
    4fbc:	9004      	str	r0, [sp, #16]
    4fbe:	463c      	mov	r4, r7
    4fc0:	e7d3      	b.n	4f6a <_svfiprintf_r+0x8e>
    4fc2:	9a03      	ldr	r2, [sp, #12]
    4fc4:	1d11      	adds	r1, r2, #4
    4fc6:	6812      	ldr	r2, [r2, #0]
    4fc8:	9103      	str	r1, [sp, #12]
    4fca:	2a00      	cmp	r2, #0
    4fcc:	db01      	blt.n	4fd2 <_svfiprintf_r+0xf6>
    4fce:	9207      	str	r2, [sp, #28]
    4fd0:	e004      	b.n	4fdc <_svfiprintf_r+0x100>
    4fd2:	4252      	negs	r2, r2
    4fd4:	f043 0302 	orr.w	r3, r3, #2
    4fd8:	9207      	str	r2, [sp, #28]
    4fda:	9304      	str	r3, [sp, #16]
    4fdc:	783b      	ldrb	r3, [r7, #0]
    4fde:	2b2e      	cmp	r3, #46	; 0x2e
    4fe0:	d10e      	bne.n	5000 <_svfiprintf_r+0x124>
    4fe2:	787b      	ldrb	r3, [r7, #1]
    4fe4:	2b2a      	cmp	r3, #42	; 0x2a
    4fe6:	f107 0101 	add.w	r1, r7, #1
    4fea:	d132      	bne.n	5052 <_svfiprintf_r+0x176>
    4fec:	9b03      	ldr	r3, [sp, #12]
    4fee:	1d1a      	adds	r2, r3, #4
    4ff0:	681b      	ldr	r3, [r3, #0]
    4ff2:	9203      	str	r2, [sp, #12]
    4ff4:	2b00      	cmp	r3, #0
    4ff6:	bfb8      	it	lt
    4ff8:	f04f 33ff 	movlt.w	r3, #4294967295
    4ffc:	3702      	adds	r7, #2
    4ffe:	9305      	str	r3, [sp, #20]
    5000:	4c2c      	ldr	r4, [pc, #176]	; (50b4 <_svfiprintf_r+0x1d8>)
    5002:	7839      	ldrb	r1, [r7, #0]
    5004:	2203      	movs	r2, #3
    5006:	4620      	mov	r0, r4
    5008:	f000 fa02 	bl	5410 <memchr>
    500c:	b138      	cbz	r0, 501e <_svfiprintf_r+0x142>
    500e:	2340      	movs	r3, #64	; 0x40
    5010:	1b00      	subs	r0, r0, r4
    5012:	fa03 f000 	lsl.w	r0, r3, r0
    5016:	9b04      	ldr	r3, [sp, #16]
    5018:	4303      	orrs	r3, r0
    501a:	9304      	str	r3, [sp, #16]
    501c:	3701      	adds	r7, #1
    501e:	7839      	ldrb	r1, [r7, #0]
    5020:	4825      	ldr	r0, [pc, #148]	; (50b8 <_svfiprintf_r+0x1dc>)
    5022:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    5026:	2206      	movs	r2, #6
    5028:	1c7e      	adds	r6, r7, #1
    502a:	f000 f9f1 	bl	5410 <memchr>
    502e:	2800      	cmp	r0, #0
    5030:	d035      	beq.n	509e <_svfiprintf_r+0x1c2>
    5032:	4b22      	ldr	r3, [pc, #136]	; (50bc <_svfiprintf_r+0x1e0>)
    5034:	b9fb      	cbnz	r3, 5076 <_svfiprintf_r+0x19a>
    5036:	9b03      	ldr	r3, [sp, #12]
    5038:	3307      	adds	r3, #7
    503a:	f023 0307 	bic.w	r3, r3, #7
    503e:	3308      	adds	r3, #8
    5040:	9303      	str	r3, [sp, #12]
    5042:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5044:	444b      	add	r3, r9
    5046:	9309      	str	r3, [sp, #36]	; 0x24
    5048:	e76c      	b.n	4f24 <_svfiprintf_r+0x48>
    504a:	fb00 3202 	mla	r2, r0, r2, r3
    504e:	2101      	movs	r1, #1
    5050:	e7a3      	b.n	4f9a <_svfiprintf_r+0xbe>
    5052:	2300      	movs	r3, #0
    5054:	9305      	str	r3, [sp, #20]
    5056:	4618      	mov	r0, r3
    5058:	240a      	movs	r4, #10
    505a:	460f      	mov	r7, r1
    505c:	3101      	adds	r1, #1
    505e:	783a      	ldrb	r2, [r7, #0]
    5060:	3a30      	subs	r2, #48	; 0x30
    5062:	2a09      	cmp	r2, #9
    5064:	d903      	bls.n	506e <_svfiprintf_r+0x192>
    5066:	2b00      	cmp	r3, #0
    5068:	d0ca      	beq.n	5000 <_svfiprintf_r+0x124>
    506a:	9005      	str	r0, [sp, #20]
    506c:	e7c8      	b.n	5000 <_svfiprintf_r+0x124>
    506e:	fb04 2000 	mla	r0, r4, r0, r2
    5072:	2301      	movs	r3, #1
    5074:	e7f1      	b.n	505a <_svfiprintf_r+0x17e>
    5076:	ab03      	add	r3, sp, #12
    5078:	9300      	str	r3, [sp, #0]
    507a:	462a      	mov	r2, r5
    507c:	4b10      	ldr	r3, [pc, #64]	; (50c0 <_svfiprintf_r+0x1e4>)
    507e:	a904      	add	r1, sp, #16
    5080:	4640      	mov	r0, r8
    5082:	f3af 8000 	nop.w
    5086:	f1b0 3fff 	cmp.w	r0, #4294967295
    508a:	4681      	mov	r9, r0
    508c:	d1d9      	bne.n	5042 <_svfiprintf_r+0x166>
    508e:	89ab      	ldrh	r3, [r5, #12]
    5090:	065b      	lsls	r3, r3, #25
    5092:	f53f af38 	bmi.w	4f06 <_svfiprintf_r+0x2a>
    5096:	9809      	ldr	r0, [sp, #36]	; 0x24
    5098:	b01d      	add	sp, #116	; 0x74
    509a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    509e:	ab03      	add	r3, sp, #12
    50a0:	9300      	str	r3, [sp, #0]
    50a2:	462a      	mov	r2, r5
    50a4:	4b06      	ldr	r3, [pc, #24]	; (50c0 <_svfiprintf_r+0x1e4>)
    50a6:	a904      	add	r1, sp, #16
    50a8:	4640      	mov	r0, r8
    50aa:	f000 f881 	bl	51b0 <_printf_i>
    50ae:	e7ea      	b.n	5086 <_svfiprintf_r+0x1aa>
    50b0:	000058ec 	.word	0x000058ec
    50b4:	000058f2 	.word	0x000058f2
    50b8:	000058f6 	.word	0x000058f6
    50bc:	00000000 	.word	0x00000000
    50c0:	00004e25 	.word	0x00004e25

000050c4 <_printf_common>:
    50c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    50c8:	4691      	mov	r9, r2
    50ca:	461f      	mov	r7, r3
    50cc:	688a      	ldr	r2, [r1, #8]
    50ce:	690b      	ldr	r3, [r1, #16]
    50d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
    50d4:	4293      	cmp	r3, r2
    50d6:	bfb8      	it	lt
    50d8:	4613      	movlt	r3, r2
    50da:	f8c9 3000 	str.w	r3, [r9]
    50de:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    50e2:	4606      	mov	r6, r0
    50e4:	460c      	mov	r4, r1
    50e6:	b112      	cbz	r2, 50ee <_printf_common+0x2a>
    50e8:	3301      	adds	r3, #1
    50ea:	f8c9 3000 	str.w	r3, [r9]
    50ee:	6823      	ldr	r3, [r4, #0]
    50f0:	0699      	lsls	r1, r3, #26
    50f2:	bf42      	ittt	mi
    50f4:	f8d9 3000 	ldrmi.w	r3, [r9]
    50f8:	3302      	addmi	r3, #2
    50fa:	f8c9 3000 	strmi.w	r3, [r9]
    50fe:	6825      	ldr	r5, [r4, #0]
    5100:	f015 0506 	ands.w	r5, r5, #6
    5104:	d107      	bne.n	5116 <_printf_common+0x52>
    5106:	f104 0a19 	add.w	sl, r4, #25
    510a:	68e3      	ldr	r3, [r4, #12]
    510c:	f8d9 2000 	ldr.w	r2, [r9]
    5110:	1a9b      	subs	r3, r3, r2
    5112:	429d      	cmp	r5, r3
    5114:	db29      	blt.n	516a <_printf_common+0xa6>
    5116:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    511a:	6822      	ldr	r2, [r4, #0]
    511c:	3300      	adds	r3, #0
    511e:	bf18      	it	ne
    5120:	2301      	movne	r3, #1
    5122:	0692      	lsls	r2, r2, #26
    5124:	d42e      	bmi.n	5184 <_printf_common+0xc0>
    5126:	f104 0243 	add.w	r2, r4, #67	; 0x43
    512a:	4639      	mov	r1, r7
    512c:	4630      	mov	r0, r6
    512e:	47c0      	blx	r8
    5130:	3001      	adds	r0, #1
    5132:	d021      	beq.n	5178 <_printf_common+0xb4>
    5134:	6823      	ldr	r3, [r4, #0]
    5136:	68e5      	ldr	r5, [r4, #12]
    5138:	f8d9 2000 	ldr.w	r2, [r9]
    513c:	f003 0306 	and.w	r3, r3, #6
    5140:	2b04      	cmp	r3, #4
    5142:	bf08      	it	eq
    5144:	1aad      	subeq	r5, r5, r2
    5146:	68a3      	ldr	r3, [r4, #8]
    5148:	6922      	ldr	r2, [r4, #16]
    514a:	bf0c      	ite	eq
    514c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    5150:	2500      	movne	r5, #0
    5152:	4293      	cmp	r3, r2
    5154:	bfc4      	itt	gt
    5156:	1a9b      	subgt	r3, r3, r2
    5158:	18ed      	addgt	r5, r5, r3
    515a:	f04f 0900 	mov.w	r9, #0
    515e:	341a      	adds	r4, #26
    5160:	454d      	cmp	r5, r9
    5162:	d11b      	bne.n	519c <_printf_common+0xd8>
    5164:	2000      	movs	r0, #0
    5166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    516a:	2301      	movs	r3, #1
    516c:	4652      	mov	r2, sl
    516e:	4639      	mov	r1, r7
    5170:	4630      	mov	r0, r6
    5172:	47c0      	blx	r8
    5174:	3001      	adds	r0, #1
    5176:	d103      	bne.n	5180 <_printf_common+0xbc>
    5178:	f04f 30ff 	mov.w	r0, #4294967295
    517c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5180:	3501      	adds	r5, #1
    5182:	e7c2      	b.n	510a <_printf_common+0x46>
    5184:	18e1      	adds	r1, r4, r3
    5186:	1c5a      	adds	r2, r3, #1
    5188:	2030      	movs	r0, #48	; 0x30
    518a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    518e:	4422      	add	r2, r4
    5190:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    5194:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    5198:	3302      	adds	r3, #2
    519a:	e7c4      	b.n	5126 <_printf_common+0x62>
    519c:	2301      	movs	r3, #1
    519e:	4622      	mov	r2, r4
    51a0:	4639      	mov	r1, r7
    51a2:	4630      	mov	r0, r6
    51a4:	47c0      	blx	r8
    51a6:	3001      	adds	r0, #1
    51a8:	d0e6      	beq.n	5178 <_printf_common+0xb4>
    51aa:	f109 0901 	add.w	r9, r9, #1
    51ae:	e7d7      	b.n	5160 <_printf_common+0x9c>

000051b0 <_printf_i>:
    51b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    51b4:	4617      	mov	r7, r2
    51b6:	7e0a      	ldrb	r2, [r1, #24]
    51b8:	b085      	sub	sp, #20
    51ba:	2a6e      	cmp	r2, #110	; 0x6e
    51bc:	4698      	mov	r8, r3
    51be:	4606      	mov	r6, r0
    51c0:	460c      	mov	r4, r1
    51c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    51c4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    51c8:	f000 80bc 	beq.w	5344 <_printf_i+0x194>
    51cc:	d81a      	bhi.n	5204 <_printf_i+0x54>
    51ce:	2a63      	cmp	r2, #99	; 0x63
    51d0:	d02e      	beq.n	5230 <_printf_i+0x80>
    51d2:	d80a      	bhi.n	51ea <_printf_i+0x3a>
    51d4:	2a00      	cmp	r2, #0
    51d6:	f000 80c8 	beq.w	536a <_printf_i+0x1ba>
    51da:	2a58      	cmp	r2, #88	; 0x58
    51dc:	f000 808a 	beq.w	52f4 <_printf_i+0x144>
    51e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
    51e4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    51e8:	e02a      	b.n	5240 <_printf_i+0x90>
    51ea:	2a64      	cmp	r2, #100	; 0x64
    51ec:	d001      	beq.n	51f2 <_printf_i+0x42>
    51ee:	2a69      	cmp	r2, #105	; 0x69
    51f0:	d1f6      	bne.n	51e0 <_printf_i+0x30>
    51f2:	6821      	ldr	r1, [r4, #0]
    51f4:	681a      	ldr	r2, [r3, #0]
    51f6:	f011 0f80 	tst.w	r1, #128	; 0x80
    51fa:	d023      	beq.n	5244 <_printf_i+0x94>
    51fc:	1d11      	adds	r1, r2, #4
    51fe:	6019      	str	r1, [r3, #0]
    5200:	6813      	ldr	r3, [r2, #0]
    5202:	e027      	b.n	5254 <_printf_i+0xa4>
    5204:	2a73      	cmp	r2, #115	; 0x73
    5206:	f000 80b4 	beq.w	5372 <_printf_i+0x1c2>
    520a:	d808      	bhi.n	521e <_printf_i+0x6e>
    520c:	2a6f      	cmp	r2, #111	; 0x6f
    520e:	d02a      	beq.n	5266 <_printf_i+0xb6>
    5210:	2a70      	cmp	r2, #112	; 0x70
    5212:	d1e5      	bne.n	51e0 <_printf_i+0x30>
    5214:	680a      	ldr	r2, [r1, #0]
    5216:	f042 0220 	orr.w	r2, r2, #32
    521a:	600a      	str	r2, [r1, #0]
    521c:	e003      	b.n	5226 <_printf_i+0x76>
    521e:	2a75      	cmp	r2, #117	; 0x75
    5220:	d021      	beq.n	5266 <_printf_i+0xb6>
    5222:	2a78      	cmp	r2, #120	; 0x78
    5224:	d1dc      	bne.n	51e0 <_printf_i+0x30>
    5226:	2278      	movs	r2, #120	; 0x78
    5228:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    522c:	496e      	ldr	r1, [pc, #440]	; (53e8 <_printf_i+0x238>)
    522e:	e064      	b.n	52fa <_printf_i+0x14a>
    5230:	681a      	ldr	r2, [r3, #0]
    5232:	f101 0542 	add.w	r5, r1, #66	; 0x42
    5236:	1d11      	adds	r1, r2, #4
    5238:	6019      	str	r1, [r3, #0]
    523a:	6813      	ldr	r3, [r2, #0]
    523c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    5240:	2301      	movs	r3, #1
    5242:	e0a3      	b.n	538c <_printf_i+0x1dc>
    5244:	f011 0f40 	tst.w	r1, #64	; 0x40
    5248:	f102 0104 	add.w	r1, r2, #4
    524c:	6019      	str	r1, [r3, #0]
    524e:	d0d7      	beq.n	5200 <_printf_i+0x50>
    5250:	f9b2 3000 	ldrsh.w	r3, [r2]
    5254:	2b00      	cmp	r3, #0
    5256:	da03      	bge.n	5260 <_printf_i+0xb0>
    5258:	222d      	movs	r2, #45	; 0x2d
    525a:	425b      	negs	r3, r3
    525c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    5260:	4962      	ldr	r1, [pc, #392]	; (53ec <_printf_i+0x23c>)
    5262:	220a      	movs	r2, #10
    5264:	e017      	b.n	5296 <_printf_i+0xe6>
    5266:	6820      	ldr	r0, [r4, #0]
    5268:	6819      	ldr	r1, [r3, #0]
    526a:	f010 0f80 	tst.w	r0, #128	; 0x80
    526e:	d003      	beq.n	5278 <_printf_i+0xc8>
    5270:	1d08      	adds	r0, r1, #4
    5272:	6018      	str	r0, [r3, #0]
    5274:	680b      	ldr	r3, [r1, #0]
    5276:	e006      	b.n	5286 <_printf_i+0xd6>
    5278:	f010 0f40 	tst.w	r0, #64	; 0x40
    527c:	f101 0004 	add.w	r0, r1, #4
    5280:	6018      	str	r0, [r3, #0]
    5282:	d0f7      	beq.n	5274 <_printf_i+0xc4>
    5284:	880b      	ldrh	r3, [r1, #0]
    5286:	4959      	ldr	r1, [pc, #356]	; (53ec <_printf_i+0x23c>)
    5288:	2a6f      	cmp	r2, #111	; 0x6f
    528a:	bf14      	ite	ne
    528c:	220a      	movne	r2, #10
    528e:	2208      	moveq	r2, #8
    5290:	2000      	movs	r0, #0
    5292:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    5296:	6865      	ldr	r5, [r4, #4]
    5298:	60a5      	str	r5, [r4, #8]
    529a:	2d00      	cmp	r5, #0
    529c:	f2c0 809c 	blt.w	53d8 <_printf_i+0x228>
    52a0:	6820      	ldr	r0, [r4, #0]
    52a2:	f020 0004 	bic.w	r0, r0, #4
    52a6:	6020      	str	r0, [r4, #0]
    52a8:	2b00      	cmp	r3, #0
    52aa:	d13f      	bne.n	532c <_printf_i+0x17c>
    52ac:	2d00      	cmp	r5, #0
    52ae:	f040 8095 	bne.w	53dc <_printf_i+0x22c>
    52b2:	4675      	mov	r5, lr
    52b4:	2a08      	cmp	r2, #8
    52b6:	d10b      	bne.n	52d0 <_printf_i+0x120>
    52b8:	6823      	ldr	r3, [r4, #0]
    52ba:	07da      	lsls	r2, r3, #31
    52bc:	d508      	bpl.n	52d0 <_printf_i+0x120>
    52be:	6923      	ldr	r3, [r4, #16]
    52c0:	6862      	ldr	r2, [r4, #4]
    52c2:	429a      	cmp	r2, r3
    52c4:	bfde      	ittt	le
    52c6:	2330      	movle	r3, #48	; 0x30
    52c8:	f805 3c01 	strble.w	r3, [r5, #-1]
    52cc:	f105 35ff 	addle.w	r5, r5, #4294967295
    52d0:	ebae 0305 	sub.w	r3, lr, r5
    52d4:	6123      	str	r3, [r4, #16]
    52d6:	f8cd 8000 	str.w	r8, [sp]
    52da:	463b      	mov	r3, r7
    52dc:	aa03      	add	r2, sp, #12
    52de:	4621      	mov	r1, r4
    52e0:	4630      	mov	r0, r6
    52e2:	f7ff feef 	bl	50c4 <_printf_common>
    52e6:	3001      	adds	r0, #1
    52e8:	d155      	bne.n	5396 <_printf_i+0x1e6>
    52ea:	f04f 30ff 	mov.w	r0, #4294967295
    52ee:	b005      	add	sp, #20
    52f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    52f4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    52f8:	493c      	ldr	r1, [pc, #240]	; (53ec <_printf_i+0x23c>)
    52fa:	6822      	ldr	r2, [r4, #0]
    52fc:	6818      	ldr	r0, [r3, #0]
    52fe:	f012 0f80 	tst.w	r2, #128	; 0x80
    5302:	f100 0504 	add.w	r5, r0, #4
    5306:	601d      	str	r5, [r3, #0]
    5308:	d001      	beq.n	530e <_printf_i+0x15e>
    530a:	6803      	ldr	r3, [r0, #0]
    530c:	e002      	b.n	5314 <_printf_i+0x164>
    530e:	0655      	lsls	r5, r2, #25
    5310:	d5fb      	bpl.n	530a <_printf_i+0x15a>
    5312:	8803      	ldrh	r3, [r0, #0]
    5314:	07d0      	lsls	r0, r2, #31
    5316:	bf44      	itt	mi
    5318:	f042 0220 	orrmi.w	r2, r2, #32
    531c:	6022      	strmi	r2, [r4, #0]
    531e:	b91b      	cbnz	r3, 5328 <_printf_i+0x178>
    5320:	6822      	ldr	r2, [r4, #0]
    5322:	f022 0220 	bic.w	r2, r2, #32
    5326:	6022      	str	r2, [r4, #0]
    5328:	2210      	movs	r2, #16
    532a:	e7b1      	b.n	5290 <_printf_i+0xe0>
    532c:	4675      	mov	r5, lr
    532e:	fbb3 f0f2 	udiv	r0, r3, r2
    5332:	fb02 3310 	mls	r3, r2, r0, r3
    5336:	5ccb      	ldrb	r3, [r1, r3]
    5338:	f805 3d01 	strb.w	r3, [r5, #-1]!
    533c:	4603      	mov	r3, r0
    533e:	2800      	cmp	r0, #0
    5340:	d1f5      	bne.n	532e <_printf_i+0x17e>
    5342:	e7b7      	b.n	52b4 <_printf_i+0x104>
    5344:	6808      	ldr	r0, [r1, #0]
    5346:	681a      	ldr	r2, [r3, #0]
    5348:	6949      	ldr	r1, [r1, #20]
    534a:	f010 0f80 	tst.w	r0, #128	; 0x80
    534e:	d004      	beq.n	535a <_printf_i+0x1aa>
    5350:	1d10      	adds	r0, r2, #4
    5352:	6018      	str	r0, [r3, #0]
    5354:	6813      	ldr	r3, [r2, #0]
    5356:	6019      	str	r1, [r3, #0]
    5358:	e007      	b.n	536a <_printf_i+0x1ba>
    535a:	f010 0f40 	tst.w	r0, #64	; 0x40
    535e:	f102 0004 	add.w	r0, r2, #4
    5362:	6018      	str	r0, [r3, #0]
    5364:	6813      	ldr	r3, [r2, #0]
    5366:	d0f6      	beq.n	5356 <_printf_i+0x1a6>
    5368:	8019      	strh	r1, [r3, #0]
    536a:	2300      	movs	r3, #0
    536c:	6123      	str	r3, [r4, #16]
    536e:	4675      	mov	r5, lr
    5370:	e7b1      	b.n	52d6 <_printf_i+0x126>
    5372:	681a      	ldr	r2, [r3, #0]
    5374:	1d11      	adds	r1, r2, #4
    5376:	6019      	str	r1, [r3, #0]
    5378:	6815      	ldr	r5, [r2, #0]
    537a:	6862      	ldr	r2, [r4, #4]
    537c:	2100      	movs	r1, #0
    537e:	4628      	mov	r0, r5
    5380:	f000 f846 	bl	5410 <memchr>
    5384:	b108      	cbz	r0, 538a <_printf_i+0x1da>
    5386:	1b40      	subs	r0, r0, r5
    5388:	6060      	str	r0, [r4, #4]
    538a:	6863      	ldr	r3, [r4, #4]
    538c:	6123      	str	r3, [r4, #16]
    538e:	2300      	movs	r3, #0
    5390:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    5394:	e79f      	b.n	52d6 <_printf_i+0x126>
    5396:	6923      	ldr	r3, [r4, #16]
    5398:	462a      	mov	r2, r5
    539a:	4639      	mov	r1, r7
    539c:	4630      	mov	r0, r6
    539e:	47c0      	blx	r8
    53a0:	3001      	adds	r0, #1
    53a2:	d0a2      	beq.n	52ea <_printf_i+0x13a>
    53a4:	6823      	ldr	r3, [r4, #0]
    53a6:	079b      	lsls	r3, r3, #30
    53a8:	d507      	bpl.n	53ba <_printf_i+0x20a>
    53aa:	2500      	movs	r5, #0
    53ac:	f104 0919 	add.w	r9, r4, #25
    53b0:	68e3      	ldr	r3, [r4, #12]
    53b2:	9a03      	ldr	r2, [sp, #12]
    53b4:	1a9b      	subs	r3, r3, r2
    53b6:	429d      	cmp	r5, r3
    53b8:	db05      	blt.n	53c6 <_printf_i+0x216>
    53ba:	68e0      	ldr	r0, [r4, #12]
    53bc:	9b03      	ldr	r3, [sp, #12]
    53be:	4298      	cmp	r0, r3
    53c0:	bfb8      	it	lt
    53c2:	4618      	movlt	r0, r3
    53c4:	e793      	b.n	52ee <_printf_i+0x13e>
    53c6:	2301      	movs	r3, #1
    53c8:	464a      	mov	r2, r9
    53ca:	4639      	mov	r1, r7
    53cc:	4630      	mov	r0, r6
    53ce:	47c0      	blx	r8
    53d0:	3001      	adds	r0, #1
    53d2:	d08a      	beq.n	52ea <_printf_i+0x13a>
    53d4:	3501      	adds	r5, #1
    53d6:	e7eb      	b.n	53b0 <_printf_i+0x200>
    53d8:	2b00      	cmp	r3, #0
    53da:	d1a7      	bne.n	532c <_printf_i+0x17c>
    53dc:	780b      	ldrb	r3, [r1, #0]
    53de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    53e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
    53e6:	e765      	b.n	52b4 <_printf_i+0x104>
    53e8:	0000590e 	.word	0x0000590e
    53ec:	000058fd 	.word	0x000058fd

000053f0 <_sbrk_r>:
    53f0:	b538      	push	{r3, r4, r5, lr}
    53f2:	4c06      	ldr	r4, [pc, #24]	; (540c <_sbrk_r+0x1c>)
    53f4:	2300      	movs	r3, #0
    53f6:	4605      	mov	r5, r0
    53f8:	4608      	mov	r0, r1
    53fa:	6023      	str	r3, [r4, #0]
    53fc:	f7fc fa64 	bl	18c8 <_sbrk>
    5400:	1c43      	adds	r3, r0, #1
    5402:	d102      	bne.n	540a <_sbrk_r+0x1a>
    5404:	6823      	ldr	r3, [r4, #0]
    5406:	b103      	cbz	r3, 540a <_sbrk_r+0x1a>
    5408:	602b      	str	r3, [r5, #0]
    540a:	bd38      	pop	{r3, r4, r5, pc}
    540c:	20000270 	.word	0x20000270

00005410 <memchr>:
    5410:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    5414:	2a10      	cmp	r2, #16
    5416:	db2b      	blt.n	5470 <memchr+0x60>
    5418:	f010 0f07 	tst.w	r0, #7
    541c:	d008      	beq.n	5430 <memchr+0x20>
    541e:	f810 3b01 	ldrb.w	r3, [r0], #1
    5422:	3a01      	subs	r2, #1
    5424:	428b      	cmp	r3, r1
    5426:	d02d      	beq.n	5484 <memchr+0x74>
    5428:	f010 0f07 	tst.w	r0, #7
    542c:	b342      	cbz	r2, 5480 <memchr+0x70>
    542e:	d1f6      	bne.n	541e <memchr+0xe>
    5430:	b4f0      	push	{r4, r5, r6, r7}
    5432:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    5436:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    543a:	f022 0407 	bic.w	r4, r2, #7
    543e:	f07f 0700 	mvns.w	r7, #0
    5442:	2300      	movs	r3, #0
    5444:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    5448:	3c08      	subs	r4, #8
    544a:	ea85 0501 	eor.w	r5, r5, r1
    544e:	ea86 0601 	eor.w	r6, r6, r1
    5452:	fa85 f547 	uadd8	r5, r5, r7
    5456:	faa3 f587 	sel	r5, r3, r7
    545a:	fa86 f647 	uadd8	r6, r6, r7
    545e:	faa5 f687 	sel	r6, r5, r7
    5462:	b98e      	cbnz	r6, 5488 <memchr+0x78>
    5464:	d1ee      	bne.n	5444 <memchr+0x34>
    5466:	bcf0      	pop	{r4, r5, r6, r7}
    5468:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    546c:	f002 0207 	and.w	r2, r2, #7
    5470:	b132      	cbz	r2, 5480 <memchr+0x70>
    5472:	f810 3b01 	ldrb.w	r3, [r0], #1
    5476:	3a01      	subs	r2, #1
    5478:	ea83 0301 	eor.w	r3, r3, r1
    547c:	b113      	cbz	r3, 5484 <memchr+0x74>
    547e:	d1f8      	bne.n	5472 <memchr+0x62>
    5480:	2000      	movs	r0, #0
    5482:	4770      	bx	lr
    5484:	3801      	subs	r0, #1
    5486:	4770      	bx	lr
    5488:	2d00      	cmp	r5, #0
    548a:	bf06      	itte	eq
    548c:	4635      	moveq	r5, r6
    548e:	3803      	subeq	r0, #3
    5490:	3807      	subne	r0, #7
    5492:	f015 0f01 	tst.w	r5, #1
    5496:	d107      	bne.n	54a8 <memchr+0x98>
    5498:	3001      	adds	r0, #1
    549a:	f415 7f80 	tst.w	r5, #256	; 0x100
    549e:	bf02      	ittt	eq
    54a0:	3001      	addeq	r0, #1
    54a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    54a6:	3001      	addeq	r0, #1
    54a8:	bcf0      	pop	{r4, r5, r6, r7}
    54aa:	3801      	subs	r0, #1
    54ac:	4770      	bx	lr
    54ae:	bf00      	nop

000054b0 <memcpy>:
    54b0:	b510      	push	{r4, lr}
    54b2:	1e43      	subs	r3, r0, #1
    54b4:	440a      	add	r2, r1
    54b6:	4291      	cmp	r1, r2
    54b8:	d100      	bne.n	54bc <memcpy+0xc>
    54ba:	bd10      	pop	{r4, pc}
    54bc:	f811 4b01 	ldrb.w	r4, [r1], #1
    54c0:	f803 4f01 	strb.w	r4, [r3, #1]!
    54c4:	e7f7      	b.n	54b6 <memcpy+0x6>

000054c6 <memmove>:
    54c6:	4288      	cmp	r0, r1
    54c8:	b510      	push	{r4, lr}
    54ca:	eb01 0302 	add.w	r3, r1, r2
    54ce:	d803      	bhi.n	54d8 <memmove+0x12>
    54d0:	1e42      	subs	r2, r0, #1
    54d2:	4299      	cmp	r1, r3
    54d4:	d10c      	bne.n	54f0 <memmove+0x2a>
    54d6:	bd10      	pop	{r4, pc}
    54d8:	4298      	cmp	r0, r3
    54da:	d2f9      	bcs.n	54d0 <memmove+0xa>
    54dc:	1881      	adds	r1, r0, r2
    54de:	1ad2      	subs	r2, r2, r3
    54e0:	42d3      	cmn	r3, r2
    54e2:	d100      	bne.n	54e6 <memmove+0x20>
    54e4:	bd10      	pop	{r4, pc}
    54e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    54ea:	f801 4d01 	strb.w	r4, [r1, #-1]!
    54ee:	e7f7      	b.n	54e0 <memmove+0x1a>
    54f0:	f811 4b01 	ldrb.w	r4, [r1], #1
    54f4:	f802 4f01 	strb.w	r4, [r2, #1]!
    54f8:	e7eb      	b.n	54d2 <memmove+0xc>

000054fa <__malloc_lock>:
    54fa:	4770      	bx	lr

000054fc <__malloc_unlock>:
    54fc:	4770      	bx	lr
	...

00005500 <_free_r>:
    5500:	b538      	push	{r3, r4, r5, lr}
    5502:	4605      	mov	r5, r0
    5504:	2900      	cmp	r1, #0
    5506:	d045      	beq.n	5594 <_free_r+0x94>
    5508:	f851 3c04 	ldr.w	r3, [r1, #-4]
    550c:	1f0c      	subs	r4, r1, #4
    550e:	2b00      	cmp	r3, #0
    5510:	bfb8      	it	lt
    5512:	18e4      	addlt	r4, r4, r3
    5514:	f7ff fff1 	bl	54fa <__malloc_lock>
    5518:	4a1f      	ldr	r2, [pc, #124]	; (5598 <_free_r+0x98>)
    551a:	6813      	ldr	r3, [r2, #0]
    551c:	4610      	mov	r0, r2
    551e:	b933      	cbnz	r3, 552e <_free_r+0x2e>
    5520:	6063      	str	r3, [r4, #4]
    5522:	6014      	str	r4, [r2, #0]
    5524:	4628      	mov	r0, r5
    5526:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    552a:	f7ff bfe7 	b.w	54fc <__malloc_unlock>
    552e:	42a3      	cmp	r3, r4
    5530:	d90c      	bls.n	554c <_free_r+0x4c>
    5532:	6821      	ldr	r1, [r4, #0]
    5534:	1862      	adds	r2, r4, r1
    5536:	4293      	cmp	r3, r2
    5538:	bf04      	itt	eq
    553a:	681a      	ldreq	r2, [r3, #0]
    553c:	685b      	ldreq	r3, [r3, #4]
    553e:	6063      	str	r3, [r4, #4]
    5540:	bf04      	itt	eq
    5542:	1852      	addeq	r2, r2, r1
    5544:	6022      	streq	r2, [r4, #0]
    5546:	6004      	str	r4, [r0, #0]
    5548:	e7ec      	b.n	5524 <_free_r+0x24>
    554a:	4613      	mov	r3, r2
    554c:	685a      	ldr	r2, [r3, #4]
    554e:	b10a      	cbz	r2, 5554 <_free_r+0x54>
    5550:	42a2      	cmp	r2, r4
    5552:	d9fa      	bls.n	554a <_free_r+0x4a>
    5554:	6819      	ldr	r1, [r3, #0]
    5556:	1858      	adds	r0, r3, r1
    5558:	42a0      	cmp	r0, r4
    555a:	d10b      	bne.n	5574 <_free_r+0x74>
    555c:	6820      	ldr	r0, [r4, #0]
    555e:	4401      	add	r1, r0
    5560:	1858      	adds	r0, r3, r1
    5562:	4282      	cmp	r2, r0
    5564:	6019      	str	r1, [r3, #0]
    5566:	d1dd      	bne.n	5524 <_free_r+0x24>
    5568:	6810      	ldr	r0, [r2, #0]
    556a:	6852      	ldr	r2, [r2, #4]
    556c:	605a      	str	r2, [r3, #4]
    556e:	4401      	add	r1, r0
    5570:	6019      	str	r1, [r3, #0]
    5572:	e7d7      	b.n	5524 <_free_r+0x24>
    5574:	d902      	bls.n	557c <_free_r+0x7c>
    5576:	230c      	movs	r3, #12
    5578:	602b      	str	r3, [r5, #0]
    557a:	e7d3      	b.n	5524 <_free_r+0x24>
    557c:	6820      	ldr	r0, [r4, #0]
    557e:	1821      	adds	r1, r4, r0
    5580:	428a      	cmp	r2, r1
    5582:	bf04      	itt	eq
    5584:	6811      	ldreq	r1, [r2, #0]
    5586:	6852      	ldreq	r2, [r2, #4]
    5588:	6062      	str	r2, [r4, #4]
    558a:	bf04      	itt	eq
    558c:	1809      	addeq	r1, r1, r0
    558e:	6021      	streq	r1, [r4, #0]
    5590:	605c      	str	r4, [r3, #4]
    5592:	e7c7      	b.n	5524 <_free_r+0x24>
    5594:	bd38      	pop	{r3, r4, r5, pc}
    5596:	bf00      	nop
    5598:	20000194 	.word	0x20000194

0000559c <_realloc_r>:
    559c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    559e:	4607      	mov	r7, r0
    55a0:	4614      	mov	r4, r2
    55a2:	460e      	mov	r6, r1
    55a4:	b921      	cbnz	r1, 55b0 <_realloc_r+0x14>
    55a6:	4611      	mov	r1, r2
    55a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    55ac:	f7ff bbdc 	b.w	4d68 <_malloc_r>
    55b0:	b922      	cbnz	r2, 55bc <_realloc_r+0x20>
    55b2:	f7ff ffa5 	bl	5500 <_free_r>
    55b6:	4625      	mov	r5, r4
    55b8:	4628      	mov	r0, r5
    55ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    55bc:	f000 f814 	bl	55e8 <_malloc_usable_size_r>
    55c0:	4284      	cmp	r4, r0
    55c2:	d90f      	bls.n	55e4 <_realloc_r+0x48>
    55c4:	4621      	mov	r1, r4
    55c6:	4638      	mov	r0, r7
    55c8:	f7ff fbce 	bl	4d68 <_malloc_r>
    55cc:	4605      	mov	r5, r0
    55ce:	2800      	cmp	r0, #0
    55d0:	d0f2      	beq.n	55b8 <_realloc_r+0x1c>
    55d2:	4631      	mov	r1, r6
    55d4:	4622      	mov	r2, r4
    55d6:	f7ff ff6b 	bl	54b0 <memcpy>
    55da:	4631      	mov	r1, r6
    55dc:	4638      	mov	r0, r7
    55de:	f7ff ff8f 	bl	5500 <_free_r>
    55e2:	e7e9      	b.n	55b8 <_realloc_r+0x1c>
    55e4:	4635      	mov	r5, r6
    55e6:	e7e7      	b.n	55b8 <_realloc_r+0x1c>

000055e8 <_malloc_usable_size_r>:
    55e8:	f851 0c04 	ldr.w	r0, [r1, #-4]
    55ec:	2800      	cmp	r0, #0
    55ee:	f1a0 0004 	sub.w	r0, r0, #4
    55f2:	bfbc      	itt	lt
    55f4:	580b      	ldrlt	r3, [r1, r0]
    55f6:	18c0      	addlt	r0, r0, r3
    55f8:	4770      	bx	lr
    55fa:	0000      	movs	r0, r0
    55fc:	682f2e2e 	.word	0x682f2e2e
    5600:	702f6c70 	.word	0x702f6c70
    5604:	2f74726f 	.word	0x2f74726f
    5608:	5f6c7068 	.word	0x5f6c7068
    560c:	6f697067 	.word	0x6f697067
    5610:	7361625f 	.word	0x7361625f
    5614:	00682e65 	.word	0x00682e65
    5618:	682f2e2e 	.word	0x682f2e2e
    561c:	732f6c61 	.word	0x732f6c61
    5620:	682f6372 	.word	0x682f6372
    5624:	695f6c61 	.word	0x695f6c61
    5628:	00632e6f 	.word	0x00632e6f
    562c:	682f2e2e 	.word	0x682f2e2e
    5630:	732f6c61 	.word	0x732f6c61
    5634:	682f6372 	.word	0x682f6372
    5638:	745f6c61 	.word	0x745f6c61
    563c:	72656d69 	.word	0x72656d69
    5640:	0000632e 	.word	0x0000632e
    5644:	682f2e2e 	.word	0x682f2e2e
    5648:	732f6c61 	.word	0x732f6c61
    564c:	682f6372 	.word	0x682f6372
    5650:	755f6c61 	.word	0x755f6c61
    5654:	74726173 	.word	0x74726173
    5658:	7973615f 	.word	0x7973615f
    565c:	632e636e 	.word	0x632e636e
    5660:	00000000 	.word	0x00000000
    5664:	682f2e2e 	.word	0x682f2e2e
    5668:	752f6c61 	.word	0x752f6c61
    566c:	736c6974 	.word	0x736c6974
    5670:	6372732f 	.word	0x6372732f
    5674:	6974752f 	.word	0x6974752f
    5678:	6c5f736c 	.word	0x6c5f736c
    567c:	2e747369 	.word	0x2e747369
    5680:	00000063 	.word	0x00000063
    5684:	682f2e2e 	.word	0x682f2e2e
    5688:	752f6c61 	.word	0x752f6c61
    568c:	736c6974 	.word	0x736c6974
    5690:	6372732f 	.word	0x6372732f
    5694:	6974752f 	.word	0x6974752f
    5698:	725f736c 	.word	0x725f736c
    569c:	62676e69 	.word	0x62676e69
    56a0:	65666675 	.word	0x65666675
    56a4:	00632e72 	.word	0x00632e72

000056a8 <_map>:
    56a8:	00000000 00000020 682f2e2e 652f6c70     .... ...../hpl/e
    56b8:	682f6369 655f6c70 632e6369 00000000     ic/hpl_eic.c....

000056c8 <user_mux_confs>:
	...
    56f4:	00000001 00000000 00000000 00000000     ................
	...

0000570c <channel_confs>:
    570c:	00000212 00000000 00000000 00000000     ................
	...

0000574c <interrupt_cfg>:
	...
    57cc:	682f2e2e 732f6c70 6f637265 70682f6d     ../hpl/sercom/hp
    57dc:	65735f6c 6d6f6372 0000632e 40003000     l_sercom.c...0.@
    57ec:	40003400 41012000 41014000 43000000     .4.@. .A.@.A...C
    57fc:	43000400 43000800 43000c00              ...C...C...C

00005808 <sercomspi_regs>:
	...
    581c:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
    582c:	0000632e 40003800 40003c00 4101a000     .c...8.@.<.@...A
    583c:	4101c000 42001400 42001800 43001400     ...A...B...B...C
    584c:	43001800 736f705b 6f697469 203d206e     ...C[position = 
    585c:	7c206425 65707320 3d206465 20642520     %d | speed = %d 
    586c:	204d5052 7564207c 79637974 5f656c63     RPM | dutycycle_
    587c:	65657073 203d2064 5d646c25 0000000a     speed = %ld]....

0000588c <__sf_fake_stderr>:
	...

000058ac <__sf_fake_stdin>:
	...

000058cc <__sf_fake_stdout>:
	...
    58ec:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    58fc:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    590c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    591c:	00006665                                ef..

00005920 <_init>:
    5920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5922:	bf00      	nop
    5924:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5926:	bc08      	pop	{r3}
    5928:	469e      	mov	lr, r3
    592a:	4770      	bx	lr

0000592c <__init_array_start>:
    592c:	00000289 	.word	0x00000289

00005930 <_fini>:
    5930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5932:	bf00      	nop
    5934:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5936:	bc08      	pop	{r3}
    5938:	469e      	mov	lr, r3
    593a:	4770      	bx	lr

0000593c <__fini_array_start>:
    593c:	00000265 	.word	0x00000265
