// Seed: 1918305939
module module_0 (
    input logic id_0,
    input logic id_1
);
  always @(posedge id_1) begin
    id_2 = 1 - id_0;
  end
  logic id_3;
  assign id_3 = id_0;
  reg   id_4;
  logic id_5;
  always @* if (id_4) id_4 <= 1;
  always @(1 or 1 or posedge id_5) id_4 <= 1;
  logic id_6;
  logic id_7;
endmodule
