// ***************************************************************************
// ***************************************************************************
// Copyright 2021 - 2022 (c) Analog Devices, Inc. All rights reserved.
//
// In this HDL repository, there are many different and unique modules, consisting
// of various HDL (Verilog or VHDL) components. The individual modules are
// developed independently, and may be accompanied by separate and unique license
// terms.
//
// The user should read each of these license terms, and understand the
// freedoms and responsibilities that he or she has by using this source/core.
//
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
// A PARTICULAR PURPOSE.
//
// Redistribution and use of source or resulting binaries, with or without modification
// of this file, are permitted under one of the following two license terms:
//
//   1. The GNU General Public License version 2 as published by the
//      Free Software Foundation, which can be found in the top level directory
//      of this repository (LICENSE_GPL2), and also online at:
//      <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
//
// OR
//
//   2. An ADI specific BSD license, which can be found in the top level directory
//      of this repository (LICENSE_ADIBSD), and also on-line at:
//      https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
//      This will allow to generate bit files and not release the source code,
//      as long as it attaches to an ADI device.
//
// ***************************************************************************
// ***************************************************************************

`timescale 1ns/100ps

module axi_ad4858_channel #(

  parameter CHANNEL_ID = 0,
  parameter USERPORTS_DISABLE = 0,
  parameter DATAFORMAT_DISABLE = 0
) (

  // adc interface

  input                  adc_clk,
  input                  adc_rst,
  input                  adc_ch_valid_in,
  input          [31:0]  adc_ch_data_in,

  // dma interface

  output                 adc_enable,
  output                 adc_valid,
  output         [31:0]  adc_data,

  // error monitoring

  output reg             adc_or,
  output reg [ 6:0]      adc_status_header,
  output                 up_adc_pn_err,
  output                 up_adc_pn_oos,
  output                 up_adc_or,

  // format

  input      [ 1:0]      packet_format,
  input                  oversampling_en,

  // processor interface

  input                  up_rstn,
  input                  up_clk,
  input                  up_wreq,
  input      [13:0]      up_waddr,
  input      [31:0]      up_wdata,
  output                 up_wack,
  input                  up_rreq,
  input      [13:0]      up_raddr,
  output     [31:0]      up_rdata,
  output                 up_rack
);

  // internal registers

  reg                    adc_pn_err;
  reg                    adc_valid_f1;
  reg        [23:0]      adc_data_f1;
  reg        [31:0]      adc_raw_data;
  reg        [31:0]      read_channel_data;

  // internal signals

  wire                   adc_dfmt_se_s;
  wire                   adc_dfmt_type_s;
  wire                   adc_dfmt_enable_s;
  wire                   adc_pn_err_s;

  wire                   adc_valid_f2;
  wire        [31:0]     adc_data_f2;
  wire                   adc_valid_f2_ovs;
  wire        [31:0]     adc_data_f2_ovs;

  /////////////////
  wire  [31:0]           test_pattern;
  wire  [31:0]           expected_pattern;


  assign adc_pn_err_s = adc_pn_err;

  // expected pattern

  assign expected_pattern = 16'b1100110000111111;

  always @(posedge adc_clk) begin
    if (expected_pattern == adc_ch_data_in) begin
      adc_pn_err <= 1'b0;
    end else begin
      adc_pn_err <= 1'b1;
    end
  end

  always @(posedge adc_clk) begin
    if (adc_rst == 1) begin
      adc_raw_data <= 31'd0;
      adc_valid_f1 <= 1'd0;
      adc_data_f1 <= 24'd0;
      adc_or <= 1'b0;
      adc_status_header <= 7'd0;
    end else begin
      adc_valid_f1 <= adc_ch_valid_in;
      if (packet_format == 0) begin
        adc_raw_data <= {12'd0,adc_ch_data_in[19:0]};
        adc_data_f1 <= adc_ch_data_in[23:0];
        adc_or <= 1'b0;
        adc_status_header <= 7'd0;
      end else if (packet_format == 1) begin
        adc_raw_data <= {8'd0,adc_ch_data_in[23:0]};
        if (oversampling_en == 0) begin
          adc_data_f1 <= {4'd0, adc_ch_data_in[23:4]};
          adc_or <= adc_ch_data_in[3];
          adc_status_header <= {adc_ch_data_in[2:0], 4'd0};
        end else if (oversampling_en == 1) begin
          adc_data_f1 <= adc_ch_data_in[23:0];
          adc_or <= 3'd0;
          adc_status_header <= 7'd0;
        end
      end else begin
        adc_raw_data <= adc_ch_data_in;
        if (oversampling_en == 0) begin
          adc_data_f1 <= {4'd0, adc_ch_data_in[31:12]};
          adc_or <= adc_ch_data_in[11];
          adc_status_header <= adc_ch_data_in[10:4];
        end else if (oversampling_en == 1) begin
          adc_data_f1 <= adc_ch_data_in[31:8];
          adc_or <= adc_ch_data_in[7];
          adc_status_header <= adc_ch_data_in[6:0];
        end
      end
    end
  end

  ad_datafmt #(
    .DATA_WIDTH (20),
    .BITS_PER_SAMPLE (32),
    .DISABLE (DATAFORMAT_DISABLE)
  ) i_ad_datafmt (
    .clk (adc_clk),
    .valid (adc_valid_f1),
    .data (adc_data_f1[19:0]),
    .valid_out (adc_valid_f2),
    .data_out (adc_data_f2),
    .dfmt_enable (adc_dfmt_enable_s),
    .dfmt_type (adc_dfmt_type_s),
    .dfmt_se (adc_dfmt_se_s));

  ad_datafmt #(
    .DATA_WIDTH (24),
    .BITS_PER_SAMPLE (32),
    .DISABLE (DATAFORMAT_DISABLE)
  ) i_ad_datafmt_oversampling (
    .clk (adc_clk),
    .valid (adc_valid_f1),
    .data (adc_data_f1),
    .valid_out (adc_valid_f2_ovs),
    .data_out (adc_data_f2_ovs),
    .dfmt_enable (adc_dfmt_enable_s),
    .dfmt_type (adc_dfmt_type_s),
    .dfmt_se (adc_dfmt_se_s));

  assign adc_data = oversampling_en ? adc_data_f2_ovs : adc_data_f2;
  assign adc_valid = oversampling_en ? adc_valid_f2_ovs : adc_valid_f2;

  always @(posedge adc_clk) begin
    if (adc_rst) begin
      read_channel_data <= 32'd0;
    end else begin
      if (adc_valid_f1) begin
        read_channel_data <= adc_raw_data;
      end else begin
        read_channel_data <= read_channel_data;
      end
    end
  end

  // adc channel regmap

  up_adc_channel #(
    .CHANNEL_ID (CHANNEL_ID),
    .USERPORTS_DISABLE (USERPORTS_DISABLE),
    .DATAFORMAT_DISABLE (DATAFORMAT_DISABLE),
    .DCFILTER_DISABLE (1'b1),
    .IQCORRECTION_DISABLE (1'b1)
  ) i_up_adc_channel (
    .adc_clk (adc_clk),
    .adc_rst (adc_rst),
    .adc_enable (adc_enable),
    .adc_iqcor_enb (),
    .adc_dcfilt_enb (),
    .adc_dfmt_se (adc_dfmt_se_s),
    .adc_dfmt_type (adc_dfmt_type_s),
    .adc_dfmt_enable (adc_dfmt_enable_s),
    .adc_dcfilt_offset (),
    .adc_dcfilt_coeff (),
    .adc_iqcor_coeff_1 (),
    .adc_iqcor_coeff_2 (),
    .adc_pnseq_sel (),
    .adc_data_sel (),
    .adc_pn_err (adc_pn_err_s),
    .adc_pn_oos (1'b0),
    .adc_or (1'b0),
    .adc_read_data (read_channel_data),
    .adc_status_header ({1'b1, adc_status_header}),
    .adc_crc_err ('d0),
    .up_adc_crc_err (),
    .up_adc_pn_err (up_adc_pn_err),
    .up_adc_pn_oos (up_adc_pn_oos),
    .up_adc_or (up_adc_or),
    .up_usr_datatype_be (),
    .up_usr_datatype_signed (),
    .up_usr_datatype_shift (),
    .up_usr_datatype_total_bits (),
    .up_usr_datatype_bits (),
    .up_usr_decimation_m (),
    .up_usr_decimation_n (),
    .adc_usr_datatype_be (1'b0),
    .adc_usr_datatype_signed (1'b1),
    .adc_usr_datatype_shift (8'd0),
    .adc_usr_datatype_total_bits (8'd32),
    .adc_usr_datatype_bits (8'd20),
    .adc_usr_decimation_m (16'd1),
    .adc_usr_decimation_n (16'd1),
    .up_rstn (up_rstn),
    .up_clk (up_clk),
    .up_wreq (up_wreq),
    .up_waddr (up_waddr),
    .up_wdata (up_wdata),
    .up_wack (up_wack),
    .up_rreq (up_rreq),
    .up_raddr (up_raddr),
    .up_rdata (up_rdata),
    .up_rack (up_rack));

endmodule
