Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 01:11:02 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 97 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.580     -310.928                     50                  489        0.146        0.000                      0                  489        3.000        0.000                       0                   193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -11.580     -310.928                     50                  489        0.146        0.000                      0                  489        3.000        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           50  Failing Endpoints,  Worst Slack      -11.580ns,  Total Violation     -310.928ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.580ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.558ns  (logic 12.919ns (69.615%)  route 5.639ns (30.385%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm3/clk
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.674     2.103    fsm3/fsm3_out[24]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.227 r  fsm3/A_addr1[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.810     3.037    fsm3/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X34Y61         LUT4 (Prop_lut4_I2_O)        0.124     3.161 r  fsm3/A_addr1[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.468     3.630    fsm3/A_addr1[3]_INST_0_i_8_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.754 r  fsm3/A_addr1[3]_INST_0_i_2/O
                         net (fo=209, routed)         0.997     4.750    fsm2/out_reg[31]_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.874 r  fsm2/out__0_i_2/O
                         net (fo=1, routed)           0.402     5.277    mult1/mult1_left[15]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     9.313 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.315    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.833 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.648    11.480    mult1/out__1_n_105
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.604    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.154 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.154    mult1/out_carry_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.268    mult1/out_carry__0_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    mult1/out_carry__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.695 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.295    12.990    fsm2/mult1_out[15]
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.306    13.296 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.518    13.814    mult2/dsp_reg5_in[31]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.470 r  mult2/out/P[0]
                         net (fo=1, routed)           0.825    18.295    mult2/out_n_105
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124    18.419 r  mult2/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.419    mult2/out_carry_i_3__0_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.969 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.969    mult2/out_carry_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.083 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.083    mult2/out_carry__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.197 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.197    mult2/out_carry__1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.531 r  mult2/out_carry__2/O[1]
                         net (fo=1, routed)           0.000    19.531    v0/mult2_out[13]
    SLICE_X35Y61         FDRE                                         r  v0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    v0/clk
    SLICE_X35Y61         FDRE                                         r  v0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y61         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.531    
  -------------------------------------------------------------------
                         slack                                -11.580    

Slack (VIOLATED) :        -11.559ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.537ns  (logic 12.898ns (69.580%)  route 5.639ns (30.420%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm3/clk
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.674     2.103    fsm3/fsm3_out[24]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.227 r  fsm3/A_addr1[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.810     3.037    fsm3/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X34Y61         LUT4 (Prop_lut4_I2_O)        0.124     3.161 r  fsm3/A_addr1[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.468     3.630    fsm3/A_addr1[3]_INST_0_i_8_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.754 r  fsm3/A_addr1[3]_INST_0_i_2/O
                         net (fo=209, routed)         0.997     4.750    fsm2/out_reg[31]_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.874 r  fsm2/out__0_i_2/O
                         net (fo=1, routed)           0.402     5.277    mult1/mult1_left[15]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     9.313 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.315    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.833 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.648    11.480    mult1/out__1_n_105
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.604    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.154 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.154    mult1/out_carry_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.268    mult1/out_carry__0_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    mult1/out_carry__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.695 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.295    12.990    fsm2/mult1_out[15]
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.306    13.296 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.518    13.814    mult2/dsp_reg5_in[31]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.470 r  mult2/out/P[0]
                         net (fo=1, routed)           0.825    18.295    mult2/out_n_105
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124    18.419 r  mult2/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.419    mult2/out_carry_i_3__0_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.969 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.969    mult2/out_carry_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.083 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.083    mult2/out_carry__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.197 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.197    mult2/out_carry__1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.510 r  mult2/out_carry__2/O[3]
                         net (fo=1, routed)           0.000    19.510    v0/mult2_out[15]
    SLICE_X35Y61         FDRE                                         r  v0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    v0/clk
    SLICE_X35Y61         FDRE                                         r  v0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y61         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.510    
  -------------------------------------------------------------------
                         slack                                -11.559    

Slack (VIOLATED) :        -11.485ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.463ns  (logic 12.824ns (69.458%)  route 5.639ns (30.542%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm3/clk
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.674     2.103    fsm3/fsm3_out[24]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.227 r  fsm3/A_addr1[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.810     3.037    fsm3/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X34Y61         LUT4 (Prop_lut4_I2_O)        0.124     3.161 r  fsm3/A_addr1[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.468     3.630    fsm3/A_addr1[3]_INST_0_i_8_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.754 r  fsm3/A_addr1[3]_INST_0_i_2/O
                         net (fo=209, routed)         0.997     4.750    fsm2/out_reg[31]_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.874 r  fsm2/out__0_i_2/O
                         net (fo=1, routed)           0.402     5.277    mult1/mult1_left[15]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     9.313 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.315    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.833 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.648    11.480    mult1/out__1_n_105
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.604    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.154 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.154    mult1/out_carry_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.268    mult1/out_carry__0_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    mult1/out_carry__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.695 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.295    12.990    fsm2/mult1_out[15]
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.306    13.296 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.518    13.814    mult2/dsp_reg5_in[31]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.470 r  mult2/out/P[0]
                         net (fo=1, routed)           0.825    18.295    mult2/out_n_105
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124    18.419 r  mult2/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.419    mult2/out_carry_i_3__0_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.969 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.969    mult2/out_carry_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.083 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.083    mult2/out_carry__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.197 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.197    mult2/out_carry__1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.436 r  mult2/out_carry__2/O[2]
                         net (fo=1, routed)           0.000    19.436    v0/mult2_out[14]
    SLICE_X35Y61         FDRE                                         r  v0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    v0/clk
    SLICE_X35Y61         FDRE                                         r  v0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y61         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.436    
  -------------------------------------------------------------------
                         slack                                -11.485    

Slack (VIOLATED) :        -11.469ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.447ns  (logic 12.808ns (69.432%)  route 5.639ns (30.568%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm3/clk
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.674     2.103    fsm3/fsm3_out[24]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.227 r  fsm3/A_addr1[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.810     3.037    fsm3/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X34Y61         LUT4 (Prop_lut4_I2_O)        0.124     3.161 r  fsm3/A_addr1[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.468     3.630    fsm3/A_addr1[3]_INST_0_i_8_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.754 r  fsm3/A_addr1[3]_INST_0_i_2/O
                         net (fo=209, routed)         0.997     4.750    fsm2/out_reg[31]_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.874 r  fsm2/out__0_i_2/O
                         net (fo=1, routed)           0.402     5.277    mult1/mult1_left[15]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     9.313 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.315    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.833 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.648    11.480    mult1/out__1_n_105
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.604    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.154 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.154    mult1/out_carry_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.268    mult1/out_carry__0_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    mult1/out_carry__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.695 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.295    12.990    fsm2/mult1_out[15]
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.306    13.296 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.518    13.814    mult2/dsp_reg5_in[31]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.470 r  mult2/out/P[0]
                         net (fo=1, routed)           0.825    18.295    mult2/out_n_105
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124    18.419 r  mult2/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.419    mult2/out_carry_i_3__0_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.969 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.969    mult2/out_carry_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.083 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.083    mult2/out_carry__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.197 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.197    mult2/out_carry__1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.420 r  mult2/out_carry__2/O[0]
                         net (fo=1, routed)           0.000    19.420    v0/mult2_out[12]
    SLICE_X35Y61         FDRE                                         r  v0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    v0/clk
    SLICE_X35Y61         FDRE                                         r  v0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y61         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.420    
  -------------------------------------------------------------------
                         slack                                -11.469    

Slack (VIOLATED) :        -11.466ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.444ns  (logic 12.805ns (69.427%)  route 5.639ns (30.573%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm3/clk
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.674     2.103    fsm3/fsm3_out[24]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.227 r  fsm3/A_addr1[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.810     3.037    fsm3/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X34Y61         LUT4 (Prop_lut4_I2_O)        0.124     3.161 r  fsm3/A_addr1[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.468     3.630    fsm3/A_addr1[3]_INST_0_i_8_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.754 r  fsm3/A_addr1[3]_INST_0_i_2/O
                         net (fo=209, routed)         0.997     4.750    fsm2/out_reg[31]_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.874 r  fsm2/out__0_i_2/O
                         net (fo=1, routed)           0.402     5.277    mult1/mult1_left[15]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     9.313 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.315    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.833 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.648    11.480    mult1/out__1_n_105
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.604    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.154 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.154    mult1/out_carry_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.268    mult1/out_carry__0_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    mult1/out_carry__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.695 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.295    12.990    fsm2/mult1_out[15]
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.306    13.296 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.518    13.814    mult2/dsp_reg5_in[31]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.470 r  mult2/out/P[0]
                         net (fo=1, routed)           0.825    18.295    mult2/out_n_105
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124    18.419 r  mult2/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.419    mult2/out_carry_i_3__0_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.969 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.969    mult2/out_carry_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.083 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.083    mult2/out_carry__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.417 r  mult2/out_carry__1/O[1]
                         net (fo=1, routed)           0.000    19.417    v0/mult2_out[9]
    SLICE_X35Y60         FDRE                                         r  v0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    v0/clk
    SLICE_X35Y60         FDRE                                         r  v0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.417    
  -------------------------------------------------------------------
                         slack                                -11.466    

Slack (VIOLATED) :        -11.445ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.423ns  (logic 12.784ns (69.392%)  route 5.639ns (30.608%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm3/clk
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.674     2.103    fsm3/fsm3_out[24]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.227 r  fsm3/A_addr1[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.810     3.037    fsm3/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X34Y61         LUT4 (Prop_lut4_I2_O)        0.124     3.161 r  fsm3/A_addr1[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.468     3.630    fsm3/A_addr1[3]_INST_0_i_8_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.754 r  fsm3/A_addr1[3]_INST_0_i_2/O
                         net (fo=209, routed)         0.997     4.750    fsm2/out_reg[31]_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.874 r  fsm2/out__0_i_2/O
                         net (fo=1, routed)           0.402     5.277    mult1/mult1_left[15]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     9.313 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.315    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.833 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.648    11.480    mult1/out__1_n_105
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.604    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.154 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.154    mult1/out_carry_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.268    mult1/out_carry__0_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    mult1/out_carry__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.695 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.295    12.990    fsm2/mult1_out[15]
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.306    13.296 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.518    13.814    mult2/dsp_reg5_in[31]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.470 r  mult2/out/P[0]
                         net (fo=1, routed)           0.825    18.295    mult2/out_n_105
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124    18.419 r  mult2/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.419    mult2/out_carry_i_3__0_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.969 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.969    mult2/out_carry_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.083 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.083    mult2/out_carry__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.396 r  mult2/out_carry__1/O[3]
                         net (fo=1, routed)           0.000    19.396    v0/mult2_out[11]
    SLICE_X35Y60         FDRE                                         r  v0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    v0/clk
    SLICE_X35Y60         FDRE                                         r  v0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.396    
  -------------------------------------------------------------------
                         slack                                -11.445    

Slack (VIOLATED) :        -11.371ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.349ns  (logic 12.710ns (69.269%)  route 5.639ns (30.731%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm3/clk
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.674     2.103    fsm3/fsm3_out[24]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.227 r  fsm3/A_addr1[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.810     3.037    fsm3/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X34Y61         LUT4 (Prop_lut4_I2_O)        0.124     3.161 r  fsm3/A_addr1[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.468     3.630    fsm3/A_addr1[3]_INST_0_i_8_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.754 r  fsm3/A_addr1[3]_INST_0_i_2/O
                         net (fo=209, routed)         0.997     4.750    fsm2/out_reg[31]_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.874 r  fsm2/out__0_i_2/O
                         net (fo=1, routed)           0.402     5.277    mult1/mult1_left[15]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     9.313 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.315    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.833 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.648    11.480    mult1/out__1_n_105
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.604    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.154 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.154    mult1/out_carry_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.268    mult1/out_carry__0_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    mult1/out_carry__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.695 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.295    12.990    fsm2/mult1_out[15]
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.306    13.296 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.518    13.814    mult2/dsp_reg5_in[31]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.470 r  mult2/out/P[0]
                         net (fo=1, routed)           0.825    18.295    mult2/out_n_105
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124    18.419 r  mult2/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.419    mult2/out_carry_i_3__0_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.969 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.969    mult2/out_carry_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.083 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.083    mult2/out_carry__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.322 r  mult2/out_carry__1/O[2]
                         net (fo=1, routed)           0.000    19.322    v0/mult2_out[10]
    SLICE_X35Y60         FDRE                                         r  v0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    v0/clk
    SLICE_X35Y60         FDRE                                         r  v0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.322    
  -------------------------------------------------------------------
                         slack                                -11.371    

Slack (VIOLATED) :        -11.355ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.333ns  (logic 12.694ns (69.242%)  route 5.639ns (30.758%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm3/clk
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.674     2.103    fsm3/fsm3_out[24]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.227 r  fsm3/A_addr1[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.810     3.037    fsm3/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X34Y61         LUT4 (Prop_lut4_I2_O)        0.124     3.161 r  fsm3/A_addr1[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.468     3.630    fsm3/A_addr1[3]_INST_0_i_8_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.754 r  fsm3/A_addr1[3]_INST_0_i_2/O
                         net (fo=209, routed)         0.997     4.750    fsm2/out_reg[31]_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.874 r  fsm2/out__0_i_2/O
                         net (fo=1, routed)           0.402     5.277    mult1/mult1_left[15]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     9.313 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.315    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.833 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.648    11.480    mult1/out__1_n_105
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.604    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.154 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.154    mult1/out_carry_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.268    mult1/out_carry__0_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    mult1/out_carry__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.695 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.295    12.990    fsm2/mult1_out[15]
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.306    13.296 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.518    13.814    mult2/dsp_reg5_in[31]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.470 r  mult2/out/P[0]
                         net (fo=1, routed)           0.825    18.295    mult2/out_n_105
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124    18.419 r  mult2/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.419    mult2/out_carry_i_3__0_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.969 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.969    mult2/out_carry_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.083 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.083    mult2/out_carry__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.306 r  mult2/out_carry__1/O[0]
                         net (fo=1, routed)           0.000    19.306    v0/mult2_out[8]
    SLICE_X35Y60         FDRE                                         r  v0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    v0/clk
    SLICE_X35Y60         FDRE                                         r  v0/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.306    
  -------------------------------------------------------------------
                         slack                                -11.355    

Slack (VIOLATED) :        -11.352ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.330ns  (logic 12.691ns (69.237%)  route 5.639ns (30.763%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm3/clk
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.674     2.103    fsm3/fsm3_out[24]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.227 r  fsm3/A_addr1[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.810     3.037    fsm3/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X34Y61         LUT4 (Prop_lut4_I2_O)        0.124     3.161 r  fsm3/A_addr1[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.468     3.630    fsm3/A_addr1[3]_INST_0_i_8_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.754 r  fsm3/A_addr1[3]_INST_0_i_2/O
                         net (fo=209, routed)         0.997     4.750    fsm2/out_reg[31]_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.874 r  fsm2/out__0_i_2/O
                         net (fo=1, routed)           0.402     5.277    mult1/mult1_left[15]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     9.313 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.315    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.833 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.648    11.480    mult1/out__1_n_105
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.604    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.154 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.154    mult1/out_carry_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.268    mult1/out_carry__0_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    mult1/out_carry__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.695 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.295    12.990    fsm2/mult1_out[15]
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.306    13.296 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.518    13.814    mult2/dsp_reg5_in[31]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.470 r  mult2/out/P[0]
                         net (fo=1, routed)           0.825    18.295    mult2/out_n_105
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124    18.419 r  mult2/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.419    mult2/out_carry_i_3__0_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.969 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.969    mult2/out_carry_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.303 r  mult2/out_carry__0/O[1]
                         net (fo=1, routed)           0.000    19.303    v0/mult2_out[5]
    SLICE_X35Y59         FDRE                                         r  v0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    v0/clk
    SLICE_X35Y59         FDRE                                         r  v0/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.303    
  -------------------------------------------------------------------
                         slack                                -11.352    

Slack (VIOLATED) :        -11.331ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.309ns  (logic 12.670ns (69.201%)  route 5.639ns (30.798%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm3/clk
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.674     2.103    fsm3/fsm3_out[24]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.227 r  fsm3/A_addr1[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.810     3.037    fsm3/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X34Y61         LUT4 (Prop_lut4_I2_O)        0.124     3.161 r  fsm3/A_addr1[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.468     3.630    fsm3/A_addr1[3]_INST_0_i_8_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.754 r  fsm3/A_addr1[3]_INST_0_i_2/O
                         net (fo=209, routed)         0.997     4.750    fsm2/out_reg[31]_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.874 r  fsm2/out__0_i_2/O
                         net (fo=1, routed)           0.402     5.277    mult1/mult1_left[15]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     9.313 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.315    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.833 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.648    11.480    mult1/out__1_n_105
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.604    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.154 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.154    mult1/out_carry_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.268    mult1/out_carry__0_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    mult1/out_carry__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.695 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.295    12.990    fsm2/mult1_out[15]
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.306    13.296 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.518    13.814    mult2/dsp_reg5_in[31]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.470 r  mult2/out/P[0]
                         net (fo=1, routed)           0.825    18.295    mult2/out_n_105
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124    18.419 r  mult2/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.419    mult2/out_carry_i_3__0_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.969 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.969    mult2/out_carry_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.282 r  mult2/out_carry__0/O[3]
                         net (fo=1, routed)           0.000    19.282    v0/mult2_out[7]
    SLICE_X35Y59         FDRE                                         r  v0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    v0/clk
    SLICE_X35Y59         FDRE                                         r  v0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.282    
  -------------------------------------------------------------------
                         slack                                -11.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.549%)  route 0.074ns (28.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    cond_computed1/clk
    SLICE_X40Y60         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.074     0.625    fsm6/cond_computed1_out
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.670 r  fsm6/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.670    done_reg1/out_reg[0]_1
    SLICE_X41Y60         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    done_reg1/clk
    SLICE_X41Y60         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 j0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    j0/clk
    SLICE_X46Y59         FDRE                                         r  j0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  j0/out_reg[1]/Q
                         net (fo=4, routed)           0.073     0.631    j0/Q[1]
    SLICE_X46Y59         LUT6 (Prop_lut6_I3_O)        0.098     0.729 r  j0/out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.729    j0/j0_in[2]
    SLICE_X46Y59         FDRE                                         r  j0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    j0/clk
    SLICE_X46Y59         FDRE                                         r  j0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y59         FDRE (Hold_fdre_C_D)         0.121     0.553    j0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.767%)  route 0.115ns (38.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    done_reg1/clk
    SLICE_X41Y60         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  done_reg1/out_reg[0]/Q
                         net (fo=10, routed)          0.115     0.666    fsm6/done_reg1_out
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.711 r  fsm6/out[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.711    cond_computed1/out_reg[0]_0
    SLICE_X40Y60         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    cond_computed1/clk
    SLICE_X40Y60         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    fsm5/clk
    SLICE_X43Y60         FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm5/out_reg[2]/Q
                         net (fo=11, routed)          0.133     0.684    fsm5/out_reg_n_0_[2]
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.729 r  fsm5/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.729    fsm5/out[2]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  fsm5/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    fsm5/clk
    SLICE_X43Y60         FDRE                                         r  fsm5/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm5/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.320%)  route 0.163ns (46.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    fsm0/clk
    SLICE_X48Y62         FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm0/out_reg[1]/Q
                         net (fo=9, routed)           0.163     0.714    j0/out_reg[2]_0[1]
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.759 r  j0/out[3]_i_2__3/O
                         net (fo=1, routed)           0.000     0.759    j0/j0_in[3]
    SLICE_X46Y61         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    j0/clk
    SLICE_X46Y61         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.120     0.552    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.235%)  route 0.157ns (45.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    cond_computed1/clk
    SLICE_X40Y60         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.157     0.708    i0/cond_computed1_out
    SLICE_X41Y61         LUT5 (Prop_lut5_I1_O)        0.045     0.753 r  i0/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.753    cond_stored1/out_reg[0]_0
    SLICE_X41Y61         FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    cond_stored1/clk
    SLICE_X41Y61         FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.265%)  route 0.163ns (46.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    i0/clk
    SLICE_X43Y60         FDRE                                         r  i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/done_reg/Q
                         net (fo=4, routed)           0.163     0.714    fsm6/i0_done
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.759 r  fsm6/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.759    fsm6/out[0]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  fsm6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    fsm6/clk
    SLICE_X40Y60         FDRE                                         r  fsm6/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    j0/clk
    SLICE_X46Y59         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.760    fsm0/Q[0]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.043     0.803 r  fsm0/out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.803    j0/D[1]
    SLICE_X46Y59         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    j0/clk
    SLICE_X46Y59         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y59         FDRE (Hold_fdre_C_D)         0.131     0.563    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.431%)  route 0.175ns (45.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    fsm3/clk
    SLICE_X38Y60         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm3/out_reg[0]/Q
                         net (fo=7, routed)           0.175     0.749    fsm3/fsm3_out[0]
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  fsm3/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.794    fsm3/out[0]_i_1_n_0
    SLICE_X38Y60         FDRE                                         r  fsm3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    fsm3/clk
    SLICE_X38Y60         FDRE                                         r  fsm3/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.719%)  route 0.147ns (41.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    cond_stored0/clk
    SLICE_X42Y61         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_stored0/out_reg[0]/Q
                         net (fo=7, routed)           0.147     0.721    fsm4/cond_stored0_out
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.766 r  fsm4/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.766    cond_computed0/out_reg[0]_1
    SLICE_X40Y61         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X40Y61         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.091     0.523    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y55  v0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y57  v0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y57  v0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y58  v0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y58  v0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y58  v0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y58  v0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y58  v0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y58  v0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y58  v0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  v0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y57  v0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y57  v0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y58  v0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y58  v0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y58  v0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y58  v0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y58  v0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y58  v0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y58  v0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  v0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y57  v0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y57  v0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y58  v0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y58  v0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y58  v0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y58  v0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y58  v0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y58  v0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y58  v0/out_reg[18]/C



