design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/piotro/ppcpu_caravel/openlane/clock_div,clock_div,22_09_11_15_15,flow completed,0h1m14s0ms,0h0m57s0ms,-2.0,0.0064,-1,42.53,563.07,-1,0,0,0,0,0,0,0,0,0,-1,-1,5996,1302,0.0,0.0,-1,0.0,-1,0.0,0.0,-1,0.0,-1,4329222.0,0.0,29.16,32.46,4.24,4.9,-1,55,109,12,36,0,0,0,85,1,1,7,0,9,8,7,16,34,27,8,42,57,0,99,4016.230400000001,0.000233,0.000113,1.01e-06,0.000291,0.000145,1.48e-09,0.00033,0.000172,2.26e-09,4.29,11.0,90.9090909090909,10.0,DELAY 0,10,50,1,17.240000000000002,14.56,0.43,0.3,sky130_fd_sc_hd,4,4
