# Reading pref.tcl
# do tristate_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/admin/Desktop/Quartus/tristate {C:/Users/admin/Desktop/Quartus/tristate/tristatebuffertb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:42 on Mar 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/Desktop/Quartus/tristate" C:/Users/admin/Desktop/Quartus/tristate/tristatebuffertb.v 
# -- Compiling module tristatebuffertb
# -- Compiling module tristatebuffer
# 
# Top level modules:
# 	tristatebuffertb
# End time: 21:39:42 on Mar 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tristatebuffertb
# vsim work.tristatebuffertb 
# Start time: 21:39:45 on Mar 21,2025
# Loading work.tristatebuffertb
# Loading work.tristatebuffer
add wave -position insertpoint  \
sim:/tristatebuffertb/in \
sim:/tristatebuffertb/enable \
sim:/tristatebuffertb/out
run
# ** Note: $finish    : C:/Users/admin/Desktop/Quartus/tristate/tristatebuffertb.v(18)
#    Time: 40 ps  Iteration: 0  Instance: /tristatebuffertb
# 1
# Break in Module tristatebuffertb at C:/Users/admin/Desktop/Quartus/tristate/tristatebuffertb.v line 18
# End time: 21:40:20 on Mar 21,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
