<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_c29ec720'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_R_Req_c29ec720')">rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.17</td>
<td class="s10 cl rt"><a href="mod1339.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1339.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1339.html#Toggle" > 80.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1339.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1339.html#inst_tag_165047"  onclick="showContent('inst_tag_165047')">config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></td>
<td class="s8 cl rt"> 83.89</td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165047_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165047_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1339.html#inst_tag_165047_Toggle" > 35.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165047_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1339.html#inst_tag_165046"  onclick="showContent('inst_tag_165046')">config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></td>
<td class="s8 cl rt"> 84.86</td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165046_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165046_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1339.html#inst_tag_165046_Toggle" > 39.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165046_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1339.html#inst_tag_165048"  onclick="showContent('inst_tag_165048')">config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></td>
<td class="s8 cl rt"> 87.79</td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165048_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165048_Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1339.html#inst_tag_165048_Toggle" > 51.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165048_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1339.html#inst_tag_165049"  onclick="showContent('inst_tag_165049')">config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></td>
<td class="s9 cl rt"> 94.82</td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165049_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165049_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1339.html#inst_tag_165049_Toggle" > 79.30</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165049_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_165047'>
<hr>
<a name="inst_tag_165047"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_165047" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.89</td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165047_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165047_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1339.html#inst_tag_165047_Toggle" > 35.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165047_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 38.77</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.84</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.19</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1183.html#inst_tag_129654" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_75321" id="tag_urg_inst_75321">Aap</a></td>
<td class="s7 cl rt"> 77.73</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_75322" id="tag_urg_inst_75322">Aap_0</a></td>
<td class="s7 cl rt"> 74.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 24.79</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1810.html#inst_tag_226531" id="tag_urg_inst_226531">Awp</a></td>
<td class="s8 cl rt"> 86.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.77</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552.html#inst_tag_38659" id="tag_urg_inst_38659">ue</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251153" id="tag_urg_inst_251153">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251154" id="tag_urg_inst_251154">ursrrrg129</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251152" id="tag_urg_inst_251152">ursrrrg428</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251151" id="tag_urg_inst_251151">ursrrrg435</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1411.html#inst_tag_172385" id="tag_urg_inst_172385">usm</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_165046'>
<hr>
<a name="inst_tag_165046"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_165046" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.86</td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165046_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165046_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1339.html#inst_tag_165046_Toggle" > 39.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165046_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.44</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 41.77</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.99</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1183.html#inst_tag_129653" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_75319" id="tag_urg_inst_75319">Aap</a></td>
<td class="s7 cl rt"> 77.17</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.51</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_75320" id="tag_urg_inst_75320">Aap_0</a></td>
<td class="s7 cl rt"> 78.99</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1810.html#inst_tag_226530" id="tag_urg_inst_226530">Awp</a></td>
<td class="s8 cl rt"> 86.02</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.05</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552.html#inst_tag_38658" id="tag_urg_inst_38658">ue</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251146" id="tag_urg_inst_251146">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251147" id="tag_urg_inst_251147">ursrrrg129</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251145" id="tag_urg_inst_251145">ursrrrg428</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251144" id="tag_urg_inst_251144">ursrrrg435</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1411.html#inst_tag_172384" id="tag_urg_inst_172384">usm</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_165048'>
<hr>
<a name="inst_tag_165048"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_165048" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.79</td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165048_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165048_Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1339.html#inst_tag_165048_Toggle" > 51.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165048_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.94</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 75.45</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.02</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1183.html#inst_tag_129655" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_75323" id="tag_urg_inst_75323">Aap</a></td>
<td class="s8 cl rt"> 80.11</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.34</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_75324" id="tag_urg_inst_75324">Aap_0</a></td>
<td class="s7 cl rt"> 76.75</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.25</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1810.html#inst_tag_226532" id="tag_urg_inst_226532">Awp</a></td>
<td class="s9 cl rt"> 96.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.80</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552.html#inst_tag_38661" id="tag_urg_inst_38661">ue</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251187" id="tag_urg_inst_251187">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251188" id="tag_urg_inst_251188">ursrrrg129</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251186" id="tag_urg_inst_251186">ursrrrg428</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251185" id="tag_urg_inst_251185">ursrrrg435</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1411.html#inst_tag_172387" id="tag_urg_inst_172387">usm</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_165049'>
<hr>
<a name="inst_tag_165049"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_165049" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.82</td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165049_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165049_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1339.html#inst_tag_165049_Toggle" > 79.30</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1339.html#inst_tag_165049_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.34</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 77.37</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.34</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1183.html#inst_tag_129656" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_75325" id="tag_urg_inst_75325">Aap</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_75326" id="tag_urg_inst_75326">Aap_0</a></td>
<td class="s9 cl rt"> 91.04</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1810.html#inst_tag_226533" id="tag_urg_inst_226533">Awp</a></td>
<td class="s9 cl rt"> 97.70</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552.html#inst_tag_38662" id="tag_urg_inst_38662">ue</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_1.html#inst_tag_251196" id="tag_urg_inst_251196">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_1.html#inst_tag_251197" id="tag_urg_inst_251197">ursrrrg129</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251195" id="tag_urg_inst_251195">ursrrrg428</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251194" id="tag_urg_inst_251194">ursrrrg435</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1411.html#inst_tag_172388" id="tag_urg_inst_172388">usm</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_c29ec720'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1339.html" >rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142262</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142269</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142274</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142279</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142409</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142494</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142501</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142518</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142525</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142538</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142545</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142560</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
142261                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142262     1/1          		if ( ! Sys_Clk_RstN )
142263     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
142264     1/1          		else if ( ReqIsPreStrm )
142265     1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
142266                  	rsnoc_z_T_C_S_C_L_R_S_M_3 usm( .I( { GenAddrForLen [1:0] ^ GenAddrLsbEnd [1:0] , 1'b1 } ) , .O( u_761f ) );
142267                  	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_761f ) , .O( u_dade ) );
142268                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142269     1/1          		if ( ! Sys_Clk_RstN )
142270     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
142271     1/1          		else if ( ReqIsPreStrm )
142272     1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
142273                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142274     1/1          		if ( ! Sys_Clk_RstN )
142275     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
142276     1/1          		else if ( ReqIsPreStrm )
142277     1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
142278                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142279     1/1          		if ( ! Sys_Clk_RstN )
142280     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
142281     1/1          		else if ( EnIdReg )
142282     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
142283                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap(
142284                  		.Rx_0( u_b31_0 )
142285                  	,	.Rx_1( u_b31_1 )
142286                  	,	.Rx_10( u_b31_10 )
142287                  	,	.Rx_2( u_b31_2 )
142288                  	,	.Rx_3( u_b31_3 )
142289                  	,	.Rx_4( u_b31_4 )
142290                  	,	.Rx_5( u_b31_5 )
142291                  	,	.Rx_6( u_b31_6 )
142292                  	,	.RxRdy( u_574 )
142293                  	,	.RxVld( AxiAwB_Valid )
142294                  	,	.Sys_Clk( Sys_Clk )
142295                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142296                  	,	.Sys_Clk_En( Sys_Clk_En )
142297                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142298                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142299                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142300                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142301                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
142302                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
142303                  	,	.Tx_0( u_474f_0 )
142304                  	,	.Tx_1( u_474f_1 )
142305                  	,	.Tx_10( u_474f_10 )
142306                  	,	.Tx_2( u_474f_2 )
142307                  	,	.Tx_3( u_474f_3 )
142308                  	,	.Tx_4( u_474f_4 )
142309                  	,	.Tx_5( u_474f_5 )
142310                  	,	.Tx_6( u_474f_6 )
142311                  	,	.TxRdy( Axi_aw_ready )
142312                  	,	.TxVld( Axi_aw_valid )
142313                  	);
142314                  	assign AxiAwB_Ready = u_574;
142315                  	assign AxiAw_Ready = AxiAwB_Ready;
142316                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
142317                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
142318                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg435(
142319                  		.Clk( Sys_Clk )
142320                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142321                  	,	.Clk_En( Sys_Clk_En )
142322                  	,	.Clk_EnS( Sys_Clk_EnS )
142323                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142324                  	,	.Clk_RstN( Sys_Clk_RstN )
142325                  	,	.Clk_Tm( Sys_Clk_Tm )
142326                  	,	.O( WrDataNotVld )
142327                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
142328                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
142329                  	);
142330                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg428(
142331                  		.Clk( Sys_Clk )
142332                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142333                  	,	.Clk_En( Sys_Clk_En )
142334                  	,	.Clk_EnS( Sys_Clk_EnS )
142335                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142336                  	,	.Clk_RstN( Sys_Clk_RstN )
142337                  	,	.Clk_Tm( Sys_Clk_Tm )
142338                  	,	.O( WrAddrCyN )
142339                  	,	.Reset( RstWrAddrCyN )
142340                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
142341                  	);
142342                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 Awp(
142343                  		.Rx_0( u_2e3f_0 )
142344                  	,	.Rx_2( u_2e3f_2 )
142345                  	,	.Rx_4( u_2e3f_4 )
142346                  	,	.RxRdy( u_614 )
142347                  	,	.RxVld( AxiW_Valid )
142348                  	,	.Sys_Clk( Sys_Clk )
142349                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142350                  	,	.Sys_Clk_En( Sys_Clk_En )
142351                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142352                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142353                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142354                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142355                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
142356                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
142357                  	,	.Tx_0( u_d641_0 )
142358                  	,	.Tx_2( u_d641_2 )
142359                  	,	.Tx_4( u_d641_4 )
142360                  	,	.TxRdy( Axi_w_ready )
142361                  	,	.TxVld( Axi_w_valid )
142362                  	);
142363                  	assign AxiW_Ready = u_614;
142364                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
142365                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
142366                  	assign Gen_Req_Rdy = AxiRdy;
142367                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
142368                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
142369                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
142370                  	assign u_b175 = Gen_Req_Data [31:28];
142371                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
142372                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
142373                  	assign AxiAr_Addr = ArAddr;
142374                  	assign AxiArD_Addr = AxiAr_Addr;
142375                  	assign AxiArDB_Addr = AxiArD_Addr;
142376                  	assign u_6808_0 = AxiArDB_Addr;
142377                  	assign AxiAr_Burst = ReqBurst;
142378                  	assign AxiArD_Burst = AxiAr_Burst;
142379                  	assign AxiArDB_Burst = AxiArD_Burst;
142380                  	assign u_6808_1 = AxiArDB_Burst;
142381                  	assign AxiAr_Size = ReqAxiSize;
142382                  	assign AxiArD_Size = AxiAr_Size;
142383                  	assign AxiArDB_Size = AxiArD_Size;
142384                  	assign u_6808_10 = AxiArDB_Size;
142385                  	assign AxiAr_Cache = ReqCacheMap;
142386                  	assign AxiArD_Cache = AxiAr_Cache;
142387                  	assign AxiArDB_Cache = AxiArD_Cache;
142388                  	assign u_6808_2 = AxiArDB_Cache;
142389                  	assign AxiAr_Id = { ReqId };
142390                  	assign AxiArD_Id = AxiAr_Id;
142391                  	assign AxiArDB_Id = AxiArD_Id;
142392                  	assign u_6808_3 = AxiArDB_Id;
142393                  	assign AxiAr_Len = ReqAxiLength;
142394                  	assign AxiArD_Len = AxiAr_Len;
142395                  	assign AxiArDB_Len = AxiArD_Len;
142396                  	assign u_6808_4 = AxiArDB_Len;
142397                  	assign AxiAr_Lock = ReqLock [0];
142398                  	assign AxiArD_Lock = AxiAr_Lock;
142399                  	assign AxiArDB_Lock = AxiArD_Lock;
142400                  	assign u_6808_5 = AxiArDB_Lock;
142401                  	assign AxiAr_Prot = ReqProtMap;
142402                  	assign AxiArD_Prot = AxiAr_Prot;
142403                  	assign AxiArDB_Prot = AxiArD_Prot;
142404                  	assign u_6808_6 = AxiArDB_Prot;
142405                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
142406                  	assign AxiArD_Valid = AxiAr_Valid;
142407                  	assign AxiArDB_Valid = AxiArD_Valid;
142408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142409     1/1          		if ( ! Sys_Clk_RstN )
142410     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
142411     1/1          		else if ( EnRegReq )
142412     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
142413                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
142414                  		.Clk( Sys_Clk )
142415                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142416                  	,	.Clk_En( Sys_Clk_En )
142417                  	,	.Clk_EnS( Sys_Clk_EnS )
142418                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142419                  	,	.Clk_RstN( Sys_Clk_RstN )
142420                  	,	.Clk_Tm( Sys_Clk_Tm )
142421                  	,	.O( IsLastReq )
142422                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
142423                  	,		.Set(
142424                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
142425                  		)
142426                  	);
142427                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
142428                  		.Clk( Sys_Clk )
142429                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142430                  	,	.Clk_En( Sys_Clk_En )
142431                  	,	.Clk_EnS( Sys_Clk_EnS )
142432                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142433                  	,	.Clk_RstN( Sys_Clk_RstN )
142434                  	,	.Clk_Tm( Sys_Clk_Tm )
142435                  	,	.O( EnStream )
142436                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
142437                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
142438                  	);
142439                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
142440                  		.Rx_0( u_6808_0 )
142441                  	,	.Rx_1( u_6808_1 )
142442                  	,	.Rx_10( u_6808_10 )
142443                  	,	.Rx_2( u_6808_2 )
142444                  	,	.Rx_3( u_6808_3 )
142445                  	,	.Rx_4( u_6808_4 )
142446                  	,	.Rx_5( u_6808_5 )
142447                  	,	.Rx_6( u_6808_6 )
142448                  	,	.RxRdy( u_336 )
142449                  	,	.RxVld( AxiArDB_Valid )
142450                  	,	.Sys_Clk( Sys_Clk )
142451                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142452                  	,	.Sys_Clk_En( Sys_Clk_En )
142453                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142454                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142455                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142456                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142457                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
142458                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
142459                  	,	.Tx_0( u_a246_0 )
142460                  	,	.Tx_1( u_a246_1 )
142461                  	,	.Tx_10( u_a246_10 )
142462                  	,	.Tx_2( u_a246_2 )
142463                  	,	.Tx_3( u_a246_3 )
142464                  	,	.Tx_4( u_a246_4 )
142465                  	,	.Tx_5( u_a246_5 )
142466                  	,	.Tx_6( u_a246_6 )
142467                  	,	.TxRdy( Axi_ar_ready )
142468                  	,	.TxVld( Axi_ar_valid )
142469                  	);
142470                  	assign Axi_ar_addr = u_a246_0;
142471                  	assign Axi_ar_burst = u_a246_1;
142472                  	assign Axi_ar_cache = u_a246_2;
142473                  	assign Axi_ar_id = u_a246_3;
142474                  	assign Axi_ar_len = u_a246_4;
142475                  	assign Axi_ar_lock = u_a246_5;
142476                  	assign Axi_ar_prot = u_a246_6;
142477                  	assign Axi_ar_size = u_a246_10;
142478                  	assign Axi_aw_addr = u_474f_0;
142479                  	assign Axi_aw_burst = u_474f_1;
142480                  	assign Axi_aw_cache = u_474f_2;
142481                  	assign Axi_aw_id = u_474f_3;
142482                  	assign Axi_aw_len = u_474f_4;
142483                  	assign Axi_aw_lock = u_474f_5;
142484                  	assign Axi_aw_prot = u_474f_6;
142485                  	assign Axi_aw_size = u_474f_10;
142486                  	assign Axi_w_data = u_d641_0;
142487                  	assign Axi_w_last = u_d641_2;
142488                  	assign Axi_w_strb = u_d641_4;
142489                  	assign LockAbort = 1'b0;
142490                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
142491                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
142492                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
142493                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142494     1/1          			if ( ! Sys_Clk_RstN )
142495     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
142496     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
142497     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
142498                  	// synopsys translate_off
142499                  	// synthesis translate_off
142500                  	always @( posedge Sys_Clk )
142501     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142502     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
142503                  			&amp;
142504                  			1'b1
142505                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
142506                  			) begin
142507     <font color = "grey">unreachable  </font>				dontStop = 0;
142508     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142509     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142510     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
142511     <font color = "grey">unreachable  </font>					$stop;
142512                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142513                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142514                  	// synthesis translate_on
142515                  	// synopsys translate_on
142516                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
142517                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142518     1/1          			if ( ! Sys_Clk_RstN )
142519     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
142520     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
142521     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0010 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
142522                  	// synopsys translate_off
142523                  	// synthesis translate_off
142524                  	always @( posedge Sys_Clk )
142525     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142526     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
142527     <font color = "grey">unreachable  </font>				dontStop = 0;
142528     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142529     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142530     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 2.&quot; );
142531     <font color = "grey">unreachable  </font>					$stop;
142532                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142533                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142534                  	// synthesis translate_on
142535                  	// synopsys translate_on
142536                  	assign IllStrmLen1W = u_f766 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
142537                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142538     1/1          			if ( ! Sys_Clk_RstN )
142539     1/1          				u_f766 &lt;= #1.0 ( 1'b0 );
142540     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
142541     1/1          				u_f766 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
142542                  	// synopsys translate_off
142543                  	// synthesis translate_off
142544                  	always @( posedge Sys_Clk )
142545     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142546     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
142547     <font color = "grey">unreachable  </font>				dontStop = 0;
142548     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142549     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142550     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
142551     <font color = "grey">unreachable  </font>					$stop;
142552                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142553                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142554                  	// synthesis translate_on
142555                  	// synopsys translate_on
142556                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
142557                  	// synopsys translate_off
142558                  	// synthesis translate_off
142559                  	always @( posedge Sys_Clk )
142560     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142561     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
142562     <font color = "grey">unreachable  </font>				dontStop = 0;
142563     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142564     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142565     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
142566     <font color = "grey">unreachable  </font>					$stop;
142567                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142568                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1339.html" >rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142213
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142229
 EXPRESSION (EnStream ? Len1W[3:0] : GenAddrLsbEnd[5:2])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142233
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b010 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142233
 SUB-EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142243
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142368
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142372
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1339.html" >rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">24</td>
<td class="rt">48.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">413</td>
<td class="rt">80.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">212</td>
<td class="rt">82.81 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">201</td>
<td class="rt">78.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">24</td>
<td class="rt">48.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">413</td>
<td class="rt">80.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">212</td>
<td class="rt">82.81 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">201</td>
<td class="rt">78.52 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[25:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[25:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[25:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1339.html" >rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142213</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142229</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142233</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142243</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142368</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142372</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142262</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142269</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142274</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142279</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142409</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142494</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142518</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142538</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142213     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142229     	assign AxiLen = EnStream ? Len1W [3:0] : GenAddrLsbEnd [5:2];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142233     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b010 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142243     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142368     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142372     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142262     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142263     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
142264     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142265     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142269     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142270     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
142271     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142272     			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142274     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142275     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
142276     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142277     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142279     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142280     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
142281     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
142282     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142410     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
142411     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
142412     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142494     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142495     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
142496     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142497     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142518     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142519     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
142520     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142521     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0010 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142538     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142539     				u_f766 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
142540     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142541     				u_f766 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_165047'>
<a name="inst_tag_165047_Line"></a>
<b>Line Coverage for Instance : <a href="mod1339.html#inst_tag_165047" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142262</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142269</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142274</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142279</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142409</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142494</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142501</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142518</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142525</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142538</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142545</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142560</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
142261                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142262     1/1          		if ( ! Sys_Clk_RstN )
142263     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
142264     1/1          		else if ( ReqIsPreStrm )
142265     1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
142266                  	rsnoc_z_T_C_S_C_L_R_S_M_3 usm( .I( { GenAddrForLen [1:0] ^ GenAddrLsbEnd [1:0] , 1'b1 } ) , .O( u_761f ) );
142267                  	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_761f ) , .O( u_dade ) );
142268                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142269     1/1          		if ( ! Sys_Clk_RstN )
142270     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
142271     1/1          		else if ( ReqIsPreStrm )
142272     1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
142273                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142274     1/1          		if ( ! Sys_Clk_RstN )
142275     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
142276     1/1          		else if ( ReqIsPreStrm )
142277     1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
142278                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142279     1/1          		if ( ! Sys_Clk_RstN )
142280     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
142281     1/1          		else if ( EnIdReg )
142282     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
142283                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap(
142284                  		.Rx_0( u_b31_0 )
142285                  	,	.Rx_1( u_b31_1 )
142286                  	,	.Rx_10( u_b31_10 )
142287                  	,	.Rx_2( u_b31_2 )
142288                  	,	.Rx_3( u_b31_3 )
142289                  	,	.Rx_4( u_b31_4 )
142290                  	,	.Rx_5( u_b31_5 )
142291                  	,	.Rx_6( u_b31_6 )
142292                  	,	.RxRdy( u_574 )
142293                  	,	.RxVld( AxiAwB_Valid )
142294                  	,	.Sys_Clk( Sys_Clk )
142295                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142296                  	,	.Sys_Clk_En( Sys_Clk_En )
142297                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142298                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142299                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142300                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142301                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
142302                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
142303                  	,	.Tx_0( u_474f_0 )
142304                  	,	.Tx_1( u_474f_1 )
142305                  	,	.Tx_10( u_474f_10 )
142306                  	,	.Tx_2( u_474f_2 )
142307                  	,	.Tx_3( u_474f_3 )
142308                  	,	.Tx_4( u_474f_4 )
142309                  	,	.Tx_5( u_474f_5 )
142310                  	,	.Tx_6( u_474f_6 )
142311                  	,	.TxRdy( Axi_aw_ready )
142312                  	,	.TxVld( Axi_aw_valid )
142313                  	);
142314                  	assign AxiAwB_Ready = u_574;
142315                  	assign AxiAw_Ready = AxiAwB_Ready;
142316                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
142317                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
142318                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg435(
142319                  		.Clk( Sys_Clk )
142320                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142321                  	,	.Clk_En( Sys_Clk_En )
142322                  	,	.Clk_EnS( Sys_Clk_EnS )
142323                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142324                  	,	.Clk_RstN( Sys_Clk_RstN )
142325                  	,	.Clk_Tm( Sys_Clk_Tm )
142326                  	,	.O( WrDataNotVld )
142327                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
142328                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
142329                  	);
142330                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg428(
142331                  		.Clk( Sys_Clk )
142332                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142333                  	,	.Clk_En( Sys_Clk_En )
142334                  	,	.Clk_EnS( Sys_Clk_EnS )
142335                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142336                  	,	.Clk_RstN( Sys_Clk_RstN )
142337                  	,	.Clk_Tm( Sys_Clk_Tm )
142338                  	,	.O( WrAddrCyN )
142339                  	,	.Reset( RstWrAddrCyN )
142340                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
142341                  	);
142342                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 Awp(
142343                  		.Rx_0( u_2e3f_0 )
142344                  	,	.Rx_2( u_2e3f_2 )
142345                  	,	.Rx_4( u_2e3f_4 )
142346                  	,	.RxRdy( u_614 )
142347                  	,	.RxVld( AxiW_Valid )
142348                  	,	.Sys_Clk( Sys_Clk )
142349                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142350                  	,	.Sys_Clk_En( Sys_Clk_En )
142351                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142352                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142353                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142354                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142355                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
142356                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
142357                  	,	.Tx_0( u_d641_0 )
142358                  	,	.Tx_2( u_d641_2 )
142359                  	,	.Tx_4( u_d641_4 )
142360                  	,	.TxRdy( Axi_w_ready )
142361                  	,	.TxVld( Axi_w_valid )
142362                  	);
142363                  	assign AxiW_Ready = u_614;
142364                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
142365                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
142366                  	assign Gen_Req_Rdy = AxiRdy;
142367                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
142368                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
142369                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
142370                  	assign u_b175 = Gen_Req_Data [31:28];
142371                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
142372                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
142373                  	assign AxiAr_Addr = ArAddr;
142374                  	assign AxiArD_Addr = AxiAr_Addr;
142375                  	assign AxiArDB_Addr = AxiArD_Addr;
142376                  	assign u_6808_0 = AxiArDB_Addr;
142377                  	assign AxiAr_Burst = ReqBurst;
142378                  	assign AxiArD_Burst = AxiAr_Burst;
142379                  	assign AxiArDB_Burst = AxiArD_Burst;
142380                  	assign u_6808_1 = AxiArDB_Burst;
142381                  	assign AxiAr_Size = ReqAxiSize;
142382                  	assign AxiArD_Size = AxiAr_Size;
142383                  	assign AxiArDB_Size = AxiArD_Size;
142384                  	assign u_6808_10 = AxiArDB_Size;
142385                  	assign AxiAr_Cache = ReqCacheMap;
142386                  	assign AxiArD_Cache = AxiAr_Cache;
142387                  	assign AxiArDB_Cache = AxiArD_Cache;
142388                  	assign u_6808_2 = AxiArDB_Cache;
142389                  	assign AxiAr_Id = { ReqId };
142390                  	assign AxiArD_Id = AxiAr_Id;
142391                  	assign AxiArDB_Id = AxiArD_Id;
142392                  	assign u_6808_3 = AxiArDB_Id;
142393                  	assign AxiAr_Len = ReqAxiLength;
142394                  	assign AxiArD_Len = AxiAr_Len;
142395                  	assign AxiArDB_Len = AxiArD_Len;
142396                  	assign u_6808_4 = AxiArDB_Len;
142397                  	assign AxiAr_Lock = ReqLock [0];
142398                  	assign AxiArD_Lock = AxiAr_Lock;
142399                  	assign AxiArDB_Lock = AxiArD_Lock;
142400                  	assign u_6808_5 = AxiArDB_Lock;
142401                  	assign AxiAr_Prot = ReqProtMap;
142402                  	assign AxiArD_Prot = AxiAr_Prot;
142403                  	assign AxiArDB_Prot = AxiArD_Prot;
142404                  	assign u_6808_6 = AxiArDB_Prot;
142405                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
142406                  	assign AxiArD_Valid = AxiAr_Valid;
142407                  	assign AxiArDB_Valid = AxiArD_Valid;
142408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142409     1/1          		if ( ! Sys_Clk_RstN )
142410     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
142411     1/1          		else if ( EnRegReq )
142412     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
142413                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
142414                  		.Clk( Sys_Clk )
142415                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142416                  	,	.Clk_En( Sys_Clk_En )
142417                  	,	.Clk_EnS( Sys_Clk_EnS )
142418                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142419                  	,	.Clk_RstN( Sys_Clk_RstN )
142420                  	,	.Clk_Tm( Sys_Clk_Tm )
142421                  	,	.O( IsLastReq )
142422                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
142423                  	,		.Set(
142424                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
142425                  		)
142426                  	);
142427                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
142428                  		.Clk( Sys_Clk )
142429                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142430                  	,	.Clk_En( Sys_Clk_En )
142431                  	,	.Clk_EnS( Sys_Clk_EnS )
142432                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142433                  	,	.Clk_RstN( Sys_Clk_RstN )
142434                  	,	.Clk_Tm( Sys_Clk_Tm )
142435                  	,	.O( EnStream )
142436                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
142437                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
142438                  	);
142439                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
142440                  		.Rx_0( u_6808_0 )
142441                  	,	.Rx_1( u_6808_1 )
142442                  	,	.Rx_10( u_6808_10 )
142443                  	,	.Rx_2( u_6808_2 )
142444                  	,	.Rx_3( u_6808_3 )
142445                  	,	.Rx_4( u_6808_4 )
142446                  	,	.Rx_5( u_6808_5 )
142447                  	,	.Rx_6( u_6808_6 )
142448                  	,	.RxRdy( u_336 )
142449                  	,	.RxVld( AxiArDB_Valid )
142450                  	,	.Sys_Clk( Sys_Clk )
142451                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142452                  	,	.Sys_Clk_En( Sys_Clk_En )
142453                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142454                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142455                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142456                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142457                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
142458                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
142459                  	,	.Tx_0( u_a246_0 )
142460                  	,	.Tx_1( u_a246_1 )
142461                  	,	.Tx_10( u_a246_10 )
142462                  	,	.Tx_2( u_a246_2 )
142463                  	,	.Tx_3( u_a246_3 )
142464                  	,	.Tx_4( u_a246_4 )
142465                  	,	.Tx_5( u_a246_5 )
142466                  	,	.Tx_6( u_a246_6 )
142467                  	,	.TxRdy( Axi_ar_ready )
142468                  	,	.TxVld( Axi_ar_valid )
142469                  	);
142470                  	assign Axi_ar_addr = u_a246_0;
142471                  	assign Axi_ar_burst = u_a246_1;
142472                  	assign Axi_ar_cache = u_a246_2;
142473                  	assign Axi_ar_id = u_a246_3;
142474                  	assign Axi_ar_len = u_a246_4;
142475                  	assign Axi_ar_lock = u_a246_5;
142476                  	assign Axi_ar_prot = u_a246_6;
142477                  	assign Axi_ar_size = u_a246_10;
142478                  	assign Axi_aw_addr = u_474f_0;
142479                  	assign Axi_aw_burst = u_474f_1;
142480                  	assign Axi_aw_cache = u_474f_2;
142481                  	assign Axi_aw_id = u_474f_3;
142482                  	assign Axi_aw_len = u_474f_4;
142483                  	assign Axi_aw_lock = u_474f_5;
142484                  	assign Axi_aw_prot = u_474f_6;
142485                  	assign Axi_aw_size = u_474f_10;
142486                  	assign Axi_w_data = u_d641_0;
142487                  	assign Axi_w_last = u_d641_2;
142488                  	assign Axi_w_strb = u_d641_4;
142489                  	assign LockAbort = 1'b0;
142490                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
142491                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
142492                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
142493                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142494     1/1          			if ( ! Sys_Clk_RstN )
142495     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
142496     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
142497     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
142498                  	// synopsys translate_off
142499                  	// synthesis translate_off
142500                  	always @( posedge Sys_Clk )
142501     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142502     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
142503                  			&amp;
142504                  			1'b1
142505                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
142506                  			) begin
142507     <font color = "grey">unreachable  </font>				dontStop = 0;
142508     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142509     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142510     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
142511     <font color = "grey">unreachable  </font>					$stop;
142512                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142513                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142514                  	// synthesis translate_on
142515                  	// synopsys translate_on
142516                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
142517                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142518     1/1          			if ( ! Sys_Clk_RstN )
142519     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
142520     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
142521     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0010 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
142522                  	// synopsys translate_off
142523                  	// synthesis translate_off
142524                  	always @( posedge Sys_Clk )
142525     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142526     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
142527     <font color = "grey">unreachable  </font>				dontStop = 0;
142528     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142529     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142530     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 2.&quot; );
142531     <font color = "grey">unreachable  </font>					$stop;
142532                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142533                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142534                  	// synthesis translate_on
142535                  	// synopsys translate_on
142536                  	assign IllStrmLen1W = u_f766 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
142537                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142538     1/1          			if ( ! Sys_Clk_RstN )
142539     1/1          				u_f766 &lt;= #1.0 ( 1'b0 );
142540     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
142541     1/1          				u_f766 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
142542                  	// synopsys translate_off
142543                  	// synthesis translate_off
142544                  	always @( posedge Sys_Clk )
142545     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142546     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
142547     <font color = "grey">unreachable  </font>				dontStop = 0;
142548     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142549     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142550     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
142551     <font color = "grey">unreachable  </font>					$stop;
142552                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142553                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142554                  	// synthesis translate_on
142555                  	// synopsys translate_on
142556                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
142557                  	// synopsys translate_off
142558                  	// synthesis translate_off
142559                  	always @( posedge Sys_Clk )
142560     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142561     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
142562     <font color = "grey">unreachable  </font>				dontStop = 0;
142563     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142564     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142565     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
142566     <font color = "grey">unreachable  </font>					$stop;
142567                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142568                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_165047_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1339.html#inst_tag_165047" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142213
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142229
 EXPRESSION (EnStream ? Len1W[3:0] : GenAddrLsbEnd[5:2])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142233
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b010 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142233
 SUB-EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142243
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142368
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142372
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_165047_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1339.html#inst_tag_165047" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">13</td>
<td class="rt">26.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">182</td>
<td class="rt">35.55 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">108</td>
<td class="rt">42.19 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">74</td>
<td class="rt">28.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">13</td>
<td class="rt">26.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">182</td>
<td class="rt">35.55 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">108</td>
<td class="rt">42.19 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">74</td>
<td class="rt">28.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[13:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[6:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[20:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[25:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[19:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_165047_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1339.html#inst_tag_165047" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142213</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142229</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142233</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142243</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142368</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142372</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142262</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142269</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142274</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142279</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142409</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142494</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142518</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142538</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142213     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142229     	assign AxiLen = EnStream ? Len1W [3:0] : GenAddrLsbEnd [5:2];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142233     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b010 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142243     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142368     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142372     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142262     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142263     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
142264     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142265     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142269     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142270     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
142271     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142272     			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142274     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142275     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
142276     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142277     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142279     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142280     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
142281     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
142282     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142410     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
142411     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
142412     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142494     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142495     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
142496     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142497     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142518     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142519     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
142520     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142521     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0010 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142538     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142539     				u_f766 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
142540     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142541     				u_f766 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_165046'>
<a name="inst_tag_165046_Line"></a>
<b>Line Coverage for Instance : <a href="mod1339.html#inst_tag_165046" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142262</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142269</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142274</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142279</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142409</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142494</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142501</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142518</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142525</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142538</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142545</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142560</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
142261                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142262     1/1          		if ( ! Sys_Clk_RstN )
142263     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
142264     1/1          		else if ( ReqIsPreStrm )
142265     1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
142266                  	rsnoc_z_T_C_S_C_L_R_S_M_3 usm( .I( { GenAddrForLen [1:0] ^ GenAddrLsbEnd [1:0] , 1'b1 } ) , .O( u_761f ) );
142267                  	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_761f ) , .O( u_dade ) );
142268                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142269     1/1          		if ( ! Sys_Clk_RstN )
142270     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
142271     1/1          		else if ( ReqIsPreStrm )
142272     1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
142273                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142274     1/1          		if ( ! Sys_Clk_RstN )
142275     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
142276     1/1          		else if ( ReqIsPreStrm )
142277     1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
142278                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142279     1/1          		if ( ! Sys_Clk_RstN )
142280     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
142281     1/1          		else if ( EnIdReg )
142282     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
142283                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap(
142284                  		.Rx_0( u_b31_0 )
142285                  	,	.Rx_1( u_b31_1 )
142286                  	,	.Rx_10( u_b31_10 )
142287                  	,	.Rx_2( u_b31_2 )
142288                  	,	.Rx_3( u_b31_3 )
142289                  	,	.Rx_4( u_b31_4 )
142290                  	,	.Rx_5( u_b31_5 )
142291                  	,	.Rx_6( u_b31_6 )
142292                  	,	.RxRdy( u_574 )
142293                  	,	.RxVld( AxiAwB_Valid )
142294                  	,	.Sys_Clk( Sys_Clk )
142295                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142296                  	,	.Sys_Clk_En( Sys_Clk_En )
142297                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142298                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142299                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142300                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142301                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
142302                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
142303                  	,	.Tx_0( u_474f_0 )
142304                  	,	.Tx_1( u_474f_1 )
142305                  	,	.Tx_10( u_474f_10 )
142306                  	,	.Tx_2( u_474f_2 )
142307                  	,	.Tx_3( u_474f_3 )
142308                  	,	.Tx_4( u_474f_4 )
142309                  	,	.Tx_5( u_474f_5 )
142310                  	,	.Tx_6( u_474f_6 )
142311                  	,	.TxRdy( Axi_aw_ready )
142312                  	,	.TxVld( Axi_aw_valid )
142313                  	);
142314                  	assign AxiAwB_Ready = u_574;
142315                  	assign AxiAw_Ready = AxiAwB_Ready;
142316                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
142317                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
142318                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg435(
142319                  		.Clk( Sys_Clk )
142320                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142321                  	,	.Clk_En( Sys_Clk_En )
142322                  	,	.Clk_EnS( Sys_Clk_EnS )
142323                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142324                  	,	.Clk_RstN( Sys_Clk_RstN )
142325                  	,	.Clk_Tm( Sys_Clk_Tm )
142326                  	,	.O( WrDataNotVld )
142327                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
142328                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
142329                  	);
142330                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg428(
142331                  		.Clk( Sys_Clk )
142332                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142333                  	,	.Clk_En( Sys_Clk_En )
142334                  	,	.Clk_EnS( Sys_Clk_EnS )
142335                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142336                  	,	.Clk_RstN( Sys_Clk_RstN )
142337                  	,	.Clk_Tm( Sys_Clk_Tm )
142338                  	,	.O( WrAddrCyN )
142339                  	,	.Reset( RstWrAddrCyN )
142340                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
142341                  	);
142342                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 Awp(
142343                  		.Rx_0( u_2e3f_0 )
142344                  	,	.Rx_2( u_2e3f_2 )
142345                  	,	.Rx_4( u_2e3f_4 )
142346                  	,	.RxRdy( u_614 )
142347                  	,	.RxVld( AxiW_Valid )
142348                  	,	.Sys_Clk( Sys_Clk )
142349                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142350                  	,	.Sys_Clk_En( Sys_Clk_En )
142351                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142352                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142353                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142354                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142355                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
142356                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
142357                  	,	.Tx_0( u_d641_0 )
142358                  	,	.Tx_2( u_d641_2 )
142359                  	,	.Tx_4( u_d641_4 )
142360                  	,	.TxRdy( Axi_w_ready )
142361                  	,	.TxVld( Axi_w_valid )
142362                  	);
142363                  	assign AxiW_Ready = u_614;
142364                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
142365                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
142366                  	assign Gen_Req_Rdy = AxiRdy;
142367                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
142368                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
142369                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
142370                  	assign u_b175 = Gen_Req_Data [31:28];
142371                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
142372                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
142373                  	assign AxiAr_Addr = ArAddr;
142374                  	assign AxiArD_Addr = AxiAr_Addr;
142375                  	assign AxiArDB_Addr = AxiArD_Addr;
142376                  	assign u_6808_0 = AxiArDB_Addr;
142377                  	assign AxiAr_Burst = ReqBurst;
142378                  	assign AxiArD_Burst = AxiAr_Burst;
142379                  	assign AxiArDB_Burst = AxiArD_Burst;
142380                  	assign u_6808_1 = AxiArDB_Burst;
142381                  	assign AxiAr_Size = ReqAxiSize;
142382                  	assign AxiArD_Size = AxiAr_Size;
142383                  	assign AxiArDB_Size = AxiArD_Size;
142384                  	assign u_6808_10 = AxiArDB_Size;
142385                  	assign AxiAr_Cache = ReqCacheMap;
142386                  	assign AxiArD_Cache = AxiAr_Cache;
142387                  	assign AxiArDB_Cache = AxiArD_Cache;
142388                  	assign u_6808_2 = AxiArDB_Cache;
142389                  	assign AxiAr_Id = { ReqId };
142390                  	assign AxiArD_Id = AxiAr_Id;
142391                  	assign AxiArDB_Id = AxiArD_Id;
142392                  	assign u_6808_3 = AxiArDB_Id;
142393                  	assign AxiAr_Len = ReqAxiLength;
142394                  	assign AxiArD_Len = AxiAr_Len;
142395                  	assign AxiArDB_Len = AxiArD_Len;
142396                  	assign u_6808_4 = AxiArDB_Len;
142397                  	assign AxiAr_Lock = ReqLock [0];
142398                  	assign AxiArD_Lock = AxiAr_Lock;
142399                  	assign AxiArDB_Lock = AxiArD_Lock;
142400                  	assign u_6808_5 = AxiArDB_Lock;
142401                  	assign AxiAr_Prot = ReqProtMap;
142402                  	assign AxiArD_Prot = AxiAr_Prot;
142403                  	assign AxiArDB_Prot = AxiArD_Prot;
142404                  	assign u_6808_6 = AxiArDB_Prot;
142405                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
142406                  	assign AxiArD_Valid = AxiAr_Valid;
142407                  	assign AxiArDB_Valid = AxiArD_Valid;
142408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142409     1/1          		if ( ! Sys_Clk_RstN )
142410     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
142411     1/1          		else if ( EnRegReq )
142412     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
142413                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
142414                  		.Clk( Sys_Clk )
142415                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142416                  	,	.Clk_En( Sys_Clk_En )
142417                  	,	.Clk_EnS( Sys_Clk_EnS )
142418                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142419                  	,	.Clk_RstN( Sys_Clk_RstN )
142420                  	,	.Clk_Tm( Sys_Clk_Tm )
142421                  	,	.O( IsLastReq )
142422                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
142423                  	,		.Set(
142424                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
142425                  		)
142426                  	);
142427                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
142428                  		.Clk( Sys_Clk )
142429                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142430                  	,	.Clk_En( Sys_Clk_En )
142431                  	,	.Clk_EnS( Sys_Clk_EnS )
142432                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142433                  	,	.Clk_RstN( Sys_Clk_RstN )
142434                  	,	.Clk_Tm( Sys_Clk_Tm )
142435                  	,	.O( EnStream )
142436                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
142437                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
142438                  	);
142439                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
142440                  		.Rx_0( u_6808_0 )
142441                  	,	.Rx_1( u_6808_1 )
142442                  	,	.Rx_10( u_6808_10 )
142443                  	,	.Rx_2( u_6808_2 )
142444                  	,	.Rx_3( u_6808_3 )
142445                  	,	.Rx_4( u_6808_4 )
142446                  	,	.Rx_5( u_6808_5 )
142447                  	,	.Rx_6( u_6808_6 )
142448                  	,	.RxRdy( u_336 )
142449                  	,	.RxVld( AxiArDB_Valid )
142450                  	,	.Sys_Clk( Sys_Clk )
142451                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142452                  	,	.Sys_Clk_En( Sys_Clk_En )
142453                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142454                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142455                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142456                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142457                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
142458                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
142459                  	,	.Tx_0( u_a246_0 )
142460                  	,	.Tx_1( u_a246_1 )
142461                  	,	.Tx_10( u_a246_10 )
142462                  	,	.Tx_2( u_a246_2 )
142463                  	,	.Tx_3( u_a246_3 )
142464                  	,	.Tx_4( u_a246_4 )
142465                  	,	.Tx_5( u_a246_5 )
142466                  	,	.Tx_6( u_a246_6 )
142467                  	,	.TxRdy( Axi_ar_ready )
142468                  	,	.TxVld( Axi_ar_valid )
142469                  	);
142470                  	assign Axi_ar_addr = u_a246_0;
142471                  	assign Axi_ar_burst = u_a246_1;
142472                  	assign Axi_ar_cache = u_a246_2;
142473                  	assign Axi_ar_id = u_a246_3;
142474                  	assign Axi_ar_len = u_a246_4;
142475                  	assign Axi_ar_lock = u_a246_5;
142476                  	assign Axi_ar_prot = u_a246_6;
142477                  	assign Axi_ar_size = u_a246_10;
142478                  	assign Axi_aw_addr = u_474f_0;
142479                  	assign Axi_aw_burst = u_474f_1;
142480                  	assign Axi_aw_cache = u_474f_2;
142481                  	assign Axi_aw_id = u_474f_3;
142482                  	assign Axi_aw_len = u_474f_4;
142483                  	assign Axi_aw_lock = u_474f_5;
142484                  	assign Axi_aw_prot = u_474f_6;
142485                  	assign Axi_aw_size = u_474f_10;
142486                  	assign Axi_w_data = u_d641_0;
142487                  	assign Axi_w_last = u_d641_2;
142488                  	assign Axi_w_strb = u_d641_4;
142489                  	assign LockAbort = 1'b0;
142490                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
142491                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
142492                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
142493                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142494     1/1          			if ( ! Sys_Clk_RstN )
142495     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
142496     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
142497     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
142498                  	// synopsys translate_off
142499                  	// synthesis translate_off
142500                  	always @( posedge Sys_Clk )
142501     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142502     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
142503                  			&amp;
142504                  			1'b1
142505                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
142506                  			) begin
142507     <font color = "grey">unreachable  </font>				dontStop = 0;
142508     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142509     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142510     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
142511     <font color = "grey">unreachable  </font>					$stop;
142512                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142513                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142514                  	// synthesis translate_on
142515                  	// synopsys translate_on
142516                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
142517                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142518     1/1          			if ( ! Sys_Clk_RstN )
142519     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
142520     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
142521     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0010 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
142522                  	// synopsys translate_off
142523                  	// synthesis translate_off
142524                  	always @( posedge Sys_Clk )
142525     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142526     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
142527     <font color = "grey">unreachable  </font>				dontStop = 0;
142528     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142529     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142530     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 2.&quot; );
142531     <font color = "grey">unreachable  </font>					$stop;
142532                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142533                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142534                  	// synthesis translate_on
142535                  	// synopsys translate_on
142536                  	assign IllStrmLen1W = u_f766 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
142537                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142538     1/1          			if ( ! Sys_Clk_RstN )
142539     1/1          				u_f766 &lt;= #1.0 ( 1'b0 );
142540     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
142541     1/1          				u_f766 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
142542                  	// synopsys translate_off
142543                  	// synthesis translate_off
142544                  	always @( posedge Sys_Clk )
142545     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142546     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
142547     <font color = "grey">unreachable  </font>				dontStop = 0;
142548     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142549     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142550     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
142551     <font color = "grey">unreachable  </font>					$stop;
142552                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142553                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142554                  	// synthesis translate_on
142555                  	// synopsys translate_on
142556                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
142557                  	// synopsys translate_off
142558                  	// synthesis translate_off
142559                  	always @( posedge Sys_Clk )
142560     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142561     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
142562     <font color = "grey">unreachable  </font>				dontStop = 0;
142563     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142564     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142565     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
142566     <font color = "grey">unreachable  </font>					$stop;
142567                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142568                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_165046_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1339.html#inst_tag_165046" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142213
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142229
 EXPRESSION (EnStream ? Len1W[3:0] : GenAddrLsbEnd[5:2])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142233
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b010 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142233
 SUB-EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142243
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142368
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142372
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_165046_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1339.html#inst_tag_165046" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">13</td>
<td class="rt">26.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">202</td>
<td class="rt">39.45 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">128</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">74</td>
<td class="rt">28.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">13</td>
<td class="rt">26.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">202</td>
<td class="rt">39.45 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">128</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">74</td>
<td class="rt">28.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[13:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[13:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[16:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[25:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[11:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[19:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[25:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_165046_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1339.html#inst_tag_165046" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142213</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142229</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142233</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142243</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142368</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142372</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142262</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142269</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142274</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142279</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142409</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142494</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142518</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142538</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142213     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142229     	assign AxiLen = EnStream ? Len1W [3:0] : GenAddrLsbEnd [5:2];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142233     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b010 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142243     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142368     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142372     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142262     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142263     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
142264     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142265     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142269     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142270     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
142271     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142272     			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142274     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142275     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
142276     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142277     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142279     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142280     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
142281     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
142282     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142410     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
142411     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
142412     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142494     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142495     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
142496     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142497     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142518     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142519     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
142520     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142521     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0010 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142538     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142539     				u_f766 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
142540     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142541     				u_f766 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_165048'>
<a name="inst_tag_165048_Line"></a>
<b>Line Coverage for Instance : <a href="mod1339.html#inst_tag_165048" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142262</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142269</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142274</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142279</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142409</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142494</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142501</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142518</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142525</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142538</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142545</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142560</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
142261                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142262     1/1          		if ( ! Sys_Clk_RstN )
142263     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
142264     1/1          		else if ( ReqIsPreStrm )
142265     1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
142266                  	rsnoc_z_T_C_S_C_L_R_S_M_3 usm( .I( { GenAddrForLen [1:0] ^ GenAddrLsbEnd [1:0] , 1'b1 } ) , .O( u_761f ) );
142267                  	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_761f ) , .O( u_dade ) );
142268                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142269     1/1          		if ( ! Sys_Clk_RstN )
142270     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
142271     1/1          		else if ( ReqIsPreStrm )
142272     1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
142273                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142274     1/1          		if ( ! Sys_Clk_RstN )
142275     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
142276     1/1          		else if ( ReqIsPreStrm )
142277     1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
142278                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142279     1/1          		if ( ! Sys_Clk_RstN )
142280     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
142281     1/1          		else if ( EnIdReg )
142282     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
142283                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap(
142284                  		.Rx_0( u_b31_0 )
142285                  	,	.Rx_1( u_b31_1 )
142286                  	,	.Rx_10( u_b31_10 )
142287                  	,	.Rx_2( u_b31_2 )
142288                  	,	.Rx_3( u_b31_3 )
142289                  	,	.Rx_4( u_b31_4 )
142290                  	,	.Rx_5( u_b31_5 )
142291                  	,	.Rx_6( u_b31_6 )
142292                  	,	.RxRdy( u_574 )
142293                  	,	.RxVld( AxiAwB_Valid )
142294                  	,	.Sys_Clk( Sys_Clk )
142295                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142296                  	,	.Sys_Clk_En( Sys_Clk_En )
142297                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142298                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142299                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142300                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142301                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
142302                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
142303                  	,	.Tx_0( u_474f_0 )
142304                  	,	.Tx_1( u_474f_1 )
142305                  	,	.Tx_10( u_474f_10 )
142306                  	,	.Tx_2( u_474f_2 )
142307                  	,	.Tx_3( u_474f_3 )
142308                  	,	.Tx_4( u_474f_4 )
142309                  	,	.Tx_5( u_474f_5 )
142310                  	,	.Tx_6( u_474f_6 )
142311                  	,	.TxRdy( Axi_aw_ready )
142312                  	,	.TxVld( Axi_aw_valid )
142313                  	);
142314                  	assign AxiAwB_Ready = u_574;
142315                  	assign AxiAw_Ready = AxiAwB_Ready;
142316                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
142317                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
142318                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg435(
142319                  		.Clk( Sys_Clk )
142320                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142321                  	,	.Clk_En( Sys_Clk_En )
142322                  	,	.Clk_EnS( Sys_Clk_EnS )
142323                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142324                  	,	.Clk_RstN( Sys_Clk_RstN )
142325                  	,	.Clk_Tm( Sys_Clk_Tm )
142326                  	,	.O( WrDataNotVld )
142327                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
142328                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
142329                  	);
142330                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg428(
142331                  		.Clk( Sys_Clk )
142332                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142333                  	,	.Clk_En( Sys_Clk_En )
142334                  	,	.Clk_EnS( Sys_Clk_EnS )
142335                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142336                  	,	.Clk_RstN( Sys_Clk_RstN )
142337                  	,	.Clk_Tm( Sys_Clk_Tm )
142338                  	,	.O( WrAddrCyN )
142339                  	,	.Reset( RstWrAddrCyN )
142340                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
142341                  	);
142342                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 Awp(
142343                  		.Rx_0( u_2e3f_0 )
142344                  	,	.Rx_2( u_2e3f_2 )
142345                  	,	.Rx_4( u_2e3f_4 )
142346                  	,	.RxRdy( u_614 )
142347                  	,	.RxVld( AxiW_Valid )
142348                  	,	.Sys_Clk( Sys_Clk )
142349                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142350                  	,	.Sys_Clk_En( Sys_Clk_En )
142351                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142352                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142353                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142354                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142355                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
142356                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
142357                  	,	.Tx_0( u_d641_0 )
142358                  	,	.Tx_2( u_d641_2 )
142359                  	,	.Tx_4( u_d641_4 )
142360                  	,	.TxRdy( Axi_w_ready )
142361                  	,	.TxVld( Axi_w_valid )
142362                  	);
142363                  	assign AxiW_Ready = u_614;
142364                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
142365                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
142366                  	assign Gen_Req_Rdy = AxiRdy;
142367                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
142368                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
142369                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
142370                  	assign u_b175 = Gen_Req_Data [31:28];
142371                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
142372                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
142373                  	assign AxiAr_Addr = ArAddr;
142374                  	assign AxiArD_Addr = AxiAr_Addr;
142375                  	assign AxiArDB_Addr = AxiArD_Addr;
142376                  	assign u_6808_0 = AxiArDB_Addr;
142377                  	assign AxiAr_Burst = ReqBurst;
142378                  	assign AxiArD_Burst = AxiAr_Burst;
142379                  	assign AxiArDB_Burst = AxiArD_Burst;
142380                  	assign u_6808_1 = AxiArDB_Burst;
142381                  	assign AxiAr_Size = ReqAxiSize;
142382                  	assign AxiArD_Size = AxiAr_Size;
142383                  	assign AxiArDB_Size = AxiArD_Size;
142384                  	assign u_6808_10 = AxiArDB_Size;
142385                  	assign AxiAr_Cache = ReqCacheMap;
142386                  	assign AxiArD_Cache = AxiAr_Cache;
142387                  	assign AxiArDB_Cache = AxiArD_Cache;
142388                  	assign u_6808_2 = AxiArDB_Cache;
142389                  	assign AxiAr_Id = { ReqId };
142390                  	assign AxiArD_Id = AxiAr_Id;
142391                  	assign AxiArDB_Id = AxiArD_Id;
142392                  	assign u_6808_3 = AxiArDB_Id;
142393                  	assign AxiAr_Len = ReqAxiLength;
142394                  	assign AxiArD_Len = AxiAr_Len;
142395                  	assign AxiArDB_Len = AxiArD_Len;
142396                  	assign u_6808_4 = AxiArDB_Len;
142397                  	assign AxiAr_Lock = ReqLock [0];
142398                  	assign AxiArD_Lock = AxiAr_Lock;
142399                  	assign AxiArDB_Lock = AxiArD_Lock;
142400                  	assign u_6808_5 = AxiArDB_Lock;
142401                  	assign AxiAr_Prot = ReqProtMap;
142402                  	assign AxiArD_Prot = AxiAr_Prot;
142403                  	assign AxiArDB_Prot = AxiArD_Prot;
142404                  	assign u_6808_6 = AxiArDB_Prot;
142405                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
142406                  	assign AxiArD_Valid = AxiAr_Valid;
142407                  	assign AxiArDB_Valid = AxiArD_Valid;
142408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142409     1/1          		if ( ! Sys_Clk_RstN )
142410     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
142411     1/1          		else if ( EnRegReq )
142412     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
142413                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
142414                  		.Clk( Sys_Clk )
142415                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142416                  	,	.Clk_En( Sys_Clk_En )
142417                  	,	.Clk_EnS( Sys_Clk_EnS )
142418                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142419                  	,	.Clk_RstN( Sys_Clk_RstN )
142420                  	,	.Clk_Tm( Sys_Clk_Tm )
142421                  	,	.O( IsLastReq )
142422                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
142423                  	,		.Set(
142424                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
142425                  		)
142426                  	);
142427                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
142428                  		.Clk( Sys_Clk )
142429                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142430                  	,	.Clk_En( Sys_Clk_En )
142431                  	,	.Clk_EnS( Sys_Clk_EnS )
142432                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142433                  	,	.Clk_RstN( Sys_Clk_RstN )
142434                  	,	.Clk_Tm( Sys_Clk_Tm )
142435                  	,	.O( EnStream )
142436                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
142437                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
142438                  	);
142439                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
142440                  		.Rx_0( u_6808_0 )
142441                  	,	.Rx_1( u_6808_1 )
142442                  	,	.Rx_10( u_6808_10 )
142443                  	,	.Rx_2( u_6808_2 )
142444                  	,	.Rx_3( u_6808_3 )
142445                  	,	.Rx_4( u_6808_4 )
142446                  	,	.Rx_5( u_6808_5 )
142447                  	,	.Rx_6( u_6808_6 )
142448                  	,	.RxRdy( u_336 )
142449                  	,	.RxVld( AxiArDB_Valid )
142450                  	,	.Sys_Clk( Sys_Clk )
142451                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142452                  	,	.Sys_Clk_En( Sys_Clk_En )
142453                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142454                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142455                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142456                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142457                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
142458                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
142459                  	,	.Tx_0( u_a246_0 )
142460                  	,	.Tx_1( u_a246_1 )
142461                  	,	.Tx_10( u_a246_10 )
142462                  	,	.Tx_2( u_a246_2 )
142463                  	,	.Tx_3( u_a246_3 )
142464                  	,	.Tx_4( u_a246_4 )
142465                  	,	.Tx_5( u_a246_5 )
142466                  	,	.Tx_6( u_a246_6 )
142467                  	,	.TxRdy( Axi_ar_ready )
142468                  	,	.TxVld( Axi_ar_valid )
142469                  	);
142470                  	assign Axi_ar_addr = u_a246_0;
142471                  	assign Axi_ar_burst = u_a246_1;
142472                  	assign Axi_ar_cache = u_a246_2;
142473                  	assign Axi_ar_id = u_a246_3;
142474                  	assign Axi_ar_len = u_a246_4;
142475                  	assign Axi_ar_lock = u_a246_5;
142476                  	assign Axi_ar_prot = u_a246_6;
142477                  	assign Axi_ar_size = u_a246_10;
142478                  	assign Axi_aw_addr = u_474f_0;
142479                  	assign Axi_aw_burst = u_474f_1;
142480                  	assign Axi_aw_cache = u_474f_2;
142481                  	assign Axi_aw_id = u_474f_3;
142482                  	assign Axi_aw_len = u_474f_4;
142483                  	assign Axi_aw_lock = u_474f_5;
142484                  	assign Axi_aw_prot = u_474f_6;
142485                  	assign Axi_aw_size = u_474f_10;
142486                  	assign Axi_w_data = u_d641_0;
142487                  	assign Axi_w_last = u_d641_2;
142488                  	assign Axi_w_strb = u_d641_4;
142489                  	assign LockAbort = 1'b0;
142490                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
142491                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
142492                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
142493                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142494     1/1          			if ( ! Sys_Clk_RstN )
142495     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
142496     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
142497     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
142498                  	// synopsys translate_off
142499                  	// synthesis translate_off
142500                  	always @( posedge Sys_Clk )
142501     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142502     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
142503                  			&amp;
142504                  			1'b1
142505                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
142506                  			) begin
142507     <font color = "grey">unreachable  </font>				dontStop = 0;
142508     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142509     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142510     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
142511     <font color = "grey">unreachable  </font>					$stop;
142512                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142513                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142514                  	// synthesis translate_on
142515                  	// synopsys translate_on
142516                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
142517                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142518     1/1          			if ( ! Sys_Clk_RstN )
142519     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
142520     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
142521     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0010 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
142522                  	// synopsys translate_off
142523                  	// synthesis translate_off
142524                  	always @( posedge Sys_Clk )
142525     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142526     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
142527     <font color = "grey">unreachable  </font>				dontStop = 0;
142528     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142529     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142530     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 2.&quot; );
142531     <font color = "grey">unreachable  </font>					$stop;
142532                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142533                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142534                  	// synthesis translate_on
142535                  	// synopsys translate_on
142536                  	assign IllStrmLen1W = u_f766 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
142537                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142538     1/1          			if ( ! Sys_Clk_RstN )
142539     1/1          				u_f766 &lt;= #1.0 ( 1'b0 );
142540     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
142541     1/1          				u_f766 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
142542                  	// synopsys translate_off
142543                  	// synthesis translate_off
142544                  	always @( posedge Sys_Clk )
142545     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142546     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
142547     <font color = "grey">unreachable  </font>				dontStop = 0;
142548     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142549     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142550     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
142551     <font color = "grey">unreachable  </font>					$stop;
142552                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142553                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142554                  	// synthesis translate_on
142555                  	// synopsys translate_on
142556                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
142557                  	// synopsys translate_off
142558                  	// synthesis translate_off
142559                  	always @( posedge Sys_Clk )
142560     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142561     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
142562     <font color = "grey">unreachable  </font>				dontStop = 0;
142563     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142564     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142565     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
142566     <font color = "grey">unreachable  </font>					$stop;
142567                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142568                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_165048_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1339.html#inst_tag_165048" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142213
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142229
 EXPRESSION (EnStream ? Len1W[3:0] : GenAddrLsbEnd[5:2])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142233
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b010 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142233
 SUB-EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142243
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142368
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142372
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_165048_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1339.html#inst_tag_165048" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">17</td>
<td class="rt">34.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">262</td>
<td class="rt">51.17 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">145</td>
<td class="rt">56.64 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">117</td>
<td class="rt">45.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">17</td>
<td class="rt">34.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">262</td>
<td class="rt">51.17 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">145</td>
<td class="rt">56.64 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">117</td>
<td class="rt">45.70 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[9:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[13:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_165048_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1339.html#inst_tag_165048" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142213</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142229</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142233</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142243</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142368</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142372</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142262</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142269</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142274</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142279</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142409</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142494</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142518</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142538</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142213     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142229     	assign AxiLen = EnStream ? Len1W [3:0] : GenAddrLsbEnd [5:2];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142233     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b010 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142243     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142368     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142372     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142262     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142263     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
142264     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142265     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142269     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142270     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
142271     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142272     			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142274     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142275     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
142276     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142277     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142279     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142280     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
142281     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
142282     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142410     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
142411     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
142412     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142494     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142495     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
142496     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142497     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142518     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142519     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
142520     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142521     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0010 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142538     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142539     				u_f766 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
142540     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142541     				u_f766 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_165049'>
<a name="inst_tag_165049_Line"></a>
<b>Line Coverage for Instance : <a href="mod1339.html#inst_tag_165049" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142262</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142269</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142274</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142279</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142409</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142494</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142501</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142518</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142525</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142538</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142545</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142560</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
142261                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142262     1/1          		if ( ! Sys_Clk_RstN )
142263     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
142264     1/1          		else if ( ReqIsPreStrm )
142265     1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
142266                  	rsnoc_z_T_C_S_C_L_R_S_M_3 usm( .I( { GenAddrForLen [1:0] ^ GenAddrLsbEnd [1:0] , 1'b1 } ) , .O( u_761f ) );
142267                  	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_761f ) , .O( u_dade ) );
142268                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142269     1/1          		if ( ! Sys_Clk_RstN )
142270     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
142271     1/1          		else if ( ReqIsPreStrm )
142272     1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
142273                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142274     1/1          		if ( ! Sys_Clk_RstN )
142275     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
142276     1/1          		else if ( ReqIsPreStrm )
142277     1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
142278                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142279     1/1          		if ( ! Sys_Clk_RstN )
142280     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
142281     1/1          		else if ( EnIdReg )
142282     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
142283                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap(
142284                  		.Rx_0( u_b31_0 )
142285                  	,	.Rx_1( u_b31_1 )
142286                  	,	.Rx_10( u_b31_10 )
142287                  	,	.Rx_2( u_b31_2 )
142288                  	,	.Rx_3( u_b31_3 )
142289                  	,	.Rx_4( u_b31_4 )
142290                  	,	.Rx_5( u_b31_5 )
142291                  	,	.Rx_6( u_b31_6 )
142292                  	,	.RxRdy( u_574 )
142293                  	,	.RxVld( AxiAwB_Valid )
142294                  	,	.Sys_Clk( Sys_Clk )
142295                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142296                  	,	.Sys_Clk_En( Sys_Clk_En )
142297                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142298                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142299                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142300                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142301                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
142302                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
142303                  	,	.Tx_0( u_474f_0 )
142304                  	,	.Tx_1( u_474f_1 )
142305                  	,	.Tx_10( u_474f_10 )
142306                  	,	.Tx_2( u_474f_2 )
142307                  	,	.Tx_3( u_474f_3 )
142308                  	,	.Tx_4( u_474f_4 )
142309                  	,	.Tx_5( u_474f_5 )
142310                  	,	.Tx_6( u_474f_6 )
142311                  	,	.TxRdy( Axi_aw_ready )
142312                  	,	.TxVld( Axi_aw_valid )
142313                  	);
142314                  	assign AxiAwB_Ready = u_574;
142315                  	assign AxiAw_Ready = AxiAwB_Ready;
142316                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
142317                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
142318                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg435(
142319                  		.Clk( Sys_Clk )
142320                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142321                  	,	.Clk_En( Sys_Clk_En )
142322                  	,	.Clk_EnS( Sys_Clk_EnS )
142323                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142324                  	,	.Clk_RstN( Sys_Clk_RstN )
142325                  	,	.Clk_Tm( Sys_Clk_Tm )
142326                  	,	.O( WrDataNotVld )
142327                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
142328                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
142329                  	);
142330                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg428(
142331                  		.Clk( Sys_Clk )
142332                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142333                  	,	.Clk_En( Sys_Clk_En )
142334                  	,	.Clk_EnS( Sys_Clk_EnS )
142335                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142336                  	,	.Clk_RstN( Sys_Clk_RstN )
142337                  	,	.Clk_Tm( Sys_Clk_Tm )
142338                  	,	.O( WrAddrCyN )
142339                  	,	.Reset( RstWrAddrCyN )
142340                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
142341                  	);
142342                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 Awp(
142343                  		.Rx_0( u_2e3f_0 )
142344                  	,	.Rx_2( u_2e3f_2 )
142345                  	,	.Rx_4( u_2e3f_4 )
142346                  	,	.RxRdy( u_614 )
142347                  	,	.RxVld( AxiW_Valid )
142348                  	,	.Sys_Clk( Sys_Clk )
142349                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142350                  	,	.Sys_Clk_En( Sys_Clk_En )
142351                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142352                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142353                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142354                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142355                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
142356                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
142357                  	,	.Tx_0( u_d641_0 )
142358                  	,	.Tx_2( u_d641_2 )
142359                  	,	.Tx_4( u_d641_4 )
142360                  	,	.TxRdy( Axi_w_ready )
142361                  	,	.TxVld( Axi_w_valid )
142362                  	);
142363                  	assign AxiW_Ready = u_614;
142364                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
142365                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
142366                  	assign Gen_Req_Rdy = AxiRdy;
142367                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
142368                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
142369                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
142370                  	assign u_b175 = Gen_Req_Data [31:28];
142371                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
142372                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
142373                  	assign AxiAr_Addr = ArAddr;
142374                  	assign AxiArD_Addr = AxiAr_Addr;
142375                  	assign AxiArDB_Addr = AxiArD_Addr;
142376                  	assign u_6808_0 = AxiArDB_Addr;
142377                  	assign AxiAr_Burst = ReqBurst;
142378                  	assign AxiArD_Burst = AxiAr_Burst;
142379                  	assign AxiArDB_Burst = AxiArD_Burst;
142380                  	assign u_6808_1 = AxiArDB_Burst;
142381                  	assign AxiAr_Size = ReqAxiSize;
142382                  	assign AxiArD_Size = AxiAr_Size;
142383                  	assign AxiArDB_Size = AxiArD_Size;
142384                  	assign u_6808_10 = AxiArDB_Size;
142385                  	assign AxiAr_Cache = ReqCacheMap;
142386                  	assign AxiArD_Cache = AxiAr_Cache;
142387                  	assign AxiArDB_Cache = AxiArD_Cache;
142388                  	assign u_6808_2 = AxiArDB_Cache;
142389                  	assign AxiAr_Id = { ReqId };
142390                  	assign AxiArD_Id = AxiAr_Id;
142391                  	assign AxiArDB_Id = AxiArD_Id;
142392                  	assign u_6808_3 = AxiArDB_Id;
142393                  	assign AxiAr_Len = ReqAxiLength;
142394                  	assign AxiArD_Len = AxiAr_Len;
142395                  	assign AxiArDB_Len = AxiArD_Len;
142396                  	assign u_6808_4 = AxiArDB_Len;
142397                  	assign AxiAr_Lock = ReqLock [0];
142398                  	assign AxiArD_Lock = AxiAr_Lock;
142399                  	assign AxiArDB_Lock = AxiArD_Lock;
142400                  	assign u_6808_5 = AxiArDB_Lock;
142401                  	assign AxiAr_Prot = ReqProtMap;
142402                  	assign AxiArD_Prot = AxiAr_Prot;
142403                  	assign AxiArDB_Prot = AxiArD_Prot;
142404                  	assign u_6808_6 = AxiArDB_Prot;
142405                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
142406                  	assign AxiArD_Valid = AxiAr_Valid;
142407                  	assign AxiArDB_Valid = AxiArD_Valid;
142408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142409     1/1          		if ( ! Sys_Clk_RstN )
142410     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
142411     1/1          		else if ( EnRegReq )
142412     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
142413                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
142414                  		.Clk( Sys_Clk )
142415                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142416                  	,	.Clk_En( Sys_Clk_En )
142417                  	,	.Clk_EnS( Sys_Clk_EnS )
142418                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142419                  	,	.Clk_RstN( Sys_Clk_RstN )
142420                  	,	.Clk_Tm( Sys_Clk_Tm )
142421                  	,	.O( IsLastReq )
142422                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
142423                  	,		.Set(
142424                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
142425                  		)
142426                  	);
142427                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
142428                  		.Clk( Sys_Clk )
142429                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142430                  	,	.Clk_En( Sys_Clk_En )
142431                  	,	.Clk_EnS( Sys_Clk_EnS )
142432                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142433                  	,	.Clk_RstN( Sys_Clk_RstN )
142434                  	,	.Clk_Tm( Sys_Clk_Tm )
142435                  	,	.O( EnStream )
142436                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
142437                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
142438                  	);
142439                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
142440                  		.Rx_0( u_6808_0 )
142441                  	,	.Rx_1( u_6808_1 )
142442                  	,	.Rx_10( u_6808_10 )
142443                  	,	.Rx_2( u_6808_2 )
142444                  	,	.Rx_3( u_6808_3 )
142445                  	,	.Rx_4( u_6808_4 )
142446                  	,	.Rx_5( u_6808_5 )
142447                  	,	.Rx_6( u_6808_6 )
142448                  	,	.RxRdy( u_336 )
142449                  	,	.RxVld( AxiArDB_Valid )
142450                  	,	.Sys_Clk( Sys_Clk )
142451                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142452                  	,	.Sys_Clk_En( Sys_Clk_En )
142453                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142454                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142455                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142456                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142457                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
142458                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
142459                  	,	.Tx_0( u_a246_0 )
142460                  	,	.Tx_1( u_a246_1 )
142461                  	,	.Tx_10( u_a246_10 )
142462                  	,	.Tx_2( u_a246_2 )
142463                  	,	.Tx_3( u_a246_3 )
142464                  	,	.Tx_4( u_a246_4 )
142465                  	,	.Tx_5( u_a246_5 )
142466                  	,	.Tx_6( u_a246_6 )
142467                  	,	.TxRdy( Axi_ar_ready )
142468                  	,	.TxVld( Axi_ar_valid )
142469                  	);
142470                  	assign Axi_ar_addr = u_a246_0;
142471                  	assign Axi_ar_burst = u_a246_1;
142472                  	assign Axi_ar_cache = u_a246_2;
142473                  	assign Axi_ar_id = u_a246_3;
142474                  	assign Axi_ar_len = u_a246_4;
142475                  	assign Axi_ar_lock = u_a246_5;
142476                  	assign Axi_ar_prot = u_a246_6;
142477                  	assign Axi_ar_size = u_a246_10;
142478                  	assign Axi_aw_addr = u_474f_0;
142479                  	assign Axi_aw_burst = u_474f_1;
142480                  	assign Axi_aw_cache = u_474f_2;
142481                  	assign Axi_aw_id = u_474f_3;
142482                  	assign Axi_aw_len = u_474f_4;
142483                  	assign Axi_aw_lock = u_474f_5;
142484                  	assign Axi_aw_prot = u_474f_6;
142485                  	assign Axi_aw_size = u_474f_10;
142486                  	assign Axi_w_data = u_d641_0;
142487                  	assign Axi_w_last = u_d641_2;
142488                  	assign Axi_w_strb = u_d641_4;
142489                  	assign LockAbort = 1'b0;
142490                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
142491                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
142492                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
142493                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142494     1/1          			if ( ! Sys_Clk_RstN )
142495     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
142496     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
142497     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
142498                  	// synopsys translate_off
142499                  	// synthesis translate_off
142500                  	always @( posedge Sys_Clk )
142501     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142502     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
142503                  			&amp;
142504                  			1'b1
142505                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
142506                  			) begin
142507     <font color = "grey">unreachable  </font>				dontStop = 0;
142508     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142509     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142510     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
142511     <font color = "grey">unreachable  </font>					$stop;
142512                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142513                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142514                  	// synthesis translate_on
142515                  	// synopsys translate_on
142516                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
142517                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142518     1/1          			if ( ! Sys_Clk_RstN )
142519     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
142520     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
142521     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0010 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
142522                  	// synopsys translate_off
142523                  	// synthesis translate_off
142524                  	always @( posedge Sys_Clk )
142525     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142526     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
142527     <font color = "grey">unreachable  </font>				dontStop = 0;
142528     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142529     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142530     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 2.&quot; );
142531     <font color = "grey">unreachable  </font>					$stop;
142532                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142533                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142534                  	// synthesis translate_on
142535                  	// synopsys translate_on
142536                  	assign IllStrmLen1W = u_f766 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
142537                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142538     1/1          			if ( ! Sys_Clk_RstN )
142539     1/1          				u_f766 &lt;= #1.0 ( 1'b0 );
142540     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
142541     1/1          				u_f766 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
142542                  	// synopsys translate_off
142543                  	// synthesis translate_off
142544                  	always @( posedge Sys_Clk )
142545     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142546     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
142547     <font color = "grey">unreachable  </font>				dontStop = 0;
142548     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142549     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142550     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
142551     <font color = "grey">unreachable  </font>					$stop;
142552                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142553                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142554                  	// synthesis translate_on
142555                  	// synopsys translate_on
142556                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
142557                  	// synopsys translate_off
142558                  	// synthesis translate_off
142559                  	always @( posedge Sys_Clk )
142560     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142561     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
142562     <font color = "grey">unreachable  </font>				dontStop = 0;
142563     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142564     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142565     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
142566     <font color = "grey">unreachable  </font>					$stop;
142567                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142568                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_165049_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1339.html#inst_tag_165049" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142213
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142229
 EXPRESSION (EnStream ? Len1W[3:0] : GenAddrLsbEnd[5:2])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142233
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b010 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142233
 SUB-EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142243
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142368
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142372
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_165049_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1339.html#inst_tag_165049" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">23</td>
<td class="rt">46.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">406</td>
<td class="rt">79.30 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">207</td>
<td class="rt">80.86 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">199</td>
<td class="rt">77.73 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">23</td>
<td class="rt">46.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">406</td>
<td class="rt">79.30 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">207</td>
<td class="rt">80.86 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">199</td>
<td class="rt">77.73 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[25:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[25:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[25:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_165049_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1339.html#inst_tag_165049" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142213</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142229</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142233</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142243</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142368</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142372</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142262</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142269</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142274</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142279</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142409</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142494</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142518</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142538</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142213     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142229     	assign AxiLen = EnStream ? Len1W [3:0] : GenAddrLsbEnd [5:2];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142233     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b010 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142243     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142368     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142372     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142262     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142263     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
142264     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142265     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142269     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142270     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
142271     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142272     			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142274     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142275     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
142276     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
142277     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142279     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142280     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
142281     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
142282     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142410     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
142411     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
142412     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142494     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142495     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
142496     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142497     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142518     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142519     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
142520     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142521     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0010 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142538     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
142539     				u_f766 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
142540     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
142541     				u_f766 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_165046">
    <li>
      <a href="#inst_tag_165046_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_165046_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_165046_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_165046_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_165047">
    <li>
      <a href="#inst_tag_165047_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_165047_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_165047_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_165047_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_165048">
    <li>
      <a href="#inst_tag_165048_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_165048_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_165048_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_165048_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_165049">
    <li>
      <a href="#inst_tag_165049_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_165049_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_165049_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_165049_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_R_Req_c29ec720">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
