{
	"PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_as_sc_mcu7t3v3",
	"STD_CELL_LIBRARY_OPT": "gf180mcu_as_sc_mcu7t3v3",
	"DESIGN_NAME": "wrapped_tholin_riscv",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/rtl/QCPU/spi.v",
		"dir::../../verilog/rtl/QCPU/uart.v",
		"dir::../../verilog/rtl/TholinRISCV/wrapped_tholin_riscv.v",
		"dir::../../verilog/rtl/TholinRISCV/tholin_riscv.v",
		"dir::../../verilog/rtl/TholinRISCV/mul.v"
	],
	"DESIGN_IS_CORE": 0,
	"CLOCK_PORT": "wb_clk_i",
	"CLOCK_NET": "wb_clk_i",
	"CLOCK_PERIOD": "16",
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 1225 1225",
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"EXTRA_GDS_FILES": [
		"dir::../../dependencies/pdks/gf180mcuD/libs.ref/gf180mcu_as_sc_mcu7t3v3/gf180mcu_as_sc_mcu7t3v3__merged.gds"
	],
	"PL_BASIC_PLACEMENT": 0,
	"PL_TARGET_DENSITY": 0.41,
	"PL_RESIZER_SETUP_SLACK_MARGIN": 0.2,
	"GLB_RESIZER_SETUP_SLACK_MARGIN": 0.11,
	"GLB_RESIZER_HOLD_SLACK_MARGIN": 0.11,
	"PL_RESIZER_HOLD_SLACK_MARGIN": 0.2,
	"FP_CORE_UTIL": 40,
	"MAX_TRANSITION_CONSTRAINT": 0.5,
	"MAX_FANOUT_CONSTRAINT": 4,
	"SYNTH_STRATEGY": "AREA 0",
	"RT_MAX_LAYER": "Metal4",
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
	"BASE_SDC_FILE": "dir::base_wrapped_tholin_riscv.sdc",
	"RUN_HEURISTIC_DIODE_INSERTION": 1,
	"RUN_CVC": 0,
	"QUIT_ON_LINTER_ERRORS": 0
}
