Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Aug 08 09:57:49 2018
| Host         : ECE402-F6N7KB2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1134 |         1092 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2912 |         2813 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             147 |          105 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |           Enable Signal           |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+------------------+----------------+
|  FINITE_STATE_MACHINE/FSM_onehot_next_state_reg[2]_i_2_n_0 |                                   |                                                       |                2 |              3 |
|  clk_IBUF_BUFG                                             |                                   | vga_driver/xinternal[10]_i_1_n_0                      |                3 |             11 |
|  clk_IBUF_BUFG                                             | vga_driver/xinternal0             | vga_driver/y[10]_i_1_n_0                              |                3 |             11 |
|  clk_IBUF_BUFG                                             | FINITE_STATE_MACHINE/x[5]_i_1_n_0 | FINITE_STATE_MACHINE/state[2]                         |                5 |             16 |
|  clk_IBUF_BUFG                                             | FINITE_STATE_MACHINE/state[2]     | FINITE_STATE_MACHINE/num_of_running_cycles[0]_i_1_n_0 |                4 |             16 |
|  clk_IBUF_BUFG                                             |                                   | timer/count[31]_i_1_n_0                               |                8 |             31 |
|  clk_IBUF_BUFG                                             | FINITE_STATE_MACHINE/cmd[0]       | reset_IBUF                                            |               93 |            104 |
|  clk_IBUF_BUFG                                             |                                   |                                                       |             1090 |           1131 |
|  clk_IBUF_BUFG                                             |                                   | reset_IBUF                                            |             2802 |           2870 |
+------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+------------------+----------------+


