{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716388765007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716388765008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 21:39:24 2024 " "Processing started: Wed May 22 21:39:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716388765008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716388765008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off speed_module -c speed_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off speed_module -c speed_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716388765008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1716388766097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/uit/da/da1/verilog/uart_interface/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/uit/da/da1/verilog/uart_interface/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed.v 1 1 " "Found 1 design units, including 1 entities, in source file speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed " "Found entity 1: speed" {  } { { "speed.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_tb " "Found entity 1: speed_tb" {  } { { "speed_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file location_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 location_mem " "Found entity 1: location_mem" {  } { { "location_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_mem " "Found entity 1: speed_mem" {  } { { "speed_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766131 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "speed_module.v(82) " "Verilog HDL Module Instantiation warning at speed_module.v(82): ignored dangling comma in List of Port Connections" {  } { { "speed_module.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module.v" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1716388766133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_module.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_module " "Found entity 1: speed_module" {  } { { "speed_module.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_module_tb " "Found entity 1: speed_module_tb" {  } { { "speed_module_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766134 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(85) " "Verilog HDL Module Instantiation warning at top.v(85): ignored dangling comma in List of Port Connections" {  } { { "top.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 85 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1716388766136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_display.v 1 1 " "Found 1 design units, including 1 entities, in source file number_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_display " "Found entity 1: number_display" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388766141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388766141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s speed.v(238) " "Verilog HDL Implicit Net warning at speed.v(238): created implicit net for \"s\"" {  } { { "speed.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388766141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(11) " "Verilog HDL Parameter Declaration warning at uart_rx.v(11): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1716388766141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(12) " "Verilog HDL Parameter Declaration warning at uart_rx.v(12): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1716388766141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(13) " "Verilog HDL Parameter Declaration warning at uart_rx.v(13): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1716388766141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(14) " "Verilog HDL Parameter Declaration warning at uart_rx.v(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1716388766141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(15) " "Verilog HDL Parameter Declaration warning at uart_rx.v(15): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1716388766141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "speed_module speed_module.v(16) " "Verilog HDL Parameter Declaration warning at speed_module.v(16): Parameter Declaration in module \"speed_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "speed_module.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1716388766143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716388766175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart\"" {  } { { "top.v" "uart" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388766184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(55) " "Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (16)" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766186 "|top|uart_rx:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(64) " "Verilog HDL assignment warning at uart_rx.v(64): truncated value with size 32 to match size of target (16)" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766186 "|top|uart_rx:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(73) " "Verilog HDL assignment warning at uart_rx.v(73): truncated value with size 32 to match size of target (3)" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766186 "|top|uart_rx:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(84) " "Verilog HDL assignment warning at uart_rx.v(84): truncated value with size 32 to match size of target (16)" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766186 "|top|uart_rx:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed speed:inst_speed " "Elaborating entity \"speed\" for hierarchy \"speed:inst_speed\"" {  } { { "top.v" "inst_speed" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388766187 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s speed.v(238) " "Verilog HDL or VHDL warning at speed.v(238): object \"s\" assigned a value but never read" {  } { { "speed.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1716388766189 "|top|speed_module:speed|speed:inst_speed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 speed.v(110) " "Verilog HDL assignment warning at speed.v(110): truncated value with size 32 to match size of target (9)" {  } { { "speed.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766189 "|top|speed_module:speed|speed:inst_speed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 speed.v(238) " "Verilog HDL assignment warning at speed.v(238): truncated value with size 3 to match size of target (1)" {  } { { "speed.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766189 "|top|speed_module:speed|speed:inst_speed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "location_mem location_mem:inst_location_mem " "Elaborating entity \"location_mem\" for hierarchy \"location_mem:inst_location_mem\"" {  } { { "top.v" "inst_location_mem" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388766190 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i location_mem.v(20) " "Verilog HDL Always Construct warning at location_mem.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "location_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1716388766207 "|top|speed_module:speed|location_mem:inst_location_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_mem speed_mem:inst_speed_mem " "Elaborating entity \"speed_mem\" for hierarchy \"speed_mem:inst_speed_mem\"" {  } { { "top.v" "inst_speed_mem" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388766209 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i speed_mem.v(23) " "Verilog HDL Always Construct warning at speed_mem.v(23): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_mem.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1716388766217 "|top|speed_module:speed|speed_mem:inst_speed_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd\"" {  } { { "top.v" "lcd" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388766219 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prev_data1 lcd.v(157) " "Verilog HDL Always Construct warning at lcd.v(157): inferring latch(es) for variable \"prev_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prev_data2 lcd.v(157) " "Verilog HDL Always Construct warning at lcd.v(157): inferring latch(es) for variable \"prev_data2\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[0\] lcd.v(157) " "Inferred latch for \"prev_data2\[0\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[1\] lcd.v(157) " "Inferred latch for \"prev_data2\[1\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[2\] lcd.v(157) " "Inferred latch for \"prev_data2\[2\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[3\] lcd.v(157) " "Inferred latch for \"prev_data2\[3\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[4\] lcd.v(157) " "Inferred latch for \"prev_data2\[4\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[5\] lcd.v(157) " "Inferred latch for \"prev_data2\[5\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[6\] lcd.v(157) " "Inferred latch for \"prev_data2\[6\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[7\] lcd.v(157) " "Inferred latch for \"prev_data2\[7\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[0\] lcd.v(157) " "Inferred latch for \"prev_data1\[0\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[1\] lcd.v(157) " "Inferred latch for \"prev_data1\[1\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[2\] lcd.v(157) " "Inferred latch for \"prev_data1\[2\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[3\] lcd.v(157) " "Inferred latch for \"prev_data1\[3\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[4\] lcd.v(157) " "Inferred latch for \"prev_data1\[4\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[5\] lcd.v(157) " "Inferred latch for \"prev_data1\[5\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[6\] lcd.v(157) " "Inferred latch for \"prev_data1\[6\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[7\] lcd.v(157) " "Inferred latch for \"prev_data1\[7\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716388766220 "|top|lcd:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_display lcd:lcd\|number_display:number0 " "Elaborating entity \"number_display\" for hierarchy \"lcd:lcd\|number_display:number0\"" {  } { { "lcd.v" "number0" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388766222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(15) " "Verilog HDL assignment warning at number_display.v(15): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766222 "|lcd|number_display:number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(32) " "Verilog HDL assignment warning at number_display.v(32): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766222 "|lcd|number_display:number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(49) " "Verilog HDL assignment warning at number_display.v(49): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766222 "|lcd|number_display:number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(66) " "Verilog HDL assignment warning at number_display.v(66): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766222 "|lcd|number_display:number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(83) " "Verilog HDL assignment warning at number_display.v(83): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766222 "|lcd|number_display:number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(100) " "Verilog HDL assignment warning at number_display.v(100): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716388766222 "|lcd|number_display:number"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Mod3\"" {  } { { "number_display.v" "Mod3" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Mod2\"" {  } { { "number_display.v" "Mod2" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Div3\"" {  } { { "number_display.v" "Div3" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Div2\"" {  } { { "number_display.v" "Div2" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Div0\"" {  } { { "number_display.v" "Div0" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Mod0\"" {  } { { "number_display.v" "Mod0" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Div1\"" {  } { { "number_display.v" "Div1" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Mod1\"" {  } { { "number_display.v" "Mod1" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Div0\"" {  } { { "number_display.v" "Div0" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Mod3\"" {  } { { "number_display.v" "Mod3" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Mod2\"" {  } { { "number_display.v" "Mod2" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Div3\"" {  } { { "number_display.v" "Div3" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Mod0\"" {  } { { "number_display.v" "Mod0" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Div1\"" {  } { { "number_display.v" "Div1" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Div2\"" {  } { { "number_display.v" "Div2" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Mod1\"" {  } { { "number_display.v" "Mod1" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771596 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1716388771596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd:lcd\|number_display:number1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lcd:lcd\|number_display:number1\|lpm_divide:Mod3\"" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd:lcd\|number_display:number1\|lpm_divide:Mod3 " "Instantiated megafunction \"lcd:lcd\|number_display:number1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771622 ""}  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716388771622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd:lcd\|number_display:number1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lcd:lcd\|number_display:number1\|lpm_divide:Mod2\"" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd:lcd\|number_display:number1\|lpm_divide:Mod2 " "Instantiated megafunction \"lcd:lcd\|number_display:number1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771771 ""}  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716388771771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd:lcd\|number_display:number1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"lcd:lcd\|number_display:number1\|lpm_divide:Div3\"" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd:lcd\|number_display:number1\|lpm_divide:Div3 " "Instantiated megafunction \"lcd:lcd\|number_display:number1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771839 ""}  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716388771839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd:lcd\|number_display:number1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"lcd:lcd\|number_display:number1\|lpm_divide:Div2\"" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388771905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd:lcd\|number_display:number1\|lpm_divide:Div2 " "Instantiated megafunction \"lcd:lcd\|number_display:number1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716388771905 ""}  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716388771905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716388771945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716388771945 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716388775480 "|top|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716388775480 "|top|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716388775480 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1716388780852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716388781568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716388781568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13945 " "Implemented 13945 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716388782226 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716388782226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13930 " "Implemented 13930 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716388782226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716388782226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716388782265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 21:39:42 2024 " "Processing ended: Wed May 22 21:39:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716388782265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716388782265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716388782265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716388782265 ""}
