--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Nov 27 01:07:51 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     divide
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            22 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.330ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_p_51__i2  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_p_51__i1  (to clk_c +)

   Delay:                   3.510ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      3.510ns data_path cnt_p_51__i2 to cnt_p_51__i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.330ns

 Path Details: cnt_p_51__i2 to cnt_p_51__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_p_51__i2 (from clk_c)
Route         3   e 1.315                                  cnt_p[2]
LUT4        ---     0.493              B to Z              i44_2_lut_2_lut
Route         3   e 1.258                                  n138
                  --------
                    3.510  (26.7% logic, 73.3% route), 2 logic levels.


Passed:  The following path meets requirements by 1.330ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_p_51__i2  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_p_51__i2  (to clk_c +)

   Delay:                   3.510ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      3.510ns data_path cnt_p_51__i2 to cnt_p_51__i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.330ns

 Path Details: cnt_p_51__i2 to cnt_p_51__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_p_51__i2 (from clk_c)
Route         3   e 1.315                                  cnt_p[2]
LUT4        ---     0.493              B to Z              i44_2_lut_2_lut
Route         3   e 1.258                                  n138
                  --------
                    3.510  (26.7% logic, 73.3% route), 2 logic levels.


Passed:  The following path meets requirements by 1.330ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_p_51__i2  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_p_51__i0  (to clk_c +)

   Delay:                   3.510ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      3.510ns data_path cnt_p_51__i2 to cnt_p_51__i0 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.330ns

 Path Details: cnt_p_51__i2 to cnt_p_51__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_p_51__i2 (from clk_c)
Route         3   e 1.315                                  cnt_p[2]
LUT4        ---     0.493              B to Z              i44_2_lut_2_lut
Route         3   e 1.258                                  n138
                  --------
                    3.510  (26.7% logic, 73.3% route), 2 logic levels.

Report: 3.670 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     3.670 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  22 paths, 18 nets, and 41 connections (83.7% coverage)


Peak memory: 55402496 bytes, TRCE: 1449984 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
