<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="prueba_comblocl_processing_system7_0_0_synth_1" LaunchDir="C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/prueba_comblock/prueba_comblock.runs/prueba_comblocl_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prueba_comblocl_Transmitter_0_0_synth_1" LaunchDir="C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/prueba_comblock/prueba_comblock.runs/prueba_comblocl_Transmitter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prueba_comblocl_rst_ps7_0_100M_0_synth_1" LaunchDir="C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/prueba_comblock/prueba_comblock.runs/prueba_comblocl_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prueba_comblocl_comblock_0_0_synth_1" LaunchDir="C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/prueba_comblock/prueba_comblock.runs/prueba_comblocl_comblock_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prueba_comblocl_xbar_0_synth_1" LaunchDir="C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/prueba_comblock/prueba_comblock.runs/prueba_comblocl_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prueba_comblocl_auto_pc_0_synth_1" LaunchDir="C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/prueba_comblock/prueba_comblock.runs/prueba_comblocl_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prueba_comblocl_Receiver_0_0_synth_1" LaunchDir="C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/prueba_comblock/prueba_comblock.runs/prueba_comblocl_Receiver_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prueba_comblocl_auto_pc_1_synth_1" LaunchDir="C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/prueba_comblock/prueba_comblock.runs/prueba_comblocl_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/prueba_comblock/prueba_comblock.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="prueba_comblocl_processing_system7_0_0_synth_1"/>
		<Parent Id="prueba_comblocl_Transmitter_0_0_synth_1"/>
		<Parent Id="prueba_comblocl_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="prueba_comblocl_comblock_0_0_synth_1"/>
		<Parent Id="prueba_comblocl_xbar_0_synth_1"/>
		<Parent Id="prueba_comblocl_auto_pc_0_synth_1"/>
		<Parent Id="prueba_comblocl_Receiver_0_0_synth_1"/>
		<Parent Id="prueba_comblocl_auto_pc_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

