import "primitives/core.futil";
import "primitives/binary_operators.futil";
import "primitives/memories/seq.futil";
component exp(x: 32) -> (out: 32) {
  cells {
    exponent_value = std_reg(32);
    int_x = std_reg(32);
    frac_x = std_reg(32);
    m = std_reg(32);
    and0 = std_and(32);
    and1 = std_and(32);
    rsh = std_rsh(32);
    c2 = std_const(32, 2);
    one = std_const(32, 65536);
    e = std_const(32, 178145);
    product2 = std_reg(32);
    p2 = std_reg(32);
    sum1 = std_reg(32);
    add1 = std_fp_add(32, 16, 16);
    mult_pipe1 = std_fp_mult_pipe(32, 16, 16);
    mult_pipe2 = std_fp_mult_pipe(32, 16, 16);
    reciprocal_factorial2 = std_const(32, 32768);
    pow1 = fp_pow();
    pow2 = fp_pow();
  }
  wires {
    group init<"promotable"=1> {
      exponent_value.write_en = 1'd1;
      exponent_value.in = x;
      init[done] = exponent_value.done;
    }
    group split_bits_int_x {
      and0.left = exponent_value.out;
      and0.right = 32'd4294901760;
      rsh.left = and0.out;
      rsh.right = 32'd16;
      int_x.write_en = 1'd1;
      int_x.in = rsh.out;
      split_bits_int_x[done] = int_x.done;
    }
    group split_bits_frac_x {
      and1.left = exponent_value.out;
      and1.right = 32'd65535;
      frac_x.write_en = 1'd1;
      frac_x.in = and1.out;
      split_bits_frac_x[done] = frac_x.done;
    }
    group consume_pow2<"promotable"=1> {
      p2.write_en = 1'd1;
      p2.in = pow2.out;
      consume_pow2[done] = p2.done ? 1'd1;
    }
    group mult_by_reciprocal_factorial2 {
      mult_pipe2.left = p2.out;
      mult_pipe2.right = reciprocal_factorial2.out;
      mult_pipe2.go = !mult_pipe2.done ? 1'd1;
      product2.write_en = mult_pipe2.done;
      product2.in = mult_pipe2.out;
      mult_by_reciprocal_factorial2[done] = product2.done;
    }
    group sum_round1_1<"promotable"=1> {
      add1.left = frac_x.out;
      add1.right = product2.out;
      sum1.write_en = 1'd1;
      sum1.in = add1.out;
      sum_round1_1[done] = sum1.done;
    }
    group add_degree_zero<"promotable"=1> {
      add1.left = sum1.out;
      add1.right = one.out;
      sum1.write_en = 1'd1;
      sum1.in = add1.out;
      add_degree_zero[done] = sum1.done;
    }
    group final_multiply {
      mult_pipe1.left = pow1.out;
      mult_pipe1.right = sum1.out;
      mult_pipe1.go = !mult_pipe1.done ? 1'd1;
      m.write_en = mult_pipe1.done;
      m.in = mult_pipe1.out;
      final_multiply[done] = m.done;
    }
    out = m.out;
  }
  control {
    seq {
      init;
      par {
        split_bits_int_x;
        split_bits_frac_x;
      }
      par {
        invoke pow1(base=e.out, integer_exp=int_x.out)();
        invoke pow2(base=frac_x.out, integer_exp=c2.out)();
      }
      par {
        consume_pow2;
      }
      par {
        mult_by_reciprocal_factorial2;
      }
      par {
        sum_round1_1;
      }
      add_degree_zero;
      final_multiply;
    }
  }
}
component fp_pow(base: 32, integer_exp: 32) -> (out: 32) {
  cells {
    pow = std_reg(32);
    count = std_reg(32);
    mul = std_fp_mult_pipe(32, 16, 16);
    count_incr_1_1 = std_add(32);
    lt_2 = std_lt(32);
  }
  wires {
    group init_pow {
      pow.in = 32'd65536;
      pow.write_en = 1'd1;
      init_pow[done] = pow.done;
    }
    group init_count {
      count.in = 32'd0;
      count.write_en = 1'd1;
      init_count[done] = count.done;
    }
    group execute_mul {
      mul.left = base;
      mul.right = pow.out;
      mul.go = !mul.done ? 1'd1;
      pow.write_en = mul.done;
      pow.in = mul.out;
      execute_mul[done] = pow.done;
    }
    group count_incr_1_1_group {
      count_incr_1_1.left = count.out;
      count_incr_1_1.right = 32'd1;
      count.write_en = 1'd1;
      count.in = count_incr_1_1.out;
      count_incr_1_1_group[done] = count.done;
    }
    comb group lt_2_group {
      lt_2.left = count.out;
      lt_2.right = integer_exp;
    }
    out = pow.out;
  }
  control {
    seq {
      par {
        init_pow;
        init_count;
      }
      while lt_2.out with lt_2_group {
        par {
          execute_mul;
          count_incr_1_1_group;
        }
      }
    }
  }
}
component main() -> () {
  cells {
    t = std_reg(32);
    @external x = seq_mem_d1(32, 1, 1);
    @external ret = seq_mem_d1(32, 1, 1);
    e = exp();
  }
  wires {
    group init {
      x.addr0 = 1'd0;
      x.content_en = 1'd1;
      t.in = x.done ? x.read_data;
      t.write_en = x.done ? 1'd1;
      init[done] = t.done;
    }
    group write_to_memory {
      ret.addr0 = 1'd0;
      ret.write_en = 1'd1;
      ret.write_data = e.out;
      write_to_memory[done] = ret.done;
      ret.content_en = 1'd1;
    }
  }
  control {
    seq {
      init;
      invoke e(x=t.out)();
      write_to_memory;
    }
  }
}
