Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date             : Thu Jan  6 16:12:52 2022
| Host             : St-25 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 120.130 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 119.340                           |
| Device Static (W)        | 0.791                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     6.468 |      675 |       --- |             --- |
|   LUT as Logic           |     5.592 |      408 |     63400 |            0.64 |
|   LUT as Distributed RAM |     0.621 |       80 |     19000 |            0.42 |
|   CARRY4                 |     0.210 |       40 |     15850 |            0.25 |
|   Register               |     0.038 |       37 |    126800 |            0.03 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        7 |       --- |             --- |
| Signals                  |    10.987 |      565 |       --- |             --- |
| I/O                      |   101.885 |      163 |       210 |           77.62 |
| Static Power             |     0.791 |          |           |                 |
| Total                    |   120.130 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    18.022 |      17.459 |      0.563 |
| Vccaux    |       1.800 |     8.433 |       8.340 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    48.264 |      48.260 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| top                        |   119.340 |
|   dmem                     |     1.073 |
|     dataRAM_reg_0_63_0_0   |     0.039 |
|     dataRAM_reg_0_63_10_10 |     0.031 |
|     dataRAM_reg_0_63_11_11 |     0.026 |
|     dataRAM_reg_0_63_12_12 |     0.025 |
|     dataRAM_reg_0_63_13_13 |     0.028 |
|     dataRAM_reg_0_63_14_14 |     0.028 |
|     dataRAM_reg_0_63_15_15 |     0.030 |
|     dataRAM_reg_0_63_16_16 |     0.029 |
|     dataRAM_reg_0_63_17_17 |     0.029 |
|     dataRAM_reg_0_63_18_18 |     0.032 |
|     dataRAM_reg_0_63_19_19 |     0.030 |
|     dataRAM_reg_0_63_1_1   |     0.030 |
|     dataRAM_reg_0_63_20_20 |     0.030 |
|     dataRAM_reg_0_63_21_21 |     0.036 |
|     dataRAM_reg_0_63_22_22 |     0.035 |
|     dataRAM_reg_0_63_23_23 |     0.036 |
|     dataRAM_reg_0_63_24_24 |     0.039 |
|     dataRAM_reg_0_63_25_25 |     0.037 |
|     dataRAM_reg_0_63_26_26 |     0.036 |
|     dataRAM_reg_0_63_27_27 |     0.036 |
|     dataRAM_reg_0_63_28_28 |     0.041 |
|     dataRAM_reg_0_63_29_29 |     0.036 |
|     dataRAM_reg_0_63_2_2   |     0.045 |
|     dataRAM_reg_0_63_30_30 |     0.036 |
|     dataRAM_reg_0_63_31_31 |     0.047 |
|     dataRAM_reg_0_63_3_3   |     0.031 |
|     dataRAM_reg_0_63_4_4   |     0.039 |
|     dataRAM_reg_0_63_5_5   |     0.034 |
|     dataRAM_reg_0_63_6_6   |     0.041 |
|     dataRAM_reg_0_63_7_7   |     0.029 |
|     dataRAM_reg_0_63_8_8   |     0.025 |
|     dataRAM_reg_0_63_9_9   |     0.027 |
|   mips                     |    16.364 |
|     dp                     |    16.364 |
|       alu_                 |     0.431 |
|       pcadd1               |     0.256 |
|       pcadd2               |     0.197 |
|       pcreg                |    14.048 |
|       rf                   |     1.432 |
+----------------------------+-----------+


