

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5'
================================================================
* Date:           Sat Dec 17 00:27:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.644 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    32772|  13.332 ns|  0.109 ms|    4|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_549_5  |        2|    32770|         6|          4|          4|  0 ~ 8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1"   --->   Operation 9 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pix_val_V_8 = alloca i32 1"   --->   Operation 10 'alloca' 'pix_val_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pix_val_V_9 = alloca i32 1"   --->   Operation 11 'alloca' 'pix_val_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cmp121_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp121"   --->   Operation 12 'read' 'cmp121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub118_cast106_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub118_cast106"   --->   Operation 13 'read' 'sub118_cast106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cmp121_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp121_1"   --->   Operation 14 'read' 'cmp121_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp121_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp121_2"   --->   Operation 15 'read' 'cmp121_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%icmp_ln539_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln539"   --->   Operation 16 'read' 'icmp_ln539_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln534_1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln534_1"   --->   Operation 17 'read' 'trunc_ln534_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pix_val_V_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_2"   --->   Operation 18 'read' 'pix_val_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pix_val_V_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_3"   --->   Operation 19 'read' 'pix_val_V_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub118_cast106_cast = sext i13 %sub118_cast106_read"   --->   Operation 20 'sext' 'sub118_cast106_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane01, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane01, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %pix_val_V_3_read, i8 %pix_val_V_9"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %pix_val_V_2_read, i8 %pix_val_V_8"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %x_1"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body117"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x = load i13 %x_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 28 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%icmp_ln549 = icmp_eq  i13 %x, i13 %trunc_ln534_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 29 'icmp' 'icmp_ln549' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.82ns)   --->   "%x_6 = add i13 %x, i13 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 30 'add' 'x_6' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln549 = br i1 %icmp_ln549, void %for.body117.split, void %for.inc168.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 31 'br' 'br_ln549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i13 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 32 'zext' 'zext_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%cmp119 = icmp_slt  i14 %zext_ln549, i14 %sub118_cast106_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 33 'icmp' 'cmp119' <Predicate = (!icmp_ln549)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.28ns)   --->   "%or_ln554 = or i1 %cmp119, i1 %cmp121_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 34 'or' 'or_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln549 = store i13 %x_6, i13 %x_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 35 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 36 [1/1] (1.21ns)   --->   "%img_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'img_read' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%pix_val_V_129 = trunc i24 %img_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'trunc' 'pix_val_V_129' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%pix_val_V_30 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'partselect' 'pix_val_V_30' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 39 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.28ns)   --->   "%or_ln554_1 = or i1 %cmp119, i1 %cmp121_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 40 'or' 'or_ln554_1' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.28ns)   --->   "%or_ln554_2 = or i1 %cmp119, i1 %cmp121_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 41 'or' 'or_ln554_2' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.28ns)   --->   "%or_ln554_3 = or i1 %cmp119, i1 %icmp_ln539_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 42 'or' 'or_ln554_3' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%pix_val_V = load i8 %pix_val_V_8"   --->   Operation 43 'load' 'pix_val_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%pix_val_V_128 = load i8 %pix_val_V_9"   --->   Operation 44 'load' 'pix_val_V_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8192, i64 0"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln550 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_18" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:550]   --->   Operation 46 'specpipeline' 'specpipeline_ln550' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273]   --->   Operation 47 'specloopname' 'specloopname_ln273' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554, void %for.inc152, void %if.then122" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 48 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_3 : Operation 49 [1/1] (1.21ns)   --->   "%img_read_22 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'read' 'img_read_22' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%pix_val_V_130 = trunc i24 %img_read_22" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'trunc' 'pix_val_V_130' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%pix_val_V_56 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_22, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'pix_val_V_56' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 52 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 0.42>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pix_val_V_128, i8 %pix_val_V_9_out"   --->   Operation 77 'store' 'store_ln0' <Predicate = (icmp_ln549)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pix_val_V, i8 %pix_val_V_8_out"   --->   Operation 78 'store' 'store_ln0' <Predicate = (icmp_ln549)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln549)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%pix_val_V_25 = phi i8 %pix_val_V_30, void %if.then122, i8 %pix_val_V_128, void %for.body117.split"   --->   Operation 53 'phi' 'pix_val_V_25' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%pix_val_V_24 = phi i8 %pix_val_V_129, void %if.then122, i8 %pix_val_V, void %for.body117.split"   --->   Operation 54 'phi' 'pix_val_V_24' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554_1, void %for.inc152.1, void %if.then122.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 55 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_4 : Operation 56 [1/1] (1.21ns)   --->   "%img_read_23 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'img_read_23' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%pix_val_V_131 = trunc i24 %img_read_23" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'trunc' 'pix_val_V_131' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%pix_val_V_76 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_23, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'partselect' 'pix_val_V_76' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 59 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%pix_val_V_37 = phi i8 %pix_val_V_56, void %if.then122.1, i8 %pix_val_V_25, void %for.inc152"   --->   Operation 60 'phi' 'pix_val_V_37' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%pix_val_V_36 = phi i8 %pix_val_V_130, void %if.then122.1, i8 %pix_val_V_24, void %for.inc152"   --->   Operation 61 'phi' 'pix_val_V_36' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554_2, void %for.inc152.2, void %if.then122.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 62 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_5 : Operation 63 [1/1] (1.21ns)   --->   "%img_read_24 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'img_read_24' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%pix_val_V_132 = trunc i24 %img_read_24" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'trunc' 'pix_val_V_132' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%pix_val_V_133 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_24, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'partselect' 'pix_val_V_133' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 66 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%pix_val_V_55 = phi i8 %pix_val_V_76, void %if.then122.2, i8 %pix_val_V_37, void %for.inc152.1"   --->   Operation 67 'phi' 'pix_val_V_55' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%pix_val_V_54 = phi i8 %pix_val_V_131, void %if.then122.2, i8 %pix_val_V_36, void %for.inc152.1"   --->   Operation 68 'phi' 'pix_val_V_54' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554_3, void %for.inc152.3, void %if.then122.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 69 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%pix_val_V_79 = phi i8 %pix_val_V_133, void %if.then122.3, i8 %pix_val_V_55, void %for.inc152.2"   --->   Operation 70 'phi' 'pix_val_V_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%pix_val_V_78 = phi i8 %pix_val_V_132, void %if.then122.3, i8 %pix_val_V_54, void %for.inc152.2"   --->   Operation 71 'phi' 'pix_val_V_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pix_val_V_78, i8 %pix_val_V_79, i8 %pix_val_V_54, i8 %pix_val_V_55, i8 %pix_val_V_36, i8 %pix_val_V_37, i8 %pix_val_V_24, i8 %pix_val_V_25"   --->   Operation 72 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane01, i64 %p_Result_s" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_6 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln549 = store i8 %pix_val_V_79, i8 %pix_val_V_9" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 74 'store' 'store_ln549' <Predicate = true> <Delay = 0.42>
ST_6 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln549 = store i8 %pix_val_V_78, i8 %pix_val_V_8" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 75 'store' 'store_ln549' <Predicate = true> <Delay = 0.42>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln549 = br void %for.body117" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 76 'br' 'br_ln549' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'alloca' operation ('x') [13]  (0 ns)
	'load' operation ('x', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549) on local variable 'x' [33]  (0 ns)
	'icmp' operation ('cmp119', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549) [44]  (1.01 ns)
	'or' operation ('or_ln554', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554) [45]  (0.287 ns)
	blocking operation 0.14 ns on control path)

 <State 2>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [48]  (1.22 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read_22', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [58]  (1.22 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read_23', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [68]  (1.22 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read_24', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [78]  (1.22 ns)

 <State 6>: 1.64ns
The critical path consists of the following:
	'phi' operation ('pix.val.V') with incoming values : ('pix.val.V') ('pix.val.V', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [73]  (0 ns)
	multiplexor before 'phi' operation ('pix.val.V') with incoming values : ('pix.val.V') ('pix.val.V', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [83]  (0.427 ns)
	'phi' operation ('pix.val.V') with incoming values : ('pix.val.V') ('pix.val.V', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [83]  (0 ns)
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'bytePlanes_plane01' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [86]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
