Name:OBULANAYAKULAGARI NAGA JASWANTH
Company:CODTECH IT SOLUTIONS
ID:CT6WDS130
Domain:VLSI
Duration:JUNE 2024 to 17Th JULY 2024‚Äù
Mentor:SRAVANI GOUNI
Over view of the project
project:Design basic digital logic circuits like logic gates, adders, and multiplexers using
Verilog within the VLSI software. 


objective:
A digital logic design is a system that uses simple values to produce functions, perform operations and define the input and output of any digital circuit. It is mostly used in electrical and computer engineering to develop the basic circuitry for electronic devices, microprocessors, and hardware.
![](https://github.com/jashu6187/codtech-task-1/blob/main/Screenshot%202024-07-03%20183940.png)
![](https://github.com/jashu6187/codtech-task-1/blob/main/Screenshot%202024-07-03%20185653.png)
![](https://github.com/jashu6187/codtech-task-1/blob/main/Screenshot%202024-07-03%20185739.png)
![](https://github.com/jashu6187/codtech-task-1/blob/main/Screenshot%202024-07-03%20190329.png)
![](https://github.com/jashu6187/codtech-task-1/blob/main/Screenshot%202024-07-03%20190453.png)
![](https://github.com/jashu6187/codtech-task-1/blob/main/Screenshot%202024-07-05%20171505.png)
![](https://github.com/jashu6187/codtech-task-1/blob/main/Screenshot%202024-07-05%20172104.png)
