Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul  1 17:04:48 2021
| Host         : DESKTOP-2N1UFQC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xa7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             148 |           84 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG | cu/car_reg[0]_12[0]   | reset_IBUF       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                       | reset_IBUF       |                4 |              6 |         1.50 |
| ~clk_IBUF_BUFG | cu/E[0]               | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | cu/E[1]               | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | cu/car_reg[0]_11[0]   | reset_IBUF       |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | cu/car_reg[4]_0[1]    | reset_IBUF       |                6 |              8 |         1.33 |
| ~clk_IBUF_BUFG | cu/car_reg[0]_11[1]   | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | cu/car_reg[4]_0[0]    | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | ir/data_reg[15]_15[0] | reset_IBUF       |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | ir/car_reg[0][1]      | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | ir/data_reg[15]_15[1] | reset_IBUF       |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | ir/car_reg[0][0]      | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | ir/gpr_regsel[1]      | reset_IBUF       |                7 |              8 |         1.14 |
| ~clk_IBUF_BUFG | ir/gpr_regsel[7]      | reset_IBUF       |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | ir/gpr_regsel[6]      | reset_IBUF       |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | ir/gpr_regsel[5]      | reset_IBUF       |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | ir/gpr_regsel[3]      | reset_IBUF       |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | ir/gpr_regsel[2]      | reset_IBUF       |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | ir/gpr_regsel[4]      | reset_IBUF       |                6 |              8 |         1.33 |
| ~clk_IBUF_BUFG | ir/gpr_regsel[0]      | reset_IBUF       |                4 |              8 |         2.00 |
+----------------+-----------------------+------------------+------------------+----------------+--------------+


