// Seed: 4294307180
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  generate
    assign id_1 = id_2;
  endgenerate
  tri id_3, id_5;
  assign id_5 = 1;
  wire id_6;
  assign module_1.id_16 = 0;
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri id_2,
    output wire id_3,
    output supply0 id_4,
    input tri id_5,
    output wor id_6,
    output supply1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri1 id_10,
    output uwire id_11,
    output wand id_12,
    output supply1 id_13
);
  `define pp_15 0
  assign id_7 = 1'b0 - 1;
  wire id_16;
  assign id_3  = 1 ? 1 : id_5;
  assign id_16 = id_5 + id_5;
  module_0 modCall_1 (
      id_16,
      id_16
  );
endmodule
