diff --git a/arch/arm64/boot/dts/mediatek/aiot8395p1_64_bsp.dts b/arch/arm64/boot/dts/mediatek/aiot8395p1_64_bsp.dts
index b55c796..c9a3ab1 100644
--- a/arch/arm64/boot/dts/mediatek/aiot8395p1_64_bsp.dts
+++ b/arch/arm64/boot/dts/mediatek/aiot8395p1_64_bsp.dts
@@ -486,7 +486,6 @@ dp83867: ethernet-phy@0 {
 			interrupt-parent = <&pio>;
 			interrupts = <94 IRQ_TYPE_EDGE_FALLING>;
 			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
-			ti,tx-internal-delay = <DP83867_RGMIIDCTL_3_00_NS>;
 			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
 			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
 		};
@@ -840,8 +839,8 @@ mt_pmic_vfp_ldo_reg: LDO1 {
 			mt_pmic_vtp_ldo_reg: LDO2 {
 				regulator-compatible = "LDO2";
 				regulator-name = "vtp";
-				regulator-min-microvolt = <1200000>;
-				regulator-max-microvolt = <3600000>;
+				regulator-min-microvolt = <2800000>;
+				regulator-max-microvolt = <2800000>;
 				regulator-allowed-modes =
 					<MT6360_OPMODE_NORMAL
 					 MT6360_OPMODE_LP>;
@@ -1160,8 +1159,8 @@ &mtk_mdla {
 };
 
 &mt_pmic_vtp_ldo_reg {
-	regulator-min-microvolt = <1800000>;
-	regulator-max-microvolt = <1800000>;
+	regulator-min-microvolt = <2800000>;
+	regulator-max-microvolt = <2800000>;
 };
 
 &pcie0 {
diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-mediatek.c b/drivers/net/ethernet/stmicro/stmmac/dwmac-mediatek.c
index b0dae1b..535cc9f 100644
--- a/drivers/net/ethernet/stmicro/stmmac/dwmac-mediatek.c
+++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-mediatek.c
@@ -662,6 +662,7 @@ static int mt8195_set_interface(struct mediatek_dwmac_plat_data *plat)
 	case PHY_INTERFACE_MODE_RGMII_TXID:
 	case PHY_INTERFACE_MODE_RGMII_RXID:
 	case PHY_INTERFACE_MODE_RGMII_ID:
+		intf_val |= MT8195_RMII_CLK_SRC_INTERNAL;
 		intf_val |= FIELD_PREP(MT8195_ETH_INTF_SEL, PHY_INTF_RGMII);
 		break;
 	default:
