#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016034813760 .scope module, "tb_decimation_filter" "tb_decimation_filter" 2 25;
 .timescale 0 0;
P_00000160348138f0 .param/l "CLK_PERIOD" 0 2 29, +C4<00000000000000000000000000001010>;
P_0000016034813928 .param/l "FIR_OUTPUT_WIDTH" 0 2 28, +C4<00000000000000000000000000110010>;
P_0000016034813960 .param/l "INPUT_WIDTH" 0 2 27, +C4<00000000000000000000000000000101>;
v000001603487b680_0 .var "clk", 0 0;
v000001603487b9a0_0 .var/s "in_data", 4 0;
v000001603487ba40_0 .var "in_valid", 0 0;
v000001603487cbc0_0 .var/i "input_file", 31 0;
v000001603487c120_0 .var/i "input_sample", 31 0;
v000001603487cee0_0 .net/s "out_data", 49 0, v000001603487b360_0;  1 drivers
v000001603487b5e0_0 .net "out_valid", 0 0, v000001603487b400_0;  1 drivers
v000001603487bae0_0 .var/i "output_count", 31 0;
v000001603487cb20_0 .var/i "output_file", 31 0;
v000001603487bb80_0 .var "rst_n", 0 0;
v000001603487bcc0_0 .var/i "sample_count", 31 0;
v000001603487cc60_0 .var/i "scan_result", 31 0;
E_00000160348172f0 .event posedge, v000001603480d270_0;
S_00000160347f1bf0 .scope module, "dut" "decimation_filter" 2 57, 3 32 0, S_0000016034813760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 5 "in_data";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /OUTPUT 50 "out_data";
P_00000160347f1d80 .param/l "CIC_M" 0 3 36, +C4<00000000000000000000000000000001>;
P_00000160347f1db8 .param/l "CIC_N" 0 3 35, +C4<00000000000000000000000000001111>;
P_00000160347f1df0 .param/l "CIC_OUTPUT_WIDTH" 0 3 37, +C4<00000000000000000000000000000000000000000000000000000000001000001>;
P_00000160347f1e28 .param/l "CIC_R" 0 3 34, +C4<00000000000000000000000000010000>;
P_00000160347f1e60 .param/l "FIR_COEFF_WIDTH" 0 3 38, +C4<00000000000000000000000000010010>;
P_00000160347f1e98 .param/l "FIR_NUM_TAPS" 0 3 39, +C4<00000000000000000000000000011010>;
P_00000160347f1ed0 .param/l "FIR_OUTPUT_WIDTH" 0 3 41, +C4<00000000000000000000000000110010>;
P_00000160347f1f08 .param/l "FIR_R" 0 3 40, +C4<00000000000000000000000000000010>;
P_00000160347f1f40 .param/l "HB_COEFF_WIDTH" 0 3 42, +C4<00000000000000000000000000010010>;
P_00000160347f1f78 .param/l "HB_NUM_TAPS" 0 3 43, +C4<00000000000000000000000000000111>;
P_00000160347f1fb0 .param/l "HB_OUTPUT_WIDTH" 0 3 44, +C4<00000000000000000000000000110010>;
P_00000160347f1fe8 .param/l "INPUT_WIDTH" 0 3 33, +C4<00000000000000000000000000000101>;
v000001603487c080_0 .net/s "cic_out_data", 64 0, v0000016034872fc0_0;  1 drivers
v000001603487b900_0 .net "cic_out_valid", 0 0, v00000160348725c0_0;  1 drivers
v000001603487cda0_0 .net "clk", 0 0, v000001603487b680_0;  1 drivers
v000001603487b4a0_0 .net/s "fir_out_data", 49 0, v0000016034872c00_0;  1 drivers
v000001603487b540_0 .net "fir_out_valid", 0 0, v0000016034872340_0;  1 drivers
v000001603487c800_0 .net/s "hb1_out_data", 49 0, v0000016034872520_0;  1 drivers
v000001603487c9e0_0 .net "hb1_out_valid", 0 0, v000001603487cf80_0;  1 drivers
v000001603487bfe0_0 .net/s "in_data", 4 0, v000001603487b9a0_0;  1 drivers
v000001603487ca80_0 .net "in_valid", 0 0, v000001603487ba40_0;  1 drivers
v000001603487c3a0_0 .net/s "out_data", 49 0, v000001603487b360_0;  alias, 1 drivers
v000001603487bc20_0 .net "out_valid", 0 0, v000001603487b400_0;  alias, 1 drivers
v000001603487ce40_0 .net "rst_n", 0 0, v000001603487bb80_0;  1 drivers
S_00000160347e7d80 .scope module, "u_cic" "cic_filter" 3 73, 4 21 0, S_00000160347f1bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 5 "in_data";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /OUTPUT 65 "out_data";
P_00000160347bfce0 .param/l "INPUT_WIDTH" 0 4 22, +C4<00000000000000000000000000000101>;
P_00000160347bfd18 .param/l "INTERNAL_WIDTH" 0 4 30, +C4<00000000000000000000000000000000000000000000000000000000001000001>;
P_00000160347bfd50 .param/l "M" 0 4 25, +C4<00000000000000000000000000000001>;
P_00000160347bfd88 .param/l "N" 0 4 24, +C4<00000000000000000000000000001111>;
P_00000160347bfdc0 .param/l "R" 0 4 23, +C4<00000000000000000000000000010000>;
v0000016034812f10_0 .net *"_ivl_1", 0 0, L_000001603487c1c0;  1 drivers
v0000016034793420_0 .net *"_ivl_2", 59 0, L_000001603487c8a0;  1 drivers
v000001603480d270_0 .net "clk", 0 0, v000001603487b680_0;  alias, 1 drivers
v00000160348072e0 .array/s "comb", 14 0, 64 0;
v0000016034813180 .array/s "comb_delay", 14 0, 64 0;
v000001603489bd40_0 .var "decim_counter", 3 0;
v0000016034800810_0 .var/s "decimated_sample", 64 0;
v00000160347c4f10_0 .var "decimated_valid", 0 0;
v000001603480f880_0 .var/i "i", 31 0;
v000001603480c000_0 .net/s "in_data", 4 0, v000001603487b9a0_0;  alias, 1 drivers
v00000160347c4680_0 .net/s "in_data_ext", 64 0, L_000001603487c440;  1 drivers
v00000160348140e0_0 .net "in_valid", 0 0, v000001603487ba40_0;  alias, 1 drivers
v0000016034872ca0 .array/s "integrator", 14 0, 64 0;
v0000016034872fc0_0 .var/s "out_data", 64 0;
v00000160348725c0_0 .var "out_valid", 0 0;
v0000016034872660_0 .net "rst_n", 0 0, v000001603487bb80_0;  alias, 1 drivers
E_00000160348167b0/0 .event negedge, v0000016034872660_0;
E_00000160348167b0/1 .event posedge, v000001603480d270_0;
E_00000160348167b0 .event/or E_00000160348167b0/0, E_00000160348167b0/1;
L_000001603487c1c0 .part v000001603487b9a0_0, 4, 1;
LS_000001603487c8a0_0_0 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_4 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_8 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_12 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_16 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_20 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_24 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_28 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_32 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_36 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_40 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_44 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_48 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_52 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_0_56 .concat [ 1 1 1 1], L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0, L_000001603487c1c0;
LS_000001603487c8a0_1_0 .concat [ 4 4 4 4], LS_000001603487c8a0_0_0, LS_000001603487c8a0_0_4, LS_000001603487c8a0_0_8, LS_000001603487c8a0_0_12;
LS_000001603487c8a0_1_4 .concat [ 4 4 4 4], LS_000001603487c8a0_0_16, LS_000001603487c8a0_0_20, LS_000001603487c8a0_0_24, LS_000001603487c8a0_0_28;
LS_000001603487c8a0_1_8 .concat [ 4 4 4 4], LS_000001603487c8a0_0_32, LS_000001603487c8a0_0_36, LS_000001603487c8a0_0_40, LS_000001603487c8a0_0_44;
LS_000001603487c8a0_1_12 .concat [ 4 4 4 0], LS_000001603487c8a0_0_48, LS_000001603487c8a0_0_52, LS_000001603487c8a0_0_56;
L_000001603487c8a0 .concat [ 16 16 16 12], LS_000001603487c8a0_1_0, LS_000001603487c8a0_1_4, LS_000001603487c8a0_1_8, LS_000001603487c8a0_1_12;
L_000001603487c440 .concat [ 5 60 0 0], v000001603487b9a0_0, L_000001603487c8a0;
S_00000160347e7f10 .scope module, "u_fir" "fir_filter" 3 91, 5 25 0, S_00000160347f1bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 65 "in_data";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /OUTPUT 50 "out_data";
P_00000160347e80a0 .param/l "ACC_WIDTH" 1 5 41, +C4<0000000000000000000000000000000000000000000000000000000000001011000>;
P_00000160347e80d8 .param/l "COEFF_WIDTH" 0 5 27, +C4<00000000000000000000000000010010>;
P_00000160347e8110 .param/l "INPUT_WIDTH" 0 5 26, +C4<00000000000000000000000000000000000000000000000000000000001000001>;
P_00000160347e8148 .param/l "NUM_TAPS" 0 5 28, +C4<00000000000000000000000000011010>;
P_00000160347e8180 .param/l "OUTPUT_WIDTH" 0 5 30, +C4<00000000000000000000000000110010>;
P_00000160347e81b8 .param/l "R" 0 5 29, +C4<00000000000000000000000000000010>;
v00000160348727a0_0 .net "clk", 0 0, v000001603487b680_0;  alias, 1 drivers
v0000016034872700 .array/s "coeffs", 25 0, 17 0;
v0000016034872840_0 .var "decim_counter", 0 0;
v00000160348722a0 .array/s "delay_line", 25 0, 64 0;
v00000160348728e0_0 .var/i "i", 31 0;
v0000016034872f20_0 .net/s "in_data", 64 0, v0000016034872fc0_0;  alias, 1 drivers
v0000016034872980_0 .net "in_valid", 0 0, v00000160348725c0_0;  alias, 1 drivers
v0000016034872e80_0 .var/i "k", 31 0;
v0000016034872c00_0 .var/s "out_data", 49 0;
v0000016034872340_0 .var "out_valid", 0 0;
v0000016034872160_0 .net "rst_n", 0 0, v000001603487bb80_0;  alias, 1 drivers
v0000016034873060_0 .var/s "sum_of_products", 87 0;
v00000160348722a0_0 .array/port v00000160348722a0, 0;
v00000160348722a0_1 .array/port v00000160348722a0, 1;
v00000160348722a0_2 .array/port v00000160348722a0, 2;
E_0000016034817170/0 .event anyedge, v0000016034873060_0, v00000160348722a0_0, v00000160348722a0_1, v00000160348722a0_2;
v00000160348722a0_3 .array/port v00000160348722a0, 3;
v00000160348722a0_4 .array/port v00000160348722a0, 4;
v00000160348722a0_5 .array/port v00000160348722a0, 5;
v00000160348722a0_6 .array/port v00000160348722a0, 6;
E_0000016034817170/1 .event anyedge, v00000160348722a0_3, v00000160348722a0_4, v00000160348722a0_5, v00000160348722a0_6;
v00000160348722a0_7 .array/port v00000160348722a0, 7;
v00000160348722a0_8 .array/port v00000160348722a0, 8;
v00000160348722a0_9 .array/port v00000160348722a0, 9;
v00000160348722a0_10 .array/port v00000160348722a0, 10;
E_0000016034817170/2 .event anyedge, v00000160348722a0_7, v00000160348722a0_8, v00000160348722a0_9, v00000160348722a0_10;
v00000160348722a0_11 .array/port v00000160348722a0, 11;
v00000160348722a0_12 .array/port v00000160348722a0, 12;
v00000160348722a0_13 .array/port v00000160348722a0, 13;
v00000160348722a0_14 .array/port v00000160348722a0, 14;
E_0000016034817170/3 .event anyedge, v00000160348722a0_11, v00000160348722a0_12, v00000160348722a0_13, v00000160348722a0_14;
v00000160348722a0_15 .array/port v00000160348722a0, 15;
v00000160348722a0_16 .array/port v00000160348722a0, 16;
v00000160348722a0_17 .array/port v00000160348722a0, 17;
v00000160348722a0_18 .array/port v00000160348722a0, 18;
E_0000016034817170/4 .event anyedge, v00000160348722a0_15, v00000160348722a0_16, v00000160348722a0_17, v00000160348722a0_18;
v00000160348722a0_19 .array/port v00000160348722a0, 19;
v00000160348722a0_20 .array/port v00000160348722a0, 20;
v00000160348722a0_21 .array/port v00000160348722a0, 21;
v00000160348722a0_22 .array/port v00000160348722a0, 22;
E_0000016034817170/5 .event anyedge, v00000160348722a0_19, v00000160348722a0_20, v00000160348722a0_21, v00000160348722a0_22;
v00000160348722a0_23 .array/port v00000160348722a0, 23;
v00000160348722a0_24 .array/port v00000160348722a0, 24;
v00000160348722a0_25 .array/port v00000160348722a0, 25;
v0000016034872700_0 .array/port v0000016034872700, 0;
E_0000016034817170/6 .event anyedge, v00000160348722a0_23, v00000160348722a0_24, v00000160348722a0_25, v0000016034872700_0;
v0000016034872700_1 .array/port v0000016034872700, 1;
v0000016034872700_2 .array/port v0000016034872700, 2;
v0000016034872700_3 .array/port v0000016034872700, 3;
v0000016034872700_4 .array/port v0000016034872700, 4;
E_0000016034817170/7 .event anyedge, v0000016034872700_1, v0000016034872700_2, v0000016034872700_3, v0000016034872700_4;
v0000016034872700_5 .array/port v0000016034872700, 5;
v0000016034872700_6 .array/port v0000016034872700, 6;
v0000016034872700_7 .array/port v0000016034872700, 7;
v0000016034872700_8 .array/port v0000016034872700, 8;
E_0000016034817170/8 .event anyedge, v0000016034872700_5, v0000016034872700_6, v0000016034872700_7, v0000016034872700_8;
v0000016034872700_9 .array/port v0000016034872700, 9;
v0000016034872700_10 .array/port v0000016034872700, 10;
v0000016034872700_11 .array/port v0000016034872700, 11;
v0000016034872700_12 .array/port v0000016034872700, 12;
E_0000016034817170/9 .event anyedge, v0000016034872700_9, v0000016034872700_10, v0000016034872700_11, v0000016034872700_12;
v0000016034872700_13 .array/port v0000016034872700, 13;
v0000016034872700_14 .array/port v0000016034872700, 14;
v0000016034872700_15 .array/port v0000016034872700, 15;
v0000016034872700_16 .array/port v0000016034872700, 16;
E_0000016034817170/10 .event anyedge, v0000016034872700_13, v0000016034872700_14, v0000016034872700_15, v0000016034872700_16;
v0000016034872700_17 .array/port v0000016034872700, 17;
v0000016034872700_18 .array/port v0000016034872700, 18;
v0000016034872700_19 .array/port v0000016034872700, 19;
v0000016034872700_20 .array/port v0000016034872700, 20;
E_0000016034817170/11 .event anyedge, v0000016034872700_17, v0000016034872700_18, v0000016034872700_19, v0000016034872700_20;
v0000016034872700_21 .array/port v0000016034872700, 21;
v0000016034872700_22 .array/port v0000016034872700, 22;
v0000016034872700_23 .array/port v0000016034872700, 23;
v0000016034872700_24 .array/port v0000016034872700, 24;
E_0000016034817170/12 .event anyedge, v0000016034872700_21, v0000016034872700_22, v0000016034872700_23, v0000016034872700_24;
v0000016034872700_25 .array/port v0000016034872700, 25;
E_0000016034817170/13 .event anyedge, v0000016034872700_25;
E_0000016034817170 .event/or E_0000016034817170/0, E_0000016034817170/1, E_0000016034817170/2, E_0000016034817170/3, E_0000016034817170/4, E_0000016034817170/5, E_0000016034817170/6, E_0000016034817170/7, E_0000016034817170/8, E_0000016034817170/9, E_0000016034817170/10, E_0000016034817170/11, E_0000016034817170/12, E_0000016034817170/13;
S_00000160347d8b10 .scope module, "u_hb1" "halfband_filter" 3 109, 6 25 0, S_00000160347f1bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 50 "in_data";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /OUTPUT 50 "out_data";
P_0000016034792ce0 .param/l "ACC_WIDTH" 1 6 44, +C4<0000000000000000000000000001000111>;
P_0000016034792d18 .param/str "COEFF_FILE" 0 6 30, "hb1_coeffs.mem";
P_0000016034792d50 .param/l "COEFF_WIDTH" 0 6 27, +C4<00000000000000000000000000010010>;
P_0000016034792d88 .param/l "COMPUTE" 1 6 61, C4<01>;
P_0000016034792dc0 .param/l "IDLE" 1 6 60, C4<00>;
P_0000016034792df8 .param/l "INPUT_WIDTH" 0 6 26, +C4<00000000000000000000000000110010>;
P_0000016034792e30 .param/l "NUM_TAPS" 0 6 28, +C4<00000000000000000000000000000111>;
P_0000016034792e68 .param/l "OUTPUT" 1 6 62, C4<10>;
P_0000016034792ea0 .param/l "OUTPUT_WIDTH" 0 6 29, +C4<00000000000000000000000000110010>;
P_0000016034792ed8 .param/l "R" 1 6 41, +C4<00000000000000000000000000000010>;
v0000016034872d40_0 .var/s "acc", 70 0;
v0000016034872a20_0 .net "clk", 0 0, v000001603487b680_0;  alias, 1 drivers
v0000016034872de0 .array/s "coeffs", 6 0, 17 0;
v0000016034872ac0_0 .var "decim_counter", 0 0;
v0000016034872200 .array/s "delay_line", 6 0, 49 0;
v00000160348723e0_0 .var/i "i", 31 0;
v0000016034872b60_0 .net/s "in_data", 49 0, v0000016034872c00_0;  alias, 1 drivers
v0000016034872480_0 .net "in_valid", 0 0, v0000016034872340_0;  alias, 1 drivers
v0000016034872520_0 .var/s "out_data", 49 0;
v000001603487cf80_0 .var "out_valid", 0 0;
v000001603487d020_0 .net "rst_n", 0 0, v000001603487bb80_0;  alias, 1 drivers
v000001603487b2c0_0 .var "state", 1 0;
v000001603487b720_0 .var "tap_counter", 3 0;
S_0000016034792f20 .scope module, "u_hb2" "halfband_filter" 3 127, 6 25 0, S_00000160347f1bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 50 "in_data";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /OUTPUT 50 "out_data";
P_0000016034814790 .param/l "ACC_WIDTH" 1 6 44, +C4<0000000000000000000000000001000111>;
P_00000160348147c8 .param/str "COEFF_FILE" 0 6 30, "hb2_coeffs.mem";
P_0000016034814800 .param/l "COEFF_WIDTH" 0 6 27, +C4<00000000000000000000000000010010>;
P_0000016034814838 .param/l "COMPUTE" 1 6 61, C4<01>;
P_0000016034814870 .param/l "IDLE" 1 6 60, C4<00>;
P_00000160348148a8 .param/l "INPUT_WIDTH" 0 6 26, +C4<00000000000000000000000000110010>;
P_00000160348148e0 .param/l "NUM_TAPS" 0 6 28, +C4<00000000000000000000000000000111>;
P_0000016034814918 .param/l "OUTPUT" 1 6 62, C4<10>;
P_0000016034814950 .param/l "OUTPUT_WIDTH" 0 6 29, +C4<00000000000000000000000000110010>;
P_0000016034814988 .param/l "R" 1 6 41, +C4<00000000000000000000000000000010>;
v000001603487b220_0 .var/s "acc", 70 0;
v000001603487b7c0_0 .net "clk", 0 0, v000001603487b680_0;  alias, 1 drivers
v000001603487bd60 .array/s "coeffs", 6 0, 17 0;
v000001603487be00_0 .var "decim_counter", 0 0;
v000001603487bea0 .array/s "delay_line", 6 0, 49 0;
v000001603487bf40_0 .var/i "i", 31 0;
v000001603487cd00_0 .net/s "in_data", 49 0, v0000016034872520_0;  alias, 1 drivers
v000001603487b180_0 .net "in_valid", 0 0, v000001603487cf80_0;  alias, 1 drivers
v000001603487b360_0 .var/s "out_data", 49 0;
v000001603487b400_0 .var "out_valid", 0 0;
v000001603487b860_0 .net "rst_n", 0 0, v000001603487bb80_0;  alias, 1 drivers
v000001603487c300_0 .var "state", 1 0;
v000001603487c260_0 .var "tap_counter", 3 0;
    .scope S_00000160347e7d80;
T_0 ;
    %wait E_00000160348167b0;
    %load/vec4 v0000016034872660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001603480f880_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001603480f880_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 65;
    %ix/getv/s 3, v000001603480f880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016034872ca0, 0, 4;
    %load/vec4 v000001603480f880_0;
    %addi 1, 0, 32;
    %store/vec4 v000001603480f880_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001603489bd40_0, 0;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0000016034800810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160347c4f10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000160348140e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000016034872ca0, 4;
    %load/vec4 v00000160347c4680_0;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016034872ca0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001603480f880_0, 0, 32;
T_0.6 ;
    %load/vec4 v000001603480f880_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_0.7, 5;
    %ix/getv/s 4, v000001603480f880_0;
    %load/vec4a v0000016034872ca0, 4;
    %load/vec4 v000001603480f880_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000016034872ca0, 4;
    %add;
    %ix/getv/s 3, v000001603480f880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016034872ca0, 0, 4;
    %load/vec4 v000001603480f880_0;
    %addi 1, 0, 32;
    %store/vec4 v000001603480f880_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %load/vec4 v000001603489bd40_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001603489bd40_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000016034872ca0, 4;
    %assign/vec4 v0000016034800810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160347c4f10_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000001603489bd40_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001603489bd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160347c4f10_0, 0;
T_0.9 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160347c4f10_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000160347e7d80;
T_1 ;
    %wait E_00000160348167b0;
    %load/vec4 v0000016034872660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001603480f880_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001603480f880_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 65;
    %ix/getv/s 3, v000001603480f880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000160348072e0, 0, 4;
    %pushi/vec4 0, 0, 65;
    %ix/getv/s 3, v000001603480f880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016034813180, 0, 4;
    %load/vec4 v000001603480f880_0;
    %addi 1, 0, 32;
    %store/vec4 v000001603480f880_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160348725c0_0, 0;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0000016034872fc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000160347c4f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000016034800810_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000016034813180, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000160348072e0, 0, 4;
    %load/vec4 v0000016034800810_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016034813180, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001603480f880_0, 0, 32;
T_1.6 ;
    %load/vec4 v000001603480f880_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v000001603480f880_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000160348072e0, 4;
    %ix/getv/s 4, v000001603480f880_0;
    %load/vec4a v0000016034813180, 4;
    %sub;
    %ix/getv/s 3, v000001603480f880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000160348072e0, 0, 4;
    %load/vec4 v000001603480f880_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000160348072e0, 4;
    %ix/getv/s 3, v000001603480f880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016034813180, 0, 4;
    %load/vec4 v000001603480f880_0;
    %addi 1, 0, 32;
    %store/vec4 v000001603480f880_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000160348072e0, 4;
    %assign/vec4 v0000016034872fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160348725c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160348725c0_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000160347e7f10;
T_2 ;
    %vpi_call 5 56 "$readmemh", "fir_coeffs.mem", v0000016034872700 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000160347e7f10;
T_3 ;
    %wait E_0000016034817170;
    %pushi/vec4 0, 0, 88;
    %store/vec4 v0000016034873060_0, 0, 88;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016034872e80_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000016034872e80_0;
    %cmpi/s 26, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000016034873060_0;
    %ix/getv/s 4, v0000016034872e80_0;
    %load/vec4a v00000160348722a0, 4;
    %pad/s 88;
    %ix/getv/s 4, v0000016034872e80_0;
    %load/vec4a v0000016034872700, 4;
    %pad/s 88;
    %mul;
    %add;
    %store/vec4 v0000016034873060_0, 0, 88;
    %load/vec4 v0000016034872e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016034872e80_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000160347e7f10;
T_4 ;
    %wait E_00000160348167b0;
    %load/vec4 v0000016034872160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000160348728e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000160348728e0_0;
    %cmpi/s 26, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 65;
    %ix/getv/s 3, v00000160348728e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000160348722a0, 0, 4;
    %load/vec4 v00000160348728e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000160348728e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016034872840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016034872340_0, 0;
    %pushi/vec4 0, 0, 50;
    %assign/vec4 v0000016034872c00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016034872340_0, 0;
    %load/vec4 v0000016034872980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000016034872f20_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000160348722a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000160348728e0_0, 0, 32;
T_4.6 ;
    %load/vec4 v00000160348728e0_0;
    %cmpi/s 26, 0, 32;
    %jmp/0xz T_4.7, 5;
    %load/vec4 v00000160348728e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000160348722a0, 4;
    %ix/getv/s 3, v00000160348728e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000160348722a0, 0, 4;
    %load/vec4 v00000160348728e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000160348728e0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %load/vec4 v0000016034872840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016034872840_0, 0;
    %load/vec4 v0000016034873060_0;
    %parti/s 50, 38, 7;
    %assign/vec4 v0000016034872c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016034872340_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000016034872840_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0000016034872840_0, 0;
T_4.9 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000160347d8b10;
T_5 ;
    %vpi_call 6 70 "$readmemh", P_0000016034792d18, v0000016034872de0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000160347d8b10;
T_6 ;
    %wait E_00000160348167b0;
    %load/vec4 v000001603487d020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000160348723e0_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000160348723e0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 50;
    %ix/getv/s 3, v00000160348723e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016034872200, 0, 4;
    %load/vec4 v00000160348723e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000160348723e0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016034872ac0_0, 0;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0000016034872d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001603487cf80_0, 0;
    %pushi/vec4 0, 0, 50;
    %assign/vec4 v0000016034872520_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001603487b2c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001603487b720_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001603487b2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001603487cf80_0, 0;
    %load/vec4 v0000016034872480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000160348723e0_0, 0, 32;
T_6.10 ;
    %load/vec4 v00000160348723e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.11, 5;
    %load/vec4 v00000160348723e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000016034872200, 4;
    %ix/getv/s 3, v00000160348723e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016034872200, 0, 4;
    %load/vec4 v00000160348723e0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000160348723e0_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %load/vec4 v0000016034872b60_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016034872200, 0, 4;
    %load/vec4 v0000016034872ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016034872ac0_0, 0;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0000016034872d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001603487b720_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001603487b2c0_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016034872ac0_0, 0;
T_6.13 ;
T_6.8 ;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001603487b720_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_6.14, 5;
    %load/vec4 v0000016034872d40_0;
    %load/vec4 v000001603487b720_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000016034872200, 4;
    %pad/s 71;
    %load/vec4 v000001603487b720_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000016034872de0, 4;
    %pad/s 71;
    %mul;
    %add;
    %assign/vec4 v0000016034872d40_0, 0;
    %load/vec4 v000001603487b720_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001603487b720_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001603487b2c0_0, 0;
T_6.15 ;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000016034872d40_0;
    %parti/s 50, 21, 6;
    %assign/vec4 v0000016034872520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001603487cf80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001603487b2c0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000016034792f20;
T_7 ;
    %vpi_call 6 70 "$readmemh", P_00000160348147c8, v000001603487bd60 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000016034792f20;
T_8 ;
    %wait E_00000160348167b0;
    %load/vec4 v000001603487b860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001603487bf40_0, 0, 32;
T_8.2 ;
    %load/vec4 v000001603487bf40_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 50;
    %ix/getv/s 3, v000001603487bf40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001603487bea0, 0, 4;
    %load/vec4 v000001603487bf40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001603487bf40_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001603487be00_0, 0;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v000001603487b220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001603487b400_0, 0;
    %pushi/vec4 0, 0, 50;
    %assign/vec4 v000001603487b360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001603487c300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001603487c260_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001603487c300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001603487b400_0, 0;
    %load/vec4 v000001603487b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001603487bf40_0, 0, 32;
T_8.10 ;
    %load/vec4 v000001603487bf40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.11, 5;
    %load/vec4 v000001603487bf40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001603487bea0, 4;
    %ix/getv/s 3, v000001603487bf40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001603487bea0, 0, 4;
    %load/vec4 v000001603487bf40_0;
    %subi 1, 0, 32;
    %store/vec4 v000001603487bf40_0, 0, 32;
    %jmp T_8.10;
T_8.11 ;
    %load/vec4 v000001603487cd00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001603487bea0, 0, 4;
    %load/vec4 v000001603487be00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001603487be00_0, 0;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v000001603487b220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001603487c260_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001603487c300_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001603487be00_0, 0;
T_8.13 ;
T_8.8 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v000001603487c260_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_8.14, 5;
    %load/vec4 v000001603487b220_0;
    %load/vec4 v000001603487c260_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001603487bea0, 4;
    %pad/s 71;
    %load/vec4 v000001603487c260_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001603487bd60, 4;
    %pad/s 71;
    %mul;
    %add;
    %assign/vec4 v000001603487b220_0, 0;
    %load/vec4 v000001603487c260_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001603487c260_0, 0;
    %jmp T_8.15;
T_8.14 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001603487c300_0, 0;
T_8.15 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001603487b220_0;
    %parti/s 50, 21, 6;
    %assign/vec4 v000001603487b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001603487b400_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001603487c300_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000016034813760;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001603487b680_0, 0, 1;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v000001603487b680_0;
    %inv;
    %store/vec4 v000001603487b680_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000016034813760;
T_10 ;
    %wait E_00000160348172f0;
    %load/vec4 v000001603487b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 2 75 "$fwrite", v000001603487cb20_0, "%d\012", v000001603487cee0_0 {0 0 0};
    %load/vec4 v000001603487bae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001603487bae0_0, 0, 32;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000016034813760;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001603487bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001603487ba40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001603487b9a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001603487bcc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001603487bae0_0, 0, 32;
    %vpi_func 2 88 "$fopen" 32, "modulator_output1.txt", "r" {0 0 0};
    %store/vec4 v000001603487cbc0_0, 0, 32;
    %load/vec4 v000001603487cbc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 90 "$display", "ERROR: Could not open input txt file" {0 0 0};
    %vpi_call 2 91 "$finish" {0 0 0};
T_11.0 ;
    %vpi_func 2 94 "$fopen" 32, "output_filters.txt", "w" {0 0 0};
    %store/vec4 v000001603487cb20_0, 0, 32;
    %load/vec4 v000001603487cb20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_call 2 96 "$display", "ERROR: Could not open output txt file" {0 0 0};
    %vpi_call 2 97 "$fclose", v000001603487cbc0_0 {0 0 0};
    %vpi_call 2 98 "$finish" {0 0 0};
T_11.2 ;
    %vpi_call 2 101 "$display", "========================================" {0 0 0};
    %vpi_call 2 102 "$display", "Started Simulation..." {0 0 0};
    %vpi_call 2 103 "$display", "========================================" {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001603487bb80_0, 0, 1;
    %delay 20, 0;
T_11.4 ;
    %vpi_func 2 109 "$feof" 32, v000001603487cbc0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_11.5, 8;
    %vpi_func 2 110 "$fscanf" 32, v000001603487cbc0_0, "%d\012", v000001603487c120_0 {0 0 0};
    %store/vec4 v000001603487cc60_0, 0, 32;
    %load/vec4 v000001603487cc60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %wait E_00000160348172f0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001603487ba40_0, 0, 1;
    %load/vec4 v000001603487c120_0;
    %pad/s 5;
    %store/vec4 v000001603487b9a0_0, 0, 5;
    %load/vec4 v000001603487bcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001603487bcc0_0, 0, 32;
T_11.6 ;
    %jmp T_11.4;
T_11.5 ;
    %wait E_00000160348172f0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001603487ba40_0, 0, 1;
    %vpi_call 2 126 "$display", "========================================" {0 0 0};
    %vpi_call 2 127 "$display", "Waiting for pipeline to flush..." {0 0 0};
    %pushi/vec4 100, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000160348172f0;
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %vpi_call 2 130 "$fclose", v000001603487cbc0_0 {0 0 0};
    %vpi_call 2 131 "$fclose", v000001603487cb20_0 {0 0 0};
    %vpi_call 2 133 "$display", "========================================" {0 0 0};
    %vpi_call 2 134 "$display", "Test Complete!" {0 0 0};
    %vpi_call 2 135 "$display", "Total input samples: %0d", v000001603487bcc0_0 {0 0 0};
    %vpi_call 2 136 "$display", "Total output samples: %0d", v000001603487bae0_0 {0 0 0};
    %vpi_call 2 137 "$display", "Expected decimation: 128 (16*2*2*2)" {0 0 0};
    %load/vec4 v000001603487bcc0_0;
    %cvt/rv/s;
    %load/vec4 v000001603487bae0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %div/wr;
    %vpi_call 2 138 "$display", "Actual decimation: %0f", W<0,r> {0 1 0};
    %vpi_call 2 139 "$display", "Output written to: output_filters.txt" {0 0 0};
    %vpi_call 2 140 "$display", "========================================" {0 0 0};
    %vpi_call 2 142 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000016034813760;
T_12 ;
    %delay 10000000, 0;
    %vpi_call 2 147 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 2 148 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000016034813760;
T_13 ;
    %vpi_call 2 152 "$dumpfile", "wave_decimation_filter.vcd" {0 0 0};
    %vpi_call 2 153 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016034813760 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_decimation_filter.v";
    "decimation_filter.v";
    "cic_filter.v";
    "fir_filter.v";
    "halfband_filter.v";
