
attempt3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048f0  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08004aac  08004aac  00005aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004aec  08004aec  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004aec  08004aec  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004aec  08004aec  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004aec  08004aec  00005aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004af0  08004af0  00005af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20040000  08004af4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000064bc  2004000c  08004b00  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200464c8  08004b00  000064c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b6bf  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001acc  00000000  00000000  000116fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c00  00000000  00000000  000131c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000943  00000000  00000000  00013dc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000289ee  00000000  00000000  0001470b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ce42  00000000  00000000  0003d0f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd5a0  00000000  00000000  00049f3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001474db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031b8  00000000  00000000  00147520  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0014a6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004000c 	.word	0x2004000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08004a94 	.word	0x08004a94

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040010 	.word	0x20040010
 80001f8:	08004a94 	.word	0x08004a94

080001fc <HAL_TIM_PWM_PulseFinishedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// this code runs when the data transfer is complete and stops it from repeating
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8000204:	2100      	movs	r1, #0
 8000206:	4805      	ldr	r0, [pc, #20]	@ (800021c <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000208:	f003 fa4c 	bl	80036a4 <HAL_TIM_PWM_Stop_DMA>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800020c:	2100      	movs	r1, #0
 800020e:	4803      	ldr	r0, [pc, #12]	@ (800021c <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000210:	f002 ff92 	bl	8003138 <HAL_TIM_PWM_Stop>
}
 8000214:	bf00      	nop
 8000216:	3708      	adds	r7, #8
 8000218:	46bd      	mov	sp, r7
 800021a:	bd80      	pop	{r7, pc}
 800021c:	20040028 	.word	0x20040028

08000220 <writeLedsToBuffer>:
// buffer storage
#define RESET_PULSES 60 // need this because stm has done nothing but ruin my life and im tired of it
uint32_t pwmBuffer[RESET_PULSES + (NUM_LEDS * 24)]; // 24 bits per led (plus our 60 0s at the start)

// write all leds to buffer
void writeLedsToBuffer(){
 8000220:	b480      	push	{r7}
 8000222:	b089      	sub	sp, #36	@ 0x24
 8000224:	af00      	add	r7, sp, #0
	for (int i = 0; i < 60; i++){
 8000226:	2300      	movs	r3, #0
 8000228:	61fb      	str	r3, [r7, #28]
 800022a:	e007      	b.n	800023c <writeLedsToBuffer+0x1c>
		pwmBuffer[i] = 0; // i hate you stm. why.
 800022c:	4a5e      	ldr	r2, [pc, #376]	@ (80003a8 <writeLedsToBuffer+0x188>)
 800022e:	69fb      	ldr	r3, [r7, #28]
 8000230:	2100      	movs	r1, #0
 8000232:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 60; i++){
 8000236:	69fb      	ldr	r3, [r7, #28]
 8000238:	3301      	adds	r3, #1
 800023a:	61fb      	str	r3, [r7, #28]
 800023c:	69fb      	ldr	r3, [r7, #28]
 800023e:	2b3b      	cmp	r3, #59	@ 0x3b
 8000240:	ddf4      	ble.n	800022c <writeLedsToBuffer+0xc>
	}

	for (int i = 0; i < NUM_LEDS; i++){
 8000242:	2300      	movs	r3, #0
 8000244:	61bb      	str	r3, [r7, #24]
 8000246:	e0a3      	b.n	8000390 <writeLedsToBuffer+0x170>
		// write g data
		for (int bit = 0; bit < 8; bit++){
 8000248:	2300      	movs	r3, #0
 800024a:	617b      	str	r3, [r7, #20]
 800024c:	e02f      	b.n	80002ae <writeLedsToBuffer+0x8e>
			int temp = (storage[i].g >> bit) & 1; // take one bit at a time
 800024e:	4957      	ldr	r1, [pc, #348]	@ (80003ac <writeLedsToBuffer+0x18c>)
 8000250:	69ba      	ldr	r2, [r7, #24]
 8000252:	4613      	mov	r3, r2
 8000254:	005b      	lsls	r3, r3, #1
 8000256:	4413      	add	r3, r2
 8000258:	440b      	add	r3, r1
 800025a:	3301      	adds	r3, #1
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	461a      	mov	r2, r3
 8000260:	697b      	ldr	r3, [r7, #20]
 8000262:	fa42 f303 	asr.w	r3, r2, r3
 8000266:	f003 0301 	and.w	r3, r3, #1
 800026a:	603b      	str	r3, [r7, #0]
			if (temp == 1){
 800026c:	683b      	ldr	r3, [r7, #0]
 800026e:	2b01      	cmp	r3, #1
 8000270:	d10d      	bne.n	800028e <writeLedsToBuffer+0x6e>
				// index to spot in buffer
				pwmBuffer[RESET_PULSES + (i*24) + bit] = 64; // CCR value for high
 8000272:	69ba      	ldr	r2, [r7, #24]
 8000274:	4613      	mov	r3, r2
 8000276:	005b      	lsls	r3, r3, #1
 8000278:	4413      	add	r3, r2
 800027a:	00db      	lsls	r3, r3, #3
 800027c:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8000280:	697b      	ldr	r3, [r7, #20]
 8000282:	4413      	add	r3, r2
 8000284:	4a48      	ldr	r2, [pc, #288]	@ (80003a8 <writeLedsToBuffer+0x188>)
 8000286:	2140      	movs	r1, #64	@ 0x40
 8000288:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800028c:	e00c      	b.n	80002a8 <writeLedsToBuffer+0x88>
			} else {
				pwmBuffer[RESET_PULSES + (i*24) + bit] = 32; // CCR value for low
 800028e:	69ba      	ldr	r2, [r7, #24]
 8000290:	4613      	mov	r3, r2
 8000292:	005b      	lsls	r3, r3, #1
 8000294:	4413      	add	r3, r2
 8000296:	00db      	lsls	r3, r3, #3
 8000298:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800029c:	697b      	ldr	r3, [r7, #20]
 800029e:	4413      	add	r3, r2
 80002a0:	4a41      	ldr	r2, [pc, #260]	@ (80003a8 <writeLedsToBuffer+0x188>)
 80002a2:	2120      	movs	r1, #32
 80002a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int bit = 0; bit < 8; bit++){
 80002a8:	697b      	ldr	r3, [r7, #20]
 80002aa:	3301      	adds	r3, #1
 80002ac:	617b      	str	r3, [r7, #20]
 80002ae:	697b      	ldr	r3, [r7, #20]
 80002b0:	2b07      	cmp	r3, #7
 80002b2:	ddcc      	ble.n	800024e <writeLedsToBuffer+0x2e>
			}
		}

		// write r data
		for (int bit = 0; bit < 8; bit++){
 80002b4:	2300      	movs	r3, #0
 80002b6:	613b      	str	r3, [r7, #16]
 80002b8:	e02e      	b.n	8000318 <writeLedsToBuffer+0xf8>
			int temp = (storage[i].r >> bit) & 1; // take one bit at a time
 80002ba:	493c      	ldr	r1, [pc, #240]	@ (80003ac <writeLedsToBuffer+0x18c>)
 80002bc:	69ba      	ldr	r2, [r7, #24]
 80002be:	4613      	mov	r3, r2
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	4413      	add	r3, r2
 80002c4:	440b      	add	r3, r1
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	461a      	mov	r2, r3
 80002ca:	693b      	ldr	r3, [r7, #16]
 80002cc:	fa42 f303 	asr.w	r3, r2, r3
 80002d0:	f003 0301 	and.w	r3, r3, #1
 80002d4:	607b      	str	r3, [r7, #4]
			if (temp == 1){
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	2b01      	cmp	r3, #1
 80002da:	d10d      	bne.n	80002f8 <writeLedsToBuffer+0xd8>
				// index to spot in buffer
				pwmBuffer[RESET_PULSES + (i*24) + 8 + bit] = 64; // CCR value for high
 80002dc:	69ba      	ldr	r2, [r7, #24]
 80002de:	4613      	mov	r3, r2
 80002e0:	005b      	lsls	r3, r3, #1
 80002e2:	4413      	add	r3, r2
 80002e4:	00db      	lsls	r3, r3, #3
 80002e6:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 80002ea:	693b      	ldr	r3, [r7, #16]
 80002ec:	4413      	add	r3, r2
 80002ee:	4a2e      	ldr	r2, [pc, #184]	@ (80003a8 <writeLedsToBuffer+0x188>)
 80002f0:	2140      	movs	r1, #64	@ 0x40
 80002f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002f6:	e00c      	b.n	8000312 <writeLedsToBuffer+0xf2>
			} else {
				pwmBuffer[RESET_PULSES + (i*24) + 8 + bit] = 32; // CCR value for low
 80002f8:	69ba      	ldr	r2, [r7, #24]
 80002fa:	4613      	mov	r3, r2
 80002fc:	005b      	lsls	r3, r3, #1
 80002fe:	4413      	add	r3, r2
 8000300:	00db      	lsls	r3, r3, #3
 8000302:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8000306:	693b      	ldr	r3, [r7, #16]
 8000308:	4413      	add	r3, r2
 800030a:	4a27      	ldr	r2, [pc, #156]	@ (80003a8 <writeLedsToBuffer+0x188>)
 800030c:	2120      	movs	r1, #32
 800030e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int bit = 0; bit < 8; bit++){
 8000312:	693b      	ldr	r3, [r7, #16]
 8000314:	3301      	adds	r3, #1
 8000316:	613b      	str	r3, [r7, #16]
 8000318:	693b      	ldr	r3, [r7, #16]
 800031a:	2b07      	cmp	r3, #7
 800031c:	ddcd      	ble.n	80002ba <writeLedsToBuffer+0x9a>
			}
		}

		// write b data
		for (int bit = 0; bit < 8; bit++){
 800031e:	2300      	movs	r3, #0
 8000320:	60fb      	str	r3, [r7, #12]
 8000322:	e02f      	b.n	8000384 <writeLedsToBuffer+0x164>
			int temp = (storage[i].b >> bit) & 1; // take one bit at a time
 8000324:	4921      	ldr	r1, [pc, #132]	@ (80003ac <writeLedsToBuffer+0x18c>)
 8000326:	69ba      	ldr	r2, [r7, #24]
 8000328:	4613      	mov	r3, r2
 800032a:	005b      	lsls	r3, r3, #1
 800032c:	4413      	add	r3, r2
 800032e:	440b      	add	r3, r1
 8000330:	3302      	adds	r3, #2
 8000332:	781b      	ldrb	r3, [r3, #0]
 8000334:	461a      	mov	r2, r3
 8000336:	68fb      	ldr	r3, [r7, #12]
 8000338:	fa42 f303 	asr.w	r3, r2, r3
 800033c:	f003 0301 	and.w	r3, r3, #1
 8000340:	60bb      	str	r3, [r7, #8]
			if (temp == 1){
 8000342:	68bb      	ldr	r3, [r7, #8]
 8000344:	2b01      	cmp	r3, #1
 8000346:	d10d      	bne.n	8000364 <writeLedsToBuffer+0x144>
				// index to spot in buffer
				pwmBuffer[RESET_PULSES + (i*24) + 16 + bit] = 64; // CCR value for high
 8000348:	69ba      	ldr	r2, [r7, #24]
 800034a:	4613      	mov	r3, r2
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	4413      	add	r3, r2
 8000350:	00db      	lsls	r3, r3, #3
 8000352:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 8000356:	68fb      	ldr	r3, [r7, #12]
 8000358:	4413      	add	r3, r2
 800035a:	4a13      	ldr	r2, [pc, #76]	@ (80003a8 <writeLedsToBuffer+0x188>)
 800035c:	2140      	movs	r1, #64	@ 0x40
 800035e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000362:	e00c      	b.n	800037e <writeLedsToBuffer+0x15e>
			} else {
				pwmBuffer[RESET_PULSES + (i*24) + 16 + bit] = 32; // CCR value for low
 8000364:	69ba      	ldr	r2, [r7, #24]
 8000366:	4613      	mov	r3, r2
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	4413      	add	r3, r2
 800036c:	00db      	lsls	r3, r3, #3
 800036e:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 8000372:	68fb      	ldr	r3, [r7, #12]
 8000374:	4413      	add	r3, r2
 8000376:	4a0c      	ldr	r2, [pc, #48]	@ (80003a8 <writeLedsToBuffer+0x188>)
 8000378:	2120      	movs	r1, #32
 800037a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int bit = 0; bit < 8; bit++){
 800037e:	68fb      	ldr	r3, [r7, #12]
 8000380:	3301      	adds	r3, #1
 8000382:	60fb      	str	r3, [r7, #12]
 8000384:	68fb      	ldr	r3, [r7, #12]
 8000386:	2b07      	cmp	r3, #7
 8000388:	ddcc      	ble.n	8000324 <writeLedsToBuffer+0x104>
	for (int i = 0; i < NUM_LEDS; i++){
 800038a:	69bb      	ldr	r3, [r7, #24]
 800038c:	3301      	adds	r3, #1
 800038e:	61bb      	str	r3, [r7, #24]
 8000390:	69bb      	ldr	r3, [r7, #24]
 8000392:	2bff      	cmp	r3, #255	@ 0xff
 8000394:	f77f af58 	ble.w	8000248 <writeLedsToBuffer+0x28>
			}
		}
	}
}
 8000398:	bf00      	nop
 800039a:	bf00      	nop
 800039c:	3724      	adds	r7, #36	@ 0x24
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	200403d4 	.word	0x200403d4
 80003ac:	200400d4 	.word	0x200400d4

080003b0 <showLeds>:

void showLeds(){
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, pwmBuffer, RESET_PULSES + (NUM_LEDS * 24));
 80003b4:	f641 033c 	movw	r3, #6204	@ 0x183c
 80003b8:	4a03      	ldr	r2, [pc, #12]	@ (80003c8 <showLeds+0x18>)
 80003ba:	2100      	movs	r1, #0
 80003bc:	4803      	ldr	r0, [pc, #12]	@ (80003cc <showLeds+0x1c>)
 80003be:	f002 ff51 	bl	8003264 <HAL_TIM_PWM_Start_DMA>
}
 80003c2:	bf00      	nop
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	bf00      	nop
 80003c8:	200403d4 	.word	0x200403d4
 80003cc:	20040028 	.word	0x20040028

080003d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b0d4      	sub	sp, #336	@ 0x150
 80003d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003d6:	f001 f874 	bl	80014c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003da:	f000 fbf5 	bl	8000bc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003de:	f000 fce5 	bl	8000dac <MX_GPIO_Init>
  MX_DMA_Init();
 80003e2:	f000 fcb9 	bl	8000d58 <MX_DMA_Init>
  MX_TIM2_Init();
 80003e6:	f000 fc41 	bl	8000c6c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  storage[224] = (struct ledData){0, 0, 100};
 80003ea:	4bca      	ldr	r3, [pc, #808]	@ (8000714 <main+0x344>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80003f2:	4bc8      	ldr	r3, [pc, #800]	@ (8000714 <main+0x344>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	f883 22a1 	strb.w	r2, [r3, #673]	@ 0x2a1
 80003fa:	4bc6      	ldr	r3, [pc, #792]	@ (8000714 <main+0x344>)
 80003fc:	2264      	movs	r2, #100	@ 0x64
 80003fe:	f883 22a2 	strb.w	r2, [r3, #674]	@ 0x2a2
  storage[225] = (struct ledData){0, 0, 100};
 8000402:	4bc4      	ldr	r3, [pc, #784]	@ (8000714 <main+0x344>)
 8000404:	2200      	movs	r2, #0
 8000406:	f883 22a3 	strb.w	r2, [r3, #675]	@ 0x2a3
 800040a:	4bc2      	ldr	r3, [pc, #776]	@ (8000714 <main+0x344>)
 800040c:	2200      	movs	r2, #0
 800040e:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
 8000412:	4bc0      	ldr	r3, [pc, #768]	@ (8000714 <main+0x344>)
 8000414:	2264      	movs	r2, #100	@ 0x64
 8000416:	f883 22a5 	strb.w	r2, [r3, #677]	@ 0x2a5
  storage[226] = (struct ledData){0, 0, 100};
 800041a:	4bbe      	ldr	r3, [pc, #760]	@ (8000714 <main+0x344>)
 800041c:	2200      	movs	r2, #0
 800041e:	f883 22a6 	strb.w	r2, [r3, #678]	@ 0x2a6
 8000422:	4bbc      	ldr	r3, [pc, #752]	@ (8000714 <main+0x344>)
 8000424:	2200      	movs	r2, #0
 8000426:	f883 22a7 	strb.w	r2, [r3, #679]	@ 0x2a7
 800042a:	4bba      	ldr	r3, [pc, #744]	@ (8000714 <main+0x344>)
 800042c:	2264      	movs	r2, #100	@ 0x64
 800042e:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  storage[228] = (struct ledData){0, 0, 100};
 8000432:	4bb8      	ldr	r3, [pc, #736]	@ (8000714 <main+0x344>)
 8000434:	2200      	movs	r2, #0
 8000436:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac
 800043a:	4bb6      	ldr	r3, [pc, #728]	@ (8000714 <main+0x344>)
 800043c:	2200      	movs	r2, #0
 800043e:	f883 22ad 	strb.w	r2, [r3, #685]	@ 0x2ad
 8000442:	4bb4      	ldr	r3, [pc, #720]	@ (8000714 <main+0x344>)
 8000444:	2264      	movs	r2, #100	@ 0x64
 8000446:	f883 22ae 	strb.w	r2, [r3, #686]	@ 0x2ae
  storage[229] = (struct ledData){0, 0, 100};
 800044a:	4bb2      	ldr	r3, [pc, #712]	@ (8000714 <main+0x344>)
 800044c:	2200      	movs	r2, #0
 800044e:	f883 22af 	strb.w	r2, [r3, #687]	@ 0x2af
 8000452:	4bb0      	ldr	r3, [pc, #704]	@ (8000714 <main+0x344>)
 8000454:	2200      	movs	r2, #0
 8000456:	f883 22b0 	strb.w	r2, [r3, #688]	@ 0x2b0
 800045a:	4bae      	ldr	r3, [pc, #696]	@ (8000714 <main+0x344>)
 800045c:	2264      	movs	r2, #100	@ 0x64
 800045e:	f883 22b1 	strb.w	r2, [r3, #689]	@ 0x2b1
  storage[230] = (struct ledData){0, 0, 100};
 8000462:	4bac      	ldr	r3, [pc, #688]	@ (8000714 <main+0x344>)
 8000464:	2200      	movs	r2, #0
 8000466:	f883 22b2 	strb.w	r2, [r3, #690]	@ 0x2b2
 800046a:	4baa      	ldr	r3, [pc, #680]	@ (8000714 <main+0x344>)
 800046c:	2200      	movs	r2, #0
 800046e:	f883 22b3 	strb.w	r2, [r3, #691]	@ 0x2b3
 8000472:	4ba8      	ldr	r3, [pc, #672]	@ (8000714 <main+0x344>)
 8000474:	2264      	movs	r2, #100	@ 0x64
 8000476:	f883 22b4 	strb.w	r2, [r3, #692]	@ 0x2b4
  storage[232] = (struct ledData){0, 0, 100};
 800047a:	4ba6      	ldr	r3, [pc, #664]	@ (8000714 <main+0x344>)
 800047c:	2200      	movs	r2, #0
 800047e:	f883 22b8 	strb.w	r2, [r3, #696]	@ 0x2b8
 8000482:	4ba4      	ldr	r3, [pc, #656]	@ (8000714 <main+0x344>)
 8000484:	2200      	movs	r2, #0
 8000486:	f883 22b9 	strb.w	r2, [r3, #697]	@ 0x2b9
 800048a:	4ba2      	ldr	r3, [pc, #648]	@ (8000714 <main+0x344>)
 800048c:	2264      	movs	r2, #100	@ 0x64
 800048e:	f883 22ba 	strb.w	r2, [r3, #698]	@ 0x2ba
  storage[233] = (struct ledData){0, 0, 100};
 8000492:	4ba0      	ldr	r3, [pc, #640]	@ (8000714 <main+0x344>)
 8000494:	2200      	movs	r2, #0
 8000496:	f883 22bb 	strb.w	r2, [r3, #699]	@ 0x2bb
 800049a:	4b9e      	ldr	r3, [pc, #632]	@ (8000714 <main+0x344>)
 800049c:	2200      	movs	r2, #0
 800049e:	f883 22bc 	strb.w	r2, [r3, #700]	@ 0x2bc
 80004a2:	4b9c      	ldr	r3, [pc, #624]	@ (8000714 <main+0x344>)
 80004a4:	2264      	movs	r2, #100	@ 0x64
 80004a6:	f883 22bd 	strb.w	r2, [r3, #701]	@ 0x2bd
  storage[234] = (struct ledData){0, 0, 100};
 80004aa:	4b9a      	ldr	r3, [pc, #616]	@ (8000714 <main+0x344>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	f883 22be 	strb.w	r2, [r3, #702]	@ 0x2be
 80004b2:	4b98      	ldr	r3, [pc, #608]	@ (8000714 <main+0x344>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	f883 22bf 	strb.w	r2, [r3, #703]	@ 0x2bf
 80004ba:	4b96      	ldr	r3, [pc, #600]	@ (8000714 <main+0x344>)
 80004bc:	2264      	movs	r2, #100	@ 0x64
 80004be:	f883 22c0 	strb.w	r2, [r3, #704]	@ 0x2c0
  storage[236] = (struct ledData){0, 0, 100};
 80004c2:	4b94      	ldr	r3, [pc, #592]	@ (8000714 <main+0x344>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	f883 22c4 	strb.w	r2, [r3, #708]	@ 0x2c4
 80004ca:	4b92      	ldr	r3, [pc, #584]	@ (8000714 <main+0x344>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	f883 22c5 	strb.w	r2, [r3, #709]	@ 0x2c5
 80004d2:	4b90      	ldr	r3, [pc, #576]	@ (8000714 <main+0x344>)
 80004d4:	2264      	movs	r2, #100	@ 0x64
 80004d6:	f883 22c6 	strb.w	r2, [r3, #710]	@ 0x2c6
  storage[237] = (struct ledData){0, 0, 100};
 80004da:	4b8e      	ldr	r3, [pc, #568]	@ (8000714 <main+0x344>)
 80004dc:	2200      	movs	r2, #0
 80004de:	f883 22c7 	strb.w	r2, [r3, #711]	@ 0x2c7
 80004e2:	4b8c      	ldr	r3, [pc, #560]	@ (8000714 <main+0x344>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
 80004ea:	4b8a      	ldr	r3, [pc, #552]	@ (8000714 <main+0x344>)
 80004ec:	2264      	movs	r2, #100	@ 0x64
 80004ee:	f883 22c9 	strb.w	r2, [r3, #713]	@ 0x2c9
  storage[238] = (struct ledData){0, 0, 100};
 80004f2:	4b88      	ldr	r3, [pc, #544]	@ (8000714 <main+0x344>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	f883 22ca 	strb.w	r2, [r3, #714]	@ 0x2ca
 80004fa:	4b86      	ldr	r3, [pc, #536]	@ (8000714 <main+0x344>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	f883 22cb 	strb.w	r2, [r3, #715]	@ 0x2cb
 8000502:	4b84      	ldr	r3, [pc, #528]	@ (8000714 <main+0x344>)
 8000504:	2264      	movs	r2, #100	@ 0x64
 8000506:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc
  storage[223] = (struct ledData){0, 0, 100};
 800050a:	4b82      	ldr	r3, [pc, #520]	@ (8000714 <main+0x344>)
 800050c:	2200      	movs	r2, #0
 800050e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
 8000512:	4b80      	ldr	r3, [pc, #512]	@ (8000714 <main+0x344>)
 8000514:	2200      	movs	r2, #0
 8000516:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
 800051a:	4b7e      	ldr	r3, [pc, #504]	@ (8000714 <main+0x344>)
 800051c:	2264      	movs	r2, #100	@ 0x64
 800051e:	f883 229f 	strb.w	r2, [r3, #671]	@ 0x29f
  storage[219] = (struct ledData){0, 0, 100};
 8000522:	4b7c      	ldr	r3, [pc, #496]	@ (8000714 <main+0x344>)
 8000524:	2200      	movs	r2, #0
 8000526:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
 800052a:	4b7a      	ldr	r3, [pc, #488]	@ (8000714 <main+0x344>)
 800052c:	2200      	movs	r2, #0
 800052e:	f883 2292 	strb.w	r2, [r3, #658]	@ 0x292
 8000532:	4b78      	ldr	r3, [pc, #480]	@ (8000714 <main+0x344>)
 8000534:	2264      	movs	r2, #100	@ 0x64
 8000536:	f883 2293 	strb.w	r2, [r3, #659]	@ 0x293
  storage[215] = (struct ledData){0, 0, 100};
 800053a:	4b76      	ldr	r3, [pc, #472]	@ (8000714 <main+0x344>)
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2285 	strb.w	r2, [r3, #645]	@ 0x285
 8000542:	4b74      	ldr	r3, [pc, #464]	@ (8000714 <main+0x344>)
 8000544:	2200      	movs	r2, #0
 8000546:	f883 2286 	strb.w	r2, [r3, #646]	@ 0x286
 800054a:	4b72      	ldr	r3, [pc, #456]	@ (8000714 <main+0x344>)
 800054c:	2264      	movs	r2, #100	@ 0x64
 800054e:	f883 2287 	strb.w	r2, [r3, #647]	@ 0x287
  storage[211] = (struct ledData){0, 0, 100};
 8000552:	4b70      	ldr	r3, [pc, #448]	@ (8000714 <main+0x344>)
 8000554:	2200      	movs	r2, #0
 8000556:	f883 2279 	strb.w	r2, [r3, #633]	@ 0x279
 800055a:	4b6e      	ldr	r3, [pc, #440]	@ (8000714 <main+0x344>)
 800055c:	2200      	movs	r2, #0
 800055e:	f883 227a 	strb.w	r2, [r3, #634]	@ 0x27a
 8000562:	4b6c      	ldr	r3, [pc, #432]	@ (8000714 <main+0x344>)
 8000564:	2264      	movs	r2, #100	@ 0x64
 8000566:	f883 227b 	strb.w	r2, [r3, #635]	@ 0x27b
  storage[192] = (struct ledData){0, 0, 100};
 800056a:	4b6a      	ldr	r3, [pc, #424]	@ (8000714 <main+0x344>)
 800056c:	2200      	movs	r2, #0
 800056e:	f883 2240 	strb.w	r2, [r3, #576]	@ 0x240
 8000572:	4b68      	ldr	r3, [pc, #416]	@ (8000714 <main+0x344>)
 8000574:	2200      	movs	r2, #0
 8000576:	f883 2241 	strb.w	r2, [r3, #577]	@ 0x241
 800057a:	4b66      	ldr	r3, [pc, #408]	@ (8000714 <main+0x344>)
 800057c:	2264      	movs	r2, #100	@ 0x64
 800057e:	f883 2242 	strb.w	r2, [r3, #578]	@ 0x242
  storage[193] = (struct ledData){0, 0, 100};
 8000582:	4b64      	ldr	r3, [pc, #400]	@ (8000714 <main+0x344>)
 8000584:	2200      	movs	r2, #0
 8000586:	f883 2243 	strb.w	r2, [r3, #579]	@ 0x243
 800058a:	4b62      	ldr	r3, [pc, #392]	@ (8000714 <main+0x344>)
 800058c:	2200      	movs	r2, #0
 800058e:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
 8000592:	4b60      	ldr	r3, [pc, #384]	@ (8000714 <main+0x344>)
 8000594:	2264      	movs	r2, #100	@ 0x64
 8000596:	f883 2245 	strb.w	r2, [r3, #581]	@ 0x245
  storage[194] = (struct ledData){0, 0, 100};
 800059a:	4b5e      	ldr	r3, [pc, #376]	@ (8000714 <main+0x344>)
 800059c:	2200      	movs	r2, #0
 800059e:	f883 2246 	strb.w	r2, [r3, #582]	@ 0x246
 80005a2:	4b5c      	ldr	r3, [pc, #368]	@ (8000714 <main+0x344>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	f883 2247 	strb.w	r2, [r3, #583]	@ 0x247
 80005aa:	4b5a      	ldr	r3, [pc, #360]	@ (8000714 <main+0x344>)
 80005ac:	2264      	movs	r2, #100	@ 0x64
 80005ae:	f883 2248 	strb.w	r2, [r3, #584]	@ 0x248
  storage[196] = (struct ledData){0, 0, 100};
 80005b2:	4b58      	ldr	r3, [pc, #352]	@ (8000714 <main+0x344>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	f883 224c 	strb.w	r2, [r3, #588]	@ 0x24c
 80005ba:	4b56      	ldr	r3, [pc, #344]	@ (8000714 <main+0x344>)
 80005bc:	2200      	movs	r2, #0
 80005be:	f883 224d 	strb.w	r2, [r3, #589]	@ 0x24d
 80005c2:	4b54      	ldr	r3, [pc, #336]	@ (8000714 <main+0x344>)
 80005c4:	2264      	movs	r2, #100	@ 0x64
 80005c6:	f883 224e 	strb.w	r2, [r3, #590]	@ 0x24e
  storage[197] = (struct ledData){0, 0, 100};
 80005ca:	4b52      	ldr	r3, [pc, #328]	@ (8000714 <main+0x344>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	f883 224f 	strb.w	r2, [r3, #591]	@ 0x24f
 80005d2:	4b50      	ldr	r3, [pc, #320]	@ (8000714 <main+0x344>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	f883 2250 	strb.w	r2, [r3, #592]	@ 0x250
 80005da:	4b4e      	ldr	r3, [pc, #312]	@ (8000714 <main+0x344>)
 80005dc:	2264      	movs	r2, #100	@ 0x64
 80005de:	f883 2251 	strb.w	r2, [r3, #593]	@ 0x251
  storage[198] = (struct ledData){0, 0, 100};
 80005e2:	4b4c      	ldr	r3, [pc, #304]	@ (8000714 <main+0x344>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	f883 2252 	strb.w	r2, [r3, #594]	@ 0x252
 80005ea:	4b4a      	ldr	r3, [pc, #296]	@ (8000714 <main+0x344>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	f883 2253 	strb.w	r2, [r3, #595]	@ 0x253
 80005f2:	4b48      	ldr	r3, [pc, #288]	@ (8000714 <main+0x344>)
 80005f4:	2264      	movs	r2, #100	@ 0x64
 80005f6:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
  storage[200] = (struct ledData){0, 0, 100};
 80005fa:	4b46      	ldr	r3, [pc, #280]	@ (8000714 <main+0x344>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	f883 2258 	strb.w	r2, [r3, #600]	@ 0x258
 8000602:	4b44      	ldr	r3, [pc, #272]	@ (8000714 <main+0x344>)
 8000604:	2200      	movs	r2, #0
 8000606:	f883 2259 	strb.w	r2, [r3, #601]	@ 0x259
 800060a:	4b42      	ldr	r3, [pc, #264]	@ (8000714 <main+0x344>)
 800060c:	2264      	movs	r2, #100	@ 0x64
 800060e:	f883 225a 	strb.w	r2, [r3, #602]	@ 0x25a
  storage[204] = (struct ledData){0, 0, 100};
 8000612:	4b40      	ldr	r3, [pc, #256]	@ (8000714 <main+0x344>)
 8000614:	2200      	movs	r2, #0
 8000616:	f883 2264 	strb.w	r2, [r3, #612]	@ 0x264
 800061a:	4b3e      	ldr	r3, [pc, #248]	@ (8000714 <main+0x344>)
 800061c:	2200      	movs	r2, #0
 800061e:	f883 2265 	strb.w	r2, [r3, #613]	@ 0x265
 8000622:	4b3c      	ldr	r3, [pc, #240]	@ (8000714 <main+0x344>)
 8000624:	2264      	movs	r2, #100	@ 0x64
 8000626:	f883 2266 	strb.w	r2, [r3, #614]	@ 0x266
  storage[205] = (struct ledData){0, 0, 100};
 800062a:	4b3a      	ldr	r3, [pc, #232]	@ (8000714 <main+0x344>)
 800062c:	2200      	movs	r2, #0
 800062e:	f883 2267 	strb.w	r2, [r3, #615]	@ 0x267
 8000632:	4b38      	ldr	r3, [pc, #224]	@ (8000714 <main+0x344>)
 8000634:	2200      	movs	r2, #0
 8000636:	f883 2268 	strb.w	r2, [r3, #616]	@ 0x268
 800063a:	4b36      	ldr	r3, [pc, #216]	@ (8000714 <main+0x344>)
 800063c:	2264      	movs	r2, #100	@ 0x64
 800063e:	f883 2269 	strb.w	r2, [r3, #617]	@ 0x269
  storage[206] = (struct ledData){0, 0, 100};
 8000642:	4b34      	ldr	r3, [pc, #208]	@ (8000714 <main+0x344>)
 8000644:	2200      	movs	r2, #0
 8000646:	f883 226a 	strb.w	r2, [r3, #618]	@ 0x26a
 800064a:	4b32      	ldr	r3, [pc, #200]	@ (8000714 <main+0x344>)
 800064c:	2200      	movs	r2, #0
 800064e:	f883 226b 	strb.w	r2, [r3, #619]	@ 0x26b
 8000652:	4b30      	ldr	r3, [pc, #192]	@ (8000714 <main+0x344>)
 8000654:	2264      	movs	r2, #100	@ 0x64
 8000656:	f883 226c 	strb.w	r2, [r3, #620]	@ 0x26c
  storage[191] = (struct ledData){0, 0, 100};
 800065a:	4b2e      	ldr	r3, [pc, #184]	@ (8000714 <main+0x344>)
 800065c:	2200      	movs	r2, #0
 800065e:	f883 223d 	strb.w	r2, [r3, #573]	@ 0x23d
 8000662:	4b2c      	ldr	r3, [pc, #176]	@ (8000714 <main+0x344>)
 8000664:	2200      	movs	r2, #0
 8000666:	f883 223e 	strb.w	r2, [r3, #574]	@ 0x23e
 800066a:	4b2a      	ldr	r3, [pc, #168]	@ (8000714 <main+0x344>)
 800066c:	2264      	movs	r2, #100	@ 0x64
 800066e:	f883 223f 	strb.w	r2, [r3, #575]	@ 0x23f
  storage[187] = (struct ledData){0, 0, 100};
 8000672:	4b28      	ldr	r3, [pc, #160]	@ (8000714 <main+0x344>)
 8000674:	2200      	movs	r2, #0
 8000676:	f883 2231 	strb.w	r2, [r3, #561]	@ 0x231
 800067a:	4b26      	ldr	r3, [pc, #152]	@ (8000714 <main+0x344>)
 800067c:	2200      	movs	r2, #0
 800067e:	f883 2232 	strb.w	r2, [r3, #562]	@ 0x232
 8000682:	4b24      	ldr	r3, [pc, #144]	@ (8000714 <main+0x344>)
 8000684:	2264      	movs	r2, #100	@ 0x64
 8000686:	f883 2233 	strb.w	r2, [r3, #563]	@ 0x233
  storage[183] = (struct ledData){0, 0, 100};
 800068a:	4b22      	ldr	r3, [pc, #136]	@ (8000714 <main+0x344>)
 800068c:	2200      	movs	r2, #0
 800068e:	f883 2225 	strb.w	r2, [r3, #549]	@ 0x225
 8000692:	4b20      	ldr	r3, [pc, #128]	@ (8000714 <main+0x344>)
 8000694:	2200      	movs	r2, #0
 8000696:	f883 2226 	strb.w	r2, [r3, #550]	@ 0x226
 800069a:	4b1e      	ldr	r3, [pc, #120]	@ (8000714 <main+0x344>)
 800069c:	2264      	movs	r2, #100	@ 0x64
 800069e:	f883 2227 	strb.w	r2, [r3, #551]	@ 0x227
  storage[177] = (struct ledData){0, 0, 100};
 80006a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000714 <main+0x344>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	f883 2213 	strb.w	r2, [r3, #531]	@ 0x213
 80006aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000714 <main+0x344>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	f883 2214 	strb.w	r2, [r3, #532]	@ 0x214
 80006b2:	4b18      	ldr	r3, [pc, #96]	@ (8000714 <main+0x344>)
 80006b4:	2264      	movs	r2, #100	@ 0x64
 80006b6:	f883 2215 	strb.w	r2, [r3, #533]	@ 0x215
  storage[160] = (struct ledData){0, 0, 100};
 80006ba:	4b16      	ldr	r3, [pc, #88]	@ (8000714 <main+0x344>)
 80006bc:	2200      	movs	r2, #0
 80006be:	f883 21e0 	strb.w	r2, [r3, #480]	@ 0x1e0
 80006c2:	4b14      	ldr	r3, [pc, #80]	@ (8000714 <main+0x344>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	f883 21e1 	strb.w	r2, [r3, #481]	@ 0x1e1
 80006ca:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <main+0x344>)
 80006cc:	2264      	movs	r2, #100	@ 0x64
 80006ce:	f883 21e2 	strb.w	r2, [r3, #482]	@ 0x1e2
  storage[161] = (struct ledData){0, 0, 100};
 80006d2:	4b10      	ldr	r3, [pc, #64]	@ (8000714 <main+0x344>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	f883 21e3 	strb.w	r2, [r3, #483]	@ 0x1e3
 80006da:	4b0e      	ldr	r3, [pc, #56]	@ (8000714 <main+0x344>)
 80006dc:	2200      	movs	r2, #0
 80006de:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 80006e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000714 <main+0x344>)
 80006e4:	2264      	movs	r2, #100	@ 0x64
 80006e6:	f883 21e5 	strb.w	r2, [r3, #485]	@ 0x1e5
  storage[162] = (struct ledData){0, 0, 100};
 80006ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000714 <main+0x344>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	f883 21e6 	strb.w	r2, [r3, #486]	@ 0x1e6
 80006f2:	4b08      	ldr	r3, [pc, #32]	@ (8000714 <main+0x344>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	f883 21e7 	strb.w	r2, [r3, #487]	@ 0x1e7
 80006fa:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <main+0x344>)
 80006fc:	2264      	movs	r2, #100	@ 0x64
 80006fe:	f883 21e8 	strb.w	r2, [r3, #488]	@ 0x1e8
  storage[164] = (struct ledData){0, 0, 100};
 8000702:	4b04      	ldr	r3, [pc, #16]	@ (8000714 <main+0x344>)
 8000704:	2200      	movs	r2, #0
 8000706:	f883 21ec 	strb.w	r2, [r3, #492]	@ 0x1ec
 800070a:	4b02      	ldr	r3, [pc, #8]	@ (8000714 <main+0x344>)
 800070c:	2200      	movs	r2, #0
 800070e:	f883 21ed 	strb.w	r2, [r3, #493]	@ 0x1ed
 8000712:	e001      	b.n	8000718 <main+0x348>
 8000714:	200400d4 	.word	0x200400d4
 8000718:	4bca      	ldr	r3, [pc, #808]	@ (8000a44 <main+0x674>)
 800071a:	2264      	movs	r2, #100	@ 0x64
 800071c:	f883 21ee 	strb.w	r2, [r3, #494]	@ 0x1ee
  storage[165] = (struct ledData){0, 0, 100};
 8000720:	4bc8      	ldr	r3, [pc, #800]	@ (8000a44 <main+0x674>)
 8000722:	2200      	movs	r2, #0
 8000724:	f883 21ef 	strb.w	r2, [r3, #495]	@ 0x1ef
 8000728:	4bc6      	ldr	r3, [pc, #792]	@ (8000a44 <main+0x674>)
 800072a:	2200      	movs	r2, #0
 800072c:	f883 21f0 	strb.w	r2, [r3, #496]	@ 0x1f0
 8000730:	4bc4      	ldr	r3, [pc, #784]	@ (8000a44 <main+0x674>)
 8000732:	2264      	movs	r2, #100	@ 0x64
 8000734:	f883 21f1 	strb.w	r2, [r3, #497]	@ 0x1f1
  storage[166] = (struct ledData){0, 0, 100};
 8000738:	4bc2      	ldr	r3, [pc, #776]	@ (8000a44 <main+0x674>)
 800073a:	2200      	movs	r2, #0
 800073c:	f883 21f2 	strb.w	r2, [r3, #498]	@ 0x1f2
 8000740:	4bc0      	ldr	r3, [pc, #768]	@ (8000a44 <main+0x674>)
 8000742:	2200      	movs	r2, #0
 8000744:	f883 21f3 	strb.w	r2, [r3, #499]	@ 0x1f3
 8000748:	4bbe      	ldr	r3, [pc, #760]	@ (8000a44 <main+0x674>)
 800074a:	2264      	movs	r2, #100	@ 0x64
 800074c:	f883 21f4 	strb.w	r2, [r3, #500]	@ 0x1f4
  storage[168] = (struct ledData){0, 0, 100};
 8000750:	4bbc      	ldr	r3, [pc, #752]	@ (8000a44 <main+0x674>)
 8000752:	2200      	movs	r2, #0
 8000754:	f883 21f8 	strb.w	r2, [r3, #504]	@ 0x1f8
 8000758:	4bba      	ldr	r3, [pc, #744]	@ (8000a44 <main+0x674>)
 800075a:	2200      	movs	r2, #0
 800075c:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
 8000760:	4bb8      	ldr	r3, [pc, #736]	@ (8000a44 <main+0x674>)
 8000762:	2264      	movs	r2, #100	@ 0x64
 8000764:	f883 21fa 	strb.w	r2, [r3, #506]	@ 0x1fa
  storage[169] = (struct ledData){0, 0, 100};
 8000768:	4bb6      	ldr	r3, [pc, #728]	@ (8000a44 <main+0x674>)
 800076a:	2200      	movs	r2, #0
 800076c:	f883 21fb 	strb.w	r2, [r3, #507]	@ 0x1fb
 8000770:	4bb4      	ldr	r3, [pc, #720]	@ (8000a44 <main+0x674>)
 8000772:	2200      	movs	r2, #0
 8000774:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
 8000778:	4bb2      	ldr	r3, [pc, #712]	@ (8000a44 <main+0x674>)
 800077a:	2264      	movs	r2, #100	@ 0x64
 800077c:	f883 21fd 	strb.w	r2, [r3, #509]	@ 0x1fd
  storage[170] = (struct ledData){0, 0, 100};
 8000780:	4bb0      	ldr	r3, [pc, #704]	@ (8000a44 <main+0x674>)
 8000782:	2200      	movs	r2, #0
 8000784:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 8000788:	4bae      	ldr	r3, [pc, #696]	@ (8000a44 <main+0x674>)
 800078a:	2200      	movs	r2, #0
 800078c:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
 8000790:	4bac      	ldr	r3, [pc, #688]	@ (8000a44 <main+0x674>)
 8000792:	2264      	movs	r2, #100	@ 0x64
 8000794:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  storage[172] = (struct ledData){0, 0, 100};
 8000798:	4baa      	ldr	r3, [pc, #680]	@ (8000a44 <main+0x674>)
 800079a:	2200      	movs	r2, #0
 800079c:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
 80007a0:	4ba8      	ldr	r3, [pc, #672]	@ (8000a44 <main+0x674>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
 80007a8:	4ba6      	ldr	r3, [pc, #664]	@ (8000a44 <main+0x674>)
 80007aa:	2264      	movs	r2, #100	@ 0x64
 80007ac:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
  storage[173] = (struct ledData){0, 0, 100};
 80007b0:	4ba4      	ldr	r3, [pc, #656]	@ (8000a44 <main+0x674>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 80007b8:	4ba2      	ldr	r3, [pc, #648]	@ (8000a44 <main+0x674>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
 80007c0:	4ba0      	ldr	r3, [pc, #640]	@ (8000a44 <main+0x674>)
 80007c2:	2264      	movs	r2, #100	@ 0x64
 80007c4:	f883 2209 	strb.w	r2, [r3, #521]	@ 0x209
  storage[174] = (struct ledData){0, 0, 100};
 80007c8:	4b9e      	ldr	r3, [pc, #632]	@ (8000a44 <main+0x674>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	f883 220a 	strb.w	r2, [r3, #522]	@ 0x20a
 80007d0:	4b9c      	ldr	r3, [pc, #624]	@ (8000a44 <main+0x674>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	f883 220b 	strb.w	r2, [r3, #523]	@ 0x20b
 80007d8:	4b9a      	ldr	r3, [pc, #616]	@ (8000a44 <main+0x674>)
 80007da:	2264      	movs	r2, #100	@ 0x64
 80007dc:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
  storage[129] = (struct ledData){100, 0, 0};
 80007e0:	4b98      	ldr	r3, [pc, #608]	@ (8000a44 <main+0x674>)
 80007e2:	2264      	movs	r2, #100	@ 0x64
 80007e4:	f883 2183 	strb.w	r2, [r3, #387]	@ 0x183
 80007e8:	4b96      	ldr	r3, [pc, #600]	@ (8000a44 <main+0x674>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	f883 2184 	strb.w	r2, [r3, #388]	@ 0x184
 80007f0:	4b94      	ldr	r3, [pc, #592]	@ (8000a44 <main+0x674>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	f883 2185 	strb.w	r2, [r3, #389]	@ 0x185
  storage[130] = (struct ledData){100, 0, 0};
 80007f8:	4b92      	ldr	r3, [pc, #584]	@ (8000a44 <main+0x674>)
 80007fa:	2264      	movs	r2, #100	@ 0x64
 80007fc:	f883 2186 	strb.w	r2, [r3, #390]	@ 0x186
 8000800:	4b90      	ldr	r3, [pc, #576]	@ (8000a44 <main+0x674>)
 8000802:	2200      	movs	r2, #0
 8000804:	f883 2187 	strb.w	r2, [r3, #391]	@ 0x187
 8000808:	4b8e      	ldr	r3, [pc, #568]	@ (8000a44 <main+0x674>)
 800080a:	2200      	movs	r2, #0
 800080c:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
  storage[131] = (struct ledData){100, 0, 0};
 8000810:	4b8c      	ldr	r3, [pc, #560]	@ (8000a44 <main+0x674>)
 8000812:	2264      	movs	r2, #100	@ 0x64
 8000814:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
 8000818:	4b8a      	ldr	r3, [pc, #552]	@ (8000a44 <main+0x674>)
 800081a:	2200      	movs	r2, #0
 800081c:	f883 218a 	strb.w	r2, [r3, #394]	@ 0x18a
 8000820:	4b88      	ldr	r3, [pc, #544]	@ (8000a44 <main+0x674>)
 8000822:	2200      	movs	r2, #0
 8000824:	f883 218b 	strb.w	r2, [r3, #395]	@ 0x18b
  storage[134] = (struct ledData){100, 0, 0};
 8000828:	4b86      	ldr	r3, [pc, #536]	@ (8000a44 <main+0x674>)
 800082a:	2264      	movs	r2, #100	@ 0x64
 800082c:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
 8000830:	4b84      	ldr	r3, [pc, #528]	@ (8000a44 <main+0x674>)
 8000832:	2200      	movs	r2, #0
 8000834:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
 8000838:	4b82      	ldr	r3, [pc, #520]	@ (8000a44 <main+0x674>)
 800083a:	2200      	movs	r2, #0
 800083c:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
  storage[135] = (struct ledData){100, 0, 0};
 8000840:	4b80      	ldr	r3, [pc, #512]	@ (8000a44 <main+0x674>)
 8000842:	2264      	movs	r2, #100	@ 0x64
 8000844:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
 8000848:	4b7e      	ldr	r3, [pc, #504]	@ (8000a44 <main+0x674>)
 800084a:	2200      	movs	r2, #0
 800084c:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
 8000850:	4b7c      	ldr	r3, [pc, #496]	@ (8000a44 <main+0x674>)
 8000852:	2200      	movs	r2, #0
 8000854:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
  storage[136] = (struct ledData){100, 0, 0};
 8000858:	4b7a      	ldr	r3, [pc, #488]	@ (8000a44 <main+0x674>)
 800085a:	2264      	movs	r2, #100	@ 0x64
 800085c:	f883 2198 	strb.w	r2, [r3, #408]	@ 0x198
 8000860:	4b78      	ldr	r3, [pc, #480]	@ (8000a44 <main+0x674>)
 8000862:	2200      	movs	r2, #0
 8000864:	f883 2199 	strb.w	r2, [r3, #409]	@ 0x199
 8000868:	4b76      	ldr	r3, [pc, #472]	@ (8000a44 <main+0x674>)
 800086a:	2200      	movs	r2, #0
 800086c:	f883 219a 	strb.w	r2, [r3, #410]	@ 0x19a
  storage[137] = (struct ledData){100, 0, 0};
 8000870:	4b74      	ldr	r3, [pc, #464]	@ (8000a44 <main+0x674>)
 8000872:	2264      	movs	r2, #100	@ 0x64
 8000874:	f883 219b 	strb.w	r2, [r3, #411]	@ 0x19b
 8000878:	4b72      	ldr	r3, [pc, #456]	@ (8000a44 <main+0x674>)
 800087a:	2200      	movs	r2, #0
 800087c:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c
 8000880:	4b70      	ldr	r3, [pc, #448]	@ (8000a44 <main+0x674>)
 8000882:	2200      	movs	r2, #0
 8000884:	f883 219d 	strb.w	r2, [r3, #413]	@ 0x19d
  storage[140] = (struct ledData){100, 0, 0};
 8000888:	4b6e      	ldr	r3, [pc, #440]	@ (8000a44 <main+0x674>)
 800088a:	2264      	movs	r2, #100	@ 0x64
 800088c:	f883 21a4 	strb.w	r2, [r3, #420]	@ 0x1a4
 8000890:	4b6c      	ldr	r3, [pc, #432]	@ (8000a44 <main+0x674>)
 8000892:	2200      	movs	r2, #0
 8000894:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
 8000898:	4b6a      	ldr	r3, [pc, #424]	@ (8000a44 <main+0x674>)
 800089a:	2200      	movs	r2, #0
 800089c:	f883 21a6 	strb.w	r2, [r3, #422]	@ 0x1a6
  storage[141] = (struct ledData){100, 0, 0};
 80008a0:	4b68      	ldr	r3, [pc, #416]	@ (8000a44 <main+0x674>)
 80008a2:	2264      	movs	r2, #100	@ 0x64
 80008a4:	f883 21a7 	strb.w	r2, [r3, #423]	@ 0x1a7
 80008a8:	4b66      	ldr	r3, [pc, #408]	@ (8000a44 <main+0x674>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	f883 21a8 	strb.w	r2, [r3, #424]	@ 0x1a8
 80008b0:	4b64      	ldr	r3, [pc, #400]	@ (8000a44 <main+0x674>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	f883 21a9 	strb.w	r2, [r3, #425]	@ 0x1a9
  storage[142] = (struct ledData){100, 0, 0};
 80008b8:	4b62      	ldr	r3, [pc, #392]	@ (8000a44 <main+0x674>)
 80008ba:	2264      	movs	r2, #100	@ 0x64
 80008bc:	f883 21aa 	strb.w	r2, [r3, #426]	@ 0x1aa
 80008c0:	4b60      	ldr	r3, [pc, #384]	@ (8000a44 <main+0x674>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	f883 21ab 	strb.w	r2, [r3, #427]	@ 0x1ab
 80008c8:	4b5e      	ldr	r3, [pc, #376]	@ (8000a44 <main+0x674>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	f883 21ac 	strb.w	r2, [r3, #428]	@ 0x1ac
  storage[127] = (struct ledData){100, 0, 0};
 80008d0:	4b5c      	ldr	r3, [pc, #368]	@ (8000a44 <main+0x674>)
 80008d2:	2264      	movs	r2, #100	@ 0x64
 80008d4:	f883 217d 	strb.w	r2, [r3, #381]	@ 0x17d
 80008d8:	4b5a      	ldr	r3, [pc, #360]	@ (8000a44 <main+0x674>)
 80008da:	2200      	movs	r2, #0
 80008dc:	f883 217e 	strb.w	r2, [r3, #382]	@ 0x17e
 80008e0:	4b58      	ldr	r3, [pc, #352]	@ (8000a44 <main+0x674>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	f883 217f 	strb.w	r2, [r3, #383]	@ 0x17f
  storage[123] = (struct ledData){100, 0, 0};
 80008e8:	4b56      	ldr	r3, [pc, #344]	@ (8000a44 <main+0x674>)
 80008ea:	2264      	movs	r2, #100	@ 0x64
 80008ec:	f883 2171 	strb.w	r2, [r3, #369]	@ 0x171
 80008f0:	4b54      	ldr	r3, [pc, #336]	@ (8000a44 <main+0x674>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	f883 2172 	strb.w	r2, [r3, #370]	@ 0x172
 80008f8:	4b52      	ldr	r3, [pc, #328]	@ (8000a44 <main+0x674>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	f883 2173 	strb.w	r2, [r3, #371]	@ 0x173
  storage[118] = (struct ledData){100, 0, 0};
 8000900:	4b50      	ldr	r3, [pc, #320]	@ (8000a44 <main+0x674>)
 8000902:	2264      	movs	r2, #100	@ 0x64
 8000904:	f883 2162 	strb.w	r2, [r3, #354]	@ 0x162
 8000908:	4b4e      	ldr	r3, [pc, #312]	@ (8000a44 <main+0x674>)
 800090a:	2200      	movs	r2, #0
 800090c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163
 8000910:	4b4c      	ldr	r3, [pc, #304]	@ (8000a44 <main+0x674>)
 8000912:	2200      	movs	r2, #0
 8000914:	f883 2164 	strb.w	r2, [r3, #356]	@ 0x164
  storage[116] = (struct ledData){100, 0, 0};
 8000918:	4b4a      	ldr	r3, [pc, #296]	@ (8000a44 <main+0x674>)
 800091a:	2264      	movs	r2, #100	@ 0x64
 800091c:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
 8000920:	4b48      	ldr	r3, [pc, #288]	@ (8000a44 <main+0x674>)
 8000922:	2200      	movs	r2, #0
 8000924:	f883 215d 	strb.w	r2, [r3, #349]	@ 0x15d
 8000928:	4b46      	ldr	r3, [pc, #280]	@ (8000a44 <main+0x674>)
 800092a:	2200      	movs	r2, #0
 800092c:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
  storage[112] = (struct ledData){100, 0, 0};
 8000930:	4b44      	ldr	r3, [pc, #272]	@ (8000a44 <main+0x674>)
 8000932:	2264      	movs	r2, #100	@ 0x64
 8000934:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150
 8000938:	4b42      	ldr	r3, [pc, #264]	@ (8000a44 <main+0x674>)
 800093a:	2200      	movs	r2, #0
 800093c:	f883 2151 	strb.w	r2, [r3, #337]	@ 0x151
 8000940:	4b40      	ldr	r3, [pc, #256]	@ (8000a44 <main+0x674>)
 8000942:	2200      	movs	r2, #0
 8000944:	f883 2152 	strb.w	r2, [r3, #338]	@ 0x152
  storage[100] = (struct ledData){100, 0, 0};
 8000948:	4b3e      	ldr	r3, [pc, #248]	@ (8000a44 <main+0x674>)
 800094a:	2264      	movs	r2, #100	@ 0x64
 800094c:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
 8000950:	4b3c      	ldr	r3, [pc, #240]	@ (8000a44 <main+0x674>)
 8000952:	2200      	movs	r2, #0
 8000954:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
 8000958:	4b3a      	ldr	r3, [pc, #232]	@ (8000a44 <main+0x674>)
 800095a:	2200      	movs	r2, #0
 800095c:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
  storage[105] = (struct ledData){100, 0, 0};
 8000960:	4b38      	ldr	r3, [pc, #224]	@ (8000a44 <main+0x674>)
 8000962:	2264      	movs	r2, #100	@ 0x64
 8000964:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
 8000968:	4b36      	ldr	r3, [pc, #216]	@ (8000a44 <main+0x674>)
 800096a:	2200      	movs	r2, #0
 800096c:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
 8000970:	4b34      	ldr	r3, [pc, #208]	@ (8000a44 <main+0x674>)
 8000972:	2200      	movs	r2, #0
 8000974:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
  storage[111] = (struct ledData){100, 0, 0};
 8000978:	4b32      	ldr	r3, [pc, #200]	@ (8000a44 <main+0x674>)
 800097a:	2264      	movs	r2, #100	@ 0x64
 800097c:	f883 214d 	strb.w	r2, [r3, #333]	@ 0x14d
 8000980:	4b30      	ldr	r3, [pc, #192]	@ (8000a44 <main+0x674>)
 8000982:	2200      	movs	r2, #0
 8000984:	f883 214e 	strb.w	r2, [r3, #334]	@ 0x14e
 8000988:	4b2e      	ldr	r3, [pc, #184]	@ (8000a44 <main+0x674>)
 800098a:	2200      	movs	r2, #0
 800098c:	f883 214f 	strb.w	r2, [r3, #335]	@ 0x14f
  storage[94] = (struct ledData){100, 0, 0};
 8000990:	4b2c      	ldr	r3, [pc, #176]	@ (8000a44 <main+0x674>)
 8000992:	2264      	movs	r2, #100	@ 0x64
 8000994:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
 8000998:	4b2a      	ldr	r3, [pc, #168]	@ (8000a44 <main+0x674>)
 800099a:	2200      	movs	r2, #0
 800099c:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
 80009a0:	4b28      	ldr	r3, [pc, #160]	@ (8000a44 <main+0x674>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  storage[93] = (struct ledData){100, 0, 0};
 80009a8:	4b26      	ldr	r3, [pc, #152]	@ (8000a44 <main+0x674>)
 80009aa:	2264      	movs	r2, #100	@ 0x64
 80009ac:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
 80009b0:	4b24      	ldr	r3, [pc, #144]	@ (8000a44 <main+0x674>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
 80009b8:	4b22      	ldr	r3, [pc, #136]	@ (8000a44 <main+0x674>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
  storage[92] = (struct ledData){100, 0, 0};
 80009c0:	4b20      	ldr	r3, [pc, #128]	@ (8000a44 <main+0x674>)
 80009c2:	2264      	movs	r2, #100	@ 0x64
 80009c4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
 80009c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000a44 <main+0x674>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
 80009d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a44 <main+0x674>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  storage[87] = (struct ledData){100, 0, 0};
 80009d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a44 <main+0x674>)
 80009da:	2264      	movs	r2, #100	@ 0x64
 80009dc:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
 80009e0:	4b18      	ldr	r3, [pc, #96]	@ (8000a44 <main+0x674>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
 80009e8:	4b16      	ldr	r3, [pc, #88]	@ (8000a44 <main+0x674>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  storage[83] = (struct ledData){100, 0, 0};
 80009f0:	4b14      	ldr	r3, [pc, #80]	@ (8000a44 <main+0x674>)
 80009f2:	2264      	movs	r2, #100	@ 0x64
 80009f4:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
 80009f8:	4b12      	ldr	r3, [pc, #72]	@ (8000a44 <main+0x674>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
 8000a00:	4b10      	ldr	r3, [pc, #64]	@ (8000a44 <main+0x674>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
  storage[82] = (struct ledData){100, 0, 0};
 8000a08:	4b0e      	ldr	r3, [pc, #56]	@ (8000a44 <main+0x674>)
 8000a0a:	2264      	movs	r2, #100	@ 0x64
 8000a0c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
 8000a10:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <main+0x674>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
 8000a18:	4b0a      	ldr	r3, [pc, #40]	@ (8000a44 <main+0x674>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
  storage[81] = (struct ledData){100, 0, 0};
 8000a20:	4b08      	ldr	r3, [pc, #32]	@ (8000a44 <main+0x674>)
 8000a22:	2264      	movs	r2, #100	@ 0x64
 8000a24:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
 8000a28:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <main+0x674>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
 8000a30:	4b04      	ldr	r3, [pc, #16]	@ (8000a44 <main+0x674>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
  storage[68] = (struct ledData){100, 0, 0};
 8000a38:	4b02      	ldr	r3, [pc, #8]	@ (8000a44 <main+0x674>)
 8000a3a:	2264      	movs	r2, #100	@ 0x64
 8000a3c:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc
 8000a40:	e002      	b.n	8000a48 <main+0x678>
 8000a42:	bf00      	nop
 8000a44:	200400d4 	.word	0x200400d4
 8000a48:	4b5e      	ldr	r3, [pc, #376]	@ (8000bc4 <main+0x7f4>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd
 8000a50:	4b5c      	ldr	r3, [pc, #368]	@ (8000bc4 <main+0x7f4>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
  storage[72] = (struct ledData){100, 0, 0};
 8000a58:	4b5a      	ldr	r3, [pc, #360]	@ (8000bc4 <main+0x7f4>)
 8000a5a:	2264      	movs	r2, #100	@ 0x64
 8000a5c:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
 8000a60:	4b58      	ldr	r3, [pc, #352]	@ (8000bc4 <main+0x7f4>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	f883 20d9 	strb.w	r2, [r3, #217]	@ 0xd9
 8000a68:	4b56      	ldr	r3, [pc, #344]	@ (8000bc4 <main+0x7f4>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
  storage[79] = (struct ledData){100, 0, 0};
 8000a70:	4b54      	ldr	r3, [pc, #336]	@ (8000bc4 <main+0x7f4>)
 8000a72:	2264      	movs	r2, #100	@ 0x64
 8000a74:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8000a78:	4b52      	ldr	r3, [pc, #328]	@ (8000bc4 <main+0x7f4>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
 8000a80:	4b50      	ldr	r3, [pc, #320]	@ (8000bc4 <main+0x7f4>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
  storage[63] = (struct ledData){100, 0, 0};
 8000a88:	4b4e      	ldr	r3, [pc, #312]	@ (8000bc4 <main+0x7f4>)
 8000a8a:	2264      	movs	r2, #100	@ 0x64
 8000a8c:	f883 20bd 	strb.w	r2, [r3, #189]	@ 0xbd
 8000a90:	4b4c      	ldr	r3, [pc, #304]	@ (8000bc4 <main+0x7f4>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
 8000a98:	4b4a      	ldr	r3, [pc, #296]	@ (8000bc4 <main+0x7f4>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
  storage[59] = (struct ledData){100, 0, 0};
 8000aa0:	4b48      	ldr	r3, [pc, #288]	@ (8000bc4 <main+0x7f4>)
 8000aa2:	2264      	movs	r2, #100	@ 0x64
 8000aa4:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
 8000aa8:	4b46      	ldr	r3, [pc, #280]	@ (8000bc4 <main+0x7f4>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 8000ab0:	4b44      	ldr	r3, [pc, #272]	@ (8000bc4 <main+0x7f4>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f883 20b3 	strb.w	r2, [r3, #179]	@ 0xb3
  storage[56] = (struct ledData){100, 0, 0};
 8000ab8:	4b42      	ldr	r3, [pc, #264]	@ (8000bc4 <main+0x7f4>)
 8000aba:	2264      	movs	r2, #100	@ 0x64
 8000abc:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
 8000ac0:	4b40      	ldr	r3, [pc, #256]	@ (8000bc4 <main+0x7f4>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
 8000ac8:	4b3e      	ldr	r3, [pc, #248]	@ (8000bc4 <main+0x7f4>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
  storage[52] = (struct ledData){100, 0, 0};
 8000ad0:	4b3c      	ldr	r3, [pc, #240]	@ (8000bc4 <main+0x7f4>)
 8000ad2:	2264      	movs	r2, #100	@ 0x64
 8000ad4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8000ad8:	4b3a      	ldr	r3, [pc, #232]	@ (8000bc4 <main+0x7f4>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 8000ae0:	4b38      	ldr	r3, [pc, #224]	@ (8000bc4 <main+0x7f4>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
  storage[48] = (struct ledData){100, 0, 0};
 8000ae8:	4b36      	ldr	r3, [pc, #216]	@ (8000bc4 <main+0x7f4>)
 8000aea:	2264      	movs	r2, #100	@ 0x64
 8000aec:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
 8000af0:	4b34      	ldr	r3, [pc, #208]	@ (8000bc4 <main+0x7f4>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
 8000af8:	4b32      	ldr	r3, [pc, #200]	@ (8000bc4 <main+0x7f4>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  storage[33] = (struct ledData){100, 0, 0};
 8000b00:	4b30      	ldr	r3, [pc, #192]	@ (8000bc4 <main+0x7f4>)
 8000b02:	2264      	movs	r2, #100	@ 0x64
 8000b04:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
 8000b08:	4b2e      	ldr	r3, [pc, #184]	@ (8000bc4 <main+0x7f4>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8000b10:	4b2c      	ldr	r3, [pc, #176]	@ (8000bc4 <main+0x7f4>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
  storage[34] = (struct ledData){100, 0, 0};
 8000b18:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc4 <main+0x7f4>)
 8000b1a:	2264      	movs	r2, #100	@ 0x64
 8000b1c:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
 8000b20:	4b28      	ldr	r3, [pc, #160]	@ (8000bc4 <main+0x7f4>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
 8000b28:	4b26      	ldr	r3, [pc, #152]	@ (8000bc4 <main+0x7f4>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  storage[35] = (struct ledData){100, 0, 0};
 8000b30:	4b24      	ldr	r3, [pc, #144]	@ (8000bc4 <main+0x7f4>)
 8000b32:	2264      	movs	r2, #100	@ 0x64
 8000b34:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
 8000b38:	4b22      	ldr	r3, [pc, #136]	@ (8000bc4 <main+0x7f4>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
 8000b40:	4b20      	ldr	r3, [pc, #128]	@ (8000bc4 <main+0x7f4>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
  storage[39] = (struct ledData){100, 0, 0};
 8000b48:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc4 <main+0x7f4>)
 8000b4a:	2264      	movs	r2, #100	@ 0x64
 8000b4c:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
 8000b50:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc4 <main+0x7f4>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
 8000b58:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc4 <main+0x7f4>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
  storage[44] = (struct ledData){100, 0, 0};
 8000b60:	4b18      	ldr	r3, [pc, #96]	@ (8000bc4 <main+0x7f4>)
 8000b62:	2264      	movs	r2, #100	@ 0x64
 8000b64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 8000b68:	4b16      	ldr	r3, [pc, #88]	@ (8000bc4 <main+0x7f4>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
 8000b70:	4b14      	ldr	r3, [pc, #80]	@ (8000bc4 <main+0x7f4>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
  storage[45] = (struct ledData){100, 0, 0};
 8000b78:	4b12      	ldr	r3, [pc, #72]	@ (8000bc4 <main+0x7f4>)
 8000b7a:	2264      	movs	r2, #100	@ 0x64
 8000b7c:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
 8000b80:	4b10      	ldr	r3, [pc, #64]	@ (8000bc4 <main+0x7f4>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8000b88:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc4 <main+0x7f4>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  storage[46] = (struct ledData){100, 0, 0};
 8000b90:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc4 <main+0x7f4>)
 8000b92:	2264      	movs	r2, #100	@ 0x64
 8000b94:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
 8000b98:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc4 <main+0x7f4>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
 8000ba0:	4b08      	ldr	r3, [pc, #32]	@ (8000bc4 <main+0x7f4>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
  writeLedsToBuffer();
 8000ba8:	f7ff fb3a 	bl	8000220 <writeLedsToBuffer>
  showLeds();
 8000bac:	f7ff fc00 	bl	80003b0 <showLeds>
  //HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int currLimit = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
		//  storage[currLimit] = (struct ledData){255, 0, 0};
		//  writeLedsToBuffer();
		//  currLimit++;
	  //}

	  showLeds();
 8000bb6:	f7ff fbfb 	bl	80003b0 <showLeds>
	  HAL_Delay(30);
 8000bba:	201e      	movs	r0, #30
 8000bbc:	f000 fcf6 	bl	80015ac <HAL_Delay>
	  showLeds();
 8000bc0:	bf00      	nop
 8000bc2:	e7f8      	b.n	8000bb6 <main+0x7e6>
 8000bc4:	200400d4 	.word	0x200400d4

08000bc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b096      	sub	sp, #88	@ 0x58
 8000bcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bce:	f107 0314 	add.w	r3, r7, #20
 8000bd2:	2244      	movs	r2, #68	@ 0x44
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f003 ff30 	bl	8004a3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bdc:	463b      	mov	r3, r7
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
 8000be6:	60da      	str	r2, [r3, #12]
 8000be8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000bea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000bee:	f001 fa97 	bl	8002120 <HAL_PWREx_ControlVoltageScaling>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000bf8:	f000 fb0c 	bl	8001214 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000bfc:	2310      	movs	r3, #16
 8000bfe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c00:	2301      	movs	r3, #1
 8000c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c08:	2360      	movs	r3, #96	@ 0x60
 8000c0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000c10:	2301      	movs	r3, #1
 8000c12:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c14:	2301      	movs	r3, #1
 8000c16:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000c18:	2328      	movs	r3, #40	@ 0x28
 8000c1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c20:	2302      	movs	r3, #2
 8000c22:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c24:	2302      	movs	r3, #2
 8000c26:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c28:	f107 0314 	add.w	r3, r7, #20
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f001 fb2b 	bl	8002288 <HAL_RCC_OscConfig>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000c38:	f000 faec 	bl	8001214 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c3c:	230f      	movs	r3, #15
 8000c3e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c40:	2303      	movs	r3, #3
 8000c42:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c44:	2300      	movs	r3, #0
 8000c46:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c50:	463b      	mov	r3, r7
 8000c52:	2103      	movs	r1, #3
 8000c54:	4618      	mov	r0, r3
 8000c56:	f001 ff31 	bl	8002abc <HAL_RCC_ClockConfig>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000c60:	f000 fad8 	bl	8001214 <Error_Handler>
  }
}
 8000c64:	bf00      	nop
 8000c66:	3758      	adds	r7, #88	@ 0x58
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08e      	sub	sp, #56	@ 0x38
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c80:	f107 031c 	add.w	r3, r7, #28
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c8c:	463b      	mov	r3, r7
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]
 8000c94:	609a      	str	r2, [r3, #8]
 8000c96:	60da      	str	r2, [r3, #12]
 8000c98:	611a      	str	r2, [r3, #16]
 8000c9a:	615a      	str	r2, [r3, #20]
 8000c9c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c9e:	4b2d      	ldr	r3, [pc, #180]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000ca0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ca4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000ca6:	4b2b      	ldr	r3, [pc, #172]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cac:	4b29      	ldr	r3, [pc, #164]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8000cb2:	4b28      	ldr	r3, [pc, #160]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cb4:	2263      	movs	r2, #99	@ 0x63
 8000cb6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb8:	4b26      	ldr	r3, [pc, #152]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cbe:	4b25      	ldr	r3, [pc, #148]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cc4:	4823      	ldr	r0, [pc, #140]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cc6:	f002 f97f 	bl	8002fc8 <HAL_TIM_Base_Init>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000cd0:	f000 faa0 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cda:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cde:	4619      	mov	r1, r3
 8000ce0:	481c      	ldr	r0, [pc, #112]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000ce2:	f002 fff3 	bl	8003ccc <HAL_TIM_ConfigClockSource>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000cec:	f000 fa92 	bl	8001214 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000cf0:	4818      	ldr	r0, [pc, #96]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cf2:	f002 f9c0 	bl	8003076 <HAL_TIM_PWM_Init>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000cfc:	f000 fa8a 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d00:	2300      	movs	r3, #0
 8000d02:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d04:	2300      	movs	r3, #0
 8000d06:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d08:	f107 031c 	add.w	r3, r7, #28
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4811      	ldr	r0, [pc, #68]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000d10:	f003 fdee 	bl	80048f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000d1a:	f000 fa7b 	bl	8001214 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d1e:	2360      	movs	r3, #96	@ 0x60
 8000d20:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000d22:	2300      	movs	r3, #0
 8000d24:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d26:	2300      	movs	r3, #0
 8000d28:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d2e:	463b      	mov	r3, r7
 8000d30:	2200      	movs	r2, #0
 8000d32:	4619      	mov	r1, r3
 8000d34:	4807      	ldr	r0, [pc, #28]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000d36:	f002 feb5 	bl	8003aa4 <HAL_TIM_PWM_ConfigChannel>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000d40:	f000 fa68 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000d44:	4803      	ldr	r0, [pc, #12]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000d46:	f000 fb09 	bl	800135c <HAL_TIM_MspPostInit>

}
 8000d4a:	bf00      	nop
 8000d4c:	3738      	adds	r7, #56	@ 0x38
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20040028 	.word	0x20040028

08000d58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d5e:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <MX_DMA_Init+0x50>)
 8000d60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d62:	4a11      	ldr	r2, [pc, #68]	@ (8000da8 <MX_DMA_Init+0x50>)
 8000d64:	f043 0304 	orr.w	r3, r3, #4
 8000d68:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000da8 <MX_DMA_Init+0x50>)
 8000d6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d6e:	f003 0304 	and.w	r3, r3, #4
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d76:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <MX_DMA_Init+0x50>)
 8000d78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d7a:	4a0b      	ldr	r2, [pc, #44]	@ (8000da8 <MX_DMA_Init+0x50>)
 8000d7c:	f043 0301 	orr.w	r3, r3, #1
 8000d80:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d82:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <MX_DMA_Init+0x50>)
 8000d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	603b      	str	r3, [r7, #0]
 8000d8c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2100      	movs	r1, #0
 8000d92:	200b      	movs	r0, #11
 8000d94:	f000 fd09 	bl	80017aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d98:	200b      	movs	r0, #11
 8000d9a:	f000 fd22 	bl	80017e2 <HAL_NVIC_EnableIRQ>

}
 8000d9e:	bf00      	nop
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40021000 	.word	0x40021000

08000dac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08e      	sub	sp, #56	@ 0x38
 8000db0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
 8000dbe:	60da      	str	r2, [r3, #12]
 8000dc0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dc2:	4bb1      	ldr	r3, [pc, #708]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc6:	4ab0      	ldr	r2, [pc, #704]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000dc8:	f043 0310 	orr.w	r3, r3, #16
 8000dcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dce:	4bae      	ldr	r3, [pc, #696]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd2:	f003 0310 	and.w	r3, r3, #16
 8000dd6:	623b      	str	r3, [r7, #32]
 8000dd8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dda:	4bab      	ldr	r3, [pc, #684]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dde:	4aaa      	ldr	r2, [pc, #680]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000de0:	f043 0304 	orr.w	r3, r3, #4
 8000de4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000de6:	4ba8      	ldr	r3, [pc, #672]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dea:	f003 0304 	and.w	r3, r3, #4
 8000dee:	61fb      	str	r3, [r7, #28]
 8000df0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000df2:	4ba5      	ldr	r3, [pc, #660]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df6:	4aa4      	ldr	r2, [pc, #656]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000df8:	f043 0320 	orr.w	r3, r3, #32
 8000dfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dfe:	4ba2      	ldr	r3, [pc, #648]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e02:	f003 0320 	and.w	r3, r3, #32
 8000e06:	61bb      	str	r3, [r7, #24]
 8000e08:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e0a:	4b9f      	ldr	r3, [pc, #636]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0e:	4a9e      	ldr	r2, [pc, #632]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e16:	4b9c      	ldr	r3, [pc, #624]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e1e:	617b      	str	r3, [r7, #20]
 8000e20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e22:	4b99      	ldr	r3, [pc, #612]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e26:	4a98      	ldr	r2, [pc, #608]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e28:	f043 0301 	orr.w	r3, r3, #1
 8000e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e2e:	4b96      	ldr	r3, [pc, #600]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e32:	f003 0301 	and.w	r3, r3, #1
 8000e36:	613b      	str	r3, [r7, #16]
 8000e38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3a:	4b93      	ldr	r3, [pc, #588]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3e:	4a92      	ldr	r2, [pc, #584]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e40:	f043 0302 	orr.w	r3, r3, #2
 8000e44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e46:	4b90      	ldr	r3, [pc, #576]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4a:	f003 0302 	and.w	r3, r3, #2
 8000e4e:	60fb      	str	r3, [r7, #12]
 8000e50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e52:	4b8d      	ldr	r3, [pc, #564]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e56:	4a8c      	ldr	r2, [pc, #560]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e58:	f043 0308 	orr.w	r3, r3, #8
 8000e5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e5e:	4b8a      	ldr	r3, [pc, #552]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e62:	f003 0308 	and.w	r3, r3, #8
 8000e66:	60bb      	str	r3, [r7, #8]
 8000e68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e6a:	4b87      	ldr	r3, [pc, #540]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6e:	4a86      	ldr	r2, [pc, #536]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e76:	4b84      	ldr	r3, [pc, #528]	@ (8001088 <MX_GPIO_Init+0x2dc>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e7e:	607b      	str	r3, [r7, #4]
 8000e80:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000e82:	f001 f9f1 	bl	8002268 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e86:	230c      	movs	r3, #12
 8000e88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e92:	2300      	movs	r3, #0
 8000e94:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000e96:	230d      	movs	r3, #13
 8000e98:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	487a      	ldr	r0, [pc, #488]	@ (800108c <MX_GPIO_Init+0x2e0>)
 8000ea2:	f000 ff8b 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000ea6:	2307      	movs	r3, #7
 8000ea8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eaa:	2312      	movs	r3, #18
 8000eac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000eb6:	2304      	movs	r3, #4
 8000eb8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000eba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4873      	ldr	r0, [pc, #460]	@ (8001090 <MX_GPIO_Init+0x2e4>)
 8000ec2:	f000 ff7b 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ec6:	2380      	movs	r3, #128	@ 0x80
 8000ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000ed6:	230d      	movs	r3, #13
 8000ed8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000eda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ede:	4619      	mov	r1, r3
 8000ee0:	486b      	ldr	r0, [pc, #428]	@ (8001090 <MX_GPIO_Init+0x2e4>)
 8000ee2:	f000 ff6b 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000ee6:	233f      	movs	r3, #63	@ 0x3f
 8000ee8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000eea:	230b      	movs	r3, #11
 8000eec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ef2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4866      	ldr	r0, [pc, #408]	@ (8001094 <MX_GPIO_Init+0x2e8>)
 8000efa:	f000 ff5f 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000efe:	230a      	movs	r3, #10
 8000f00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f02:	230b      	movs	r3, #11
 8000f04:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f0e:	4619      	mov	r1, r3
 8000f10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f14:	f000 ff52 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f18:	23f0      	movs	r3, #240	@ 0xf0
 8000f1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f24:	2303      	movs	r3, #3
 8000f26:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f28:	2305      	movs	r3, #5
 8000f2a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f30:	4619      	mov	r1, r3
 8000f32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f36:	f000 ff41 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f46:	2300      	movs	r3, #0
 8000f48:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f52:	4619      	mov	r1, r3
 8000f54:	4850      	ldr	r0, [pc, #320]	@ (8001098 <MX_GPIO_Init+0x2ec>)
 8000f56:	f000 ff31 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f5e:	230b      	movs	r3, #11
 8000f60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	484a      	ldr	r0, [pc, #296]	@ (8001098 <MX_GPIO_Init+0x2ec>)
 8000f6e:	f000 ff25 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000f72:	2344      	movs	r3, #68	@ 0x44
 8000f74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f76:	2303      	movs	r3, #3
 8000f78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f82:	4619      	mov	r1, r3
 8000f84:	4844      	ldr	r0, [pc, #272]	@ (8001098 <MX_GPIO_Init+0x2ec>)
 8000f86:	f000 ff19 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000f8a:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8000f8e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f90:	2302      	movs	r3, #2
 8000f92:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fa0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4839      	ldr	r0, [pc, #228]	@ (800108c <MX_GPIO_Init+0x2e0>)
 8000fa8:	f000 ff08 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000fac:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4830      	ldr	r0, [pc, #192]	@ (800108c <MX_GPIO_Init+0x2e0>)
 8000fca:	f000 fef7 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000fce:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000fe0:	230d      	movs	r3, #13
 8000fe2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fe8:	4619      	mov	r1, r3
 8000fea:	482b      	ldr	r0, [pc, #172]	@ (8001098 <MX_GPIO_Init+0x2ec>)
 8000fec:	f000 fee6 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000ff0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffe:	2300      	movs	r3, #0
 8001000:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001002:	230e      	movs	r3, #14
 8001004:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001006:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800100a:	4619      	mov	r1, r3
 800100c:	4822      	ldr	r0, [pc, #136]	@ (8001098 <MX_GPIO_Init+0x2ec>)
 800100e:	f000 fed5 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001012:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001016:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001018:	2302      	movs	r3, #2
 800101a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001020:	2303      	movs	r3, #3
 8001022:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001024:	2307      	movs	r3, #7
 8001026:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001028:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800102c:	4619      	mov	r1, r3
 800102e:	481b      	ldr	r0, [pc, #108]	@ (800109c <MX_GPIO_Init+0x2f0>)
 8001030:	f000 fec4 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001034:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001038:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103a:	2302      	movs	r3, #2
 800103c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001042:	2300      	movs	r3, #0
 8001044:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001046:	2302      	movs	r3, #2
 8001048:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800104a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800104e:	4619      	mov	r1, r3
 8001050:	4812      	ldr	r0, [pc, #72]	@ (800109c <MX_GPIO_Init+0x2f0>)
 8001052:	f000 feb3 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001056:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800105a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001068:	2308      	movs	r3, #8
 800106a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800106c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001070:	4619      	mov	r1, r3
 8001072:	480b      	ldr	r0, [pc, #44]	@ (80010a0 <MX_GPIO_Init+0x2f4>)
 8001074:	f000 fea2 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001078:	2340      	movs	r3, #64	@ 0x40
 800107a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107c:	2302      	movs	r3, #2
 800107e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001084:	2300      	movs	r3, #0
 8001086:	e00d      	b.n	80010a4 <MX_GPIO_Init+0x2f8>
 8001088:	40021000 	.word	0x40021000
 800108c:	48001000 	.word	0x48001000
 8001090:	48001400 	.word	0x48001400
 8001094:	48000800 	.word	0x48000800
 8001098:	48000400 	.word	0x48000400
 800109c:	48000c00 	.word	0x48000c00
 80010a0:	48001800 	.word	0x48001800
 80010a4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80010a6:	230d      	movs	r3, #13
 80010a8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ae:	4619      	mov	r1, r3
 80010b0:	4854      	ldr	r0, [pc, #336]	@ (8001204 <MX_GPIO_Init+0x458>)
 80010b2:	f000 fe83 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80010b6:	2380      	movs	r3, #128	@ 0x80
 80010b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ba:	2302      	movs	r3, #2
 80010bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c2:	2300      	movs	r3, #0
 80010c4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80010c6:	2302      	movs	r3, #2
 80010c8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ce:	4619      	mov	r1, r3
 80010d0:	484c      	ldr	r0, [pc, #304]	@ (8001204 <MX_GPIO_Init+0x458>)
 80010d2:	f000 fe73 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80010d6:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80010da:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010dc:	2302      	movs	r3, #2
 80010de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e4:	2303      	movs	r3, #3
 80010e6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80010e8:	230c      	movs	r3, #12
 80010ea:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010f0:	4619      	mov	r1, r3
 80010f2:	4844      	ldr	r0, [pc, #272]	@ (8001204 <MX_GPIO_Init+0x458>)
 80010f4:	f000 fe62 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80010f8:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80010fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fe:	2302      	movs	r3, #2
 8001100:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001106:	2303      	movs	r3, #3
 8001108:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800110a:	230a      	movs	r3, #10
 800110c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001112:	4619      	mov	r1, r3
 8001114:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001118:	f000 fe50 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800111c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001120:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001122:	2300      	movs	r3, #0
 8001124:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800112e:	4619      	mov	r1, r3
 8001130:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001134:	f000 fe42 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001138:	2301      	movs	r3, #1
 800113a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113c:	2302      	movs	r3, #2
 800113e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001144:	2303      	movs	r3, #3
 8001146:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001148:	2309      	movs	r3, #9
 800114a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800114c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001150:	4619      	mov	r1, r3
 8001152:	482d      	ldr	r0, [pc, #180]	@ (8001208 <MX_GPIO_Init+0x45c>)
 8001154:	f000 fe32 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001158:	2304      	movs	r3, #4
 800115a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115c:	2302      	movs	r3, #2
 800115e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001164:	2303      	movs	r3, #3
 8001166:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001168:	230c      	movs	r3, #12
 800116a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800116c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001170:	4619      	mov	r1, r3
 8001172:	4825      	ldr	r0, [pc, #148]	@ (8001208 <MX_GPIO_Init+0x45c>)
 8001174:	f000 fe22 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001178:	2378      	movs	r3, #120	@ 0x78
 800117a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117c:	2302      	movs	r3, #2
 800117e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001184:	2303      	movs	r3, #3
 8001186:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001188:	2307      	movs	r3, #7
 800118a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800118c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001190:	4619      	mov	r1, r3
 8001192:	481d      	ldr	r0, [pc, #116]	@ (8001208 <MX_GPIO_Init+0x45c>)
 8001194:	f000 fe12 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001198:	2338      	movs	r3, #56	@ 0x38
 800119a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119c:	2302      	movs	r3, #2
 800119e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a4:	2303      	movs	r3, #3
 80011a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011a8:	2306      	movs	r3, #6
 80011aa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b0:	4619      	mov	r1, r3
 80011b2:	4816      	ldr	r0, [pc, #88]	@ (800120c <MX_GPIO_Init+0x460>)
 80011b4:	f000 fe02 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011b8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011be:	2312      	movs	r3, #18
 80011c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c6:	2303      	movs	r3, #3
 80011c8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011ca:	2304      	movs	r3, #4
 80011cc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d2:	4619      	mov	r1, r3
 80011d4:	480d      	ldr	r0, [pc, #52]	@ (800120c <MX_GPIO_Init+0x460>)
 80011d6:	f000 fdf1 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011da:	2301      	movs	r3, #1
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011de:	2302      	movs	r3, #2
 80011e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e6:	2300      	movs	r3, #0
 80011e8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80011ea:	2302      	movs	r3, #2
 80011ec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011f2:	4619      	mov	r1, r3
 80011f4:	4806      	ldr	r0, [pc, #24]	@ (8001210 <MX_GPIO_Init+0x464>)
 80011f6:	f000 fde1 	bl	8001dbc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011fa:	bf00      	nop
 80011fc:	3738      	adds	r7, #56	@ 0x38
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	48000800 	.word	0x48000800
 8001208:	48000c00 	.word	0x48000c00
 800120c:	48000400 	.word	0x48000400
 8001210:	48001000 	.word	0x48001000

08001214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
}
 800121a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <Error_Handler+0x8>

08001220 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <HAL_MspInit+0x44>)
 8001228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122a:	4a0e      	ldr	r2, [pc, #56]	@ (8001264 <HAL_MspInit+0x44>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	6613      	str	r3, [r2, #96]	@ 0x60
 8001232:	4b0c      	ldr	r3, [pc, #48]	@ (8001264 <HAL_MspInit+0x44>)
 8001234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123e:	4b09      	ldr	r3, [pc, #36]	@ (8001264 <HAL_MspInit+0x44>)
 8001240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001242:	4a08      	ldr	r2, [pc, #32]	@ (8001264 <HAL_MspInit+0x44>)
 8001244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001248:	6593      	str	r3, [r2, #88]	@ 0x58
 800124a:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <HAL_MspInit+0x44>)
 800124c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800124e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40021000 	.word	0x40021000

08001268 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08a      	sub	sp, #40	@ 0x28
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001288:	d15b      	bne.n	8001342 <HAL_TIM_Base_MspInit+0xda>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800128a:	4b30      	ldr	r3, [pc, #192]	@ (800134c <HAL_TIM_Base_MspInit+0xe4>)
 800128c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800128e:	4a2f      	ldr	r2, [pc, #188]	@ (800134c <HAL_TIM_Base_MspInit+0xe4>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	6593      	str	r3, [r2, #88]	@ 0x58
 8001296:	4b2d      	ldr	r3, [pc, #180]	@ (800134c <HAL_TIM_Base_MspInit+0xe4>)
 8001298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	613b      	str	r3, [r7, #16]
 80012a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a2:	4b2a      	ldr	r3, [pc, #168]	@ (800134c <HAL_TIM_Base_MspInit+0xe4>)
 80012a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a6:	4a29      	ldr	r2, [pc, #164]	@ (800134c <HAL_TIM_Base_MspInit+0xe4>)
 80012a8:	f043 0302 	orr.w	r3, r3, #2
 80012ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ae:	4b27      	ldr	r3, [pc, #156]	@ (800134c <HAL_TIM_Base_MspInit+0xe4>)
 80012b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b2:	f003 0302 	and.w	r3, r3, #2
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	2302      	movs	r3, #2
 80012c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80012cc:	2301      	movs	r3, #1
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	4619      	mov	r1, r3
 80012d6:	481e      	ldr	r0, [pc, #120]	@ (8001350 <HAL_TIM_Base_MspInit+0xe8>)
 80012d8:	f000 fd70 	bl	8001dbc <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel1;
 80012dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 80012de:	4a1e      	ldr	r2, [pc, #120]	@ (8001358 <HAL_TIM_Base_MspInit+0xf0>)
 80012e0:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 80012e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 80012e4:	2238      	movs	r2, #56	@ 0x38
 80012e6:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 80012ea:	2210      	movs	r2, #16
 80012ec:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012ee:	4b19      	ldr	r3, [pc, #100]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80012f4:	4b17      	ldr	r3, [pc, #92]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 80012f6:	2280      	movs	r2, #128	@ 0x80
 80012f8:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80012fa:	4b16      	ldr	r3, [pc, #88]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 80012fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001300:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001302:	4b14      	ldr	r3, [pc, #80]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 8001304:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001308:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 800130a:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 800130c:	2200      	movs	r2, #0
 800130e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001310:	4b10      	ldr	r3, [pc, #64]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 8001312:	2200      	movs	r2, #0
 8001314:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001316:	480f      	ldr	r0, [pc, #60]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 8001318:	f000 fa7e 	bl	8001818 <HAL_DMA_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <HAL_TIM_Base_MspInit+0xbe>
    {
      Error_Handler();
 8001322:	f7ff ff77 	bl	8001214 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a0a      	ldr	r2, [pc, #40]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 800132a:	625a      	str	r2, [r3, #36]	@ 0x24
 800132c:	4a09      	ldr	r2, [pc, #36]	@ (8001354 <HAL_TIM_Base_MspInit+0xec>)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001332:	2200      	movs	r2, #0
 8001334:	2100      	movs	r1, #0
 8001336:	201c      	movs	r0, #28
 8001338:	f000 fa37 	bl	80017aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800133c:	201c      	movs	r0, #28
 800133e:	f000 fa50 	bl	80017e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001342:	bf00      	nop
 8001344:	3728      	adds	r7, #40	@ 0x28
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	40021000 	.word	0x40021000
 8001350:	48000400 	.word	0x48000400
 8001354:	20040074 	.word	0x20040074
 8001358:	40020008 	.word	0x40020008

0800135c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b088      	sub	sp, #32
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001364:	f107 030c 	add.w	r3, r7, #12
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800137c:	d11c      	bne.n	80013b8 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800137e:	4b10      	ldr	r3, [pc, #64]	@ (80013c0 <HAL_TIM_MspPostInit+0x64>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001382:	4a0f      	ldr	r2, [pc, #60]	@ (80013c0 <HAL_TIM_MspPostInit+0x64>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138a:	4b0d      	ldr	r3, [pc, #52]	@ (80013c0 <HAL_TIM_MspPostInit+0x64>)
 800138c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	60bb      	str	r3, [r7, #8]
 8001394:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001396:	2301      	movs	r3, #1
 8001398:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139a:	2302      	movs	r3, #2
 800139c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013a6:	2301      	movs	r3, #1
 80013a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013aa:	f107 030c 	add.w	r3, r7, #12
 80013ae:	4619      	mov	r1, r3
 80013b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013b4:	f000 fd02 	bl	8001dbc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80013b8:	bf00      	nop
 80013ba:	3720      	adds	r7, #32
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40021000 	.word	0x40021000

080013c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <NMI_Handler+0x4>

080013cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013d0:	bf00      	nop
 80013d2:	e7fd      	b.n	80013d0 <HardFault_Handler+0x4>

080013d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013d8:	bf00      	nop
 80013da:	e7fd      	b.n	80013d8 <MemManage_Handler+0x4>

080013dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013e0:	bf00      	nop
 80013e2:	e7fd      	b.n	80013e0 <BusFault_Handler+0x4>

080013e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013e8:	bf00      	nop
 80013ea:	e7fd      	b.n	80013e8 <UsageFault_Handler+0x4>

080013ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013fa:	b480      	push	{r7}
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013fe:	bf00      	nop
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr

08001408 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800141a:	f000 f8a7 	bl	800156c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
	...

08001424 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001428:	4802      	ldr	r0, [pc, #8]	@ (8001434 <DMA1_Channel1_IRQHandler+0x10>)
 800142a:	f000 fb77 	bl	8001b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20040074 	.word	0x20040074

08001438 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800143c:	4802      	ldr	r0, [pc, #8]	@ (8001448 <TIM2_IRQHandler+0x10>)
 800143e:	f002 fa29 	bl	8003894 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20040028 	.word	0x20040028

0800144c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <SystemInit+0x20>)
 8001452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001456:	4a05      	ldr	r2, [pc, #20]	@ (800146c <SystemInit+0x20>)
 8001458:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800145c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	e000ed00 	.word	0xe000ed00

08001470 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001470:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001474:	f7ff ffea 	bl	800144c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001478:	480c      	ldr	r0, [pc, #48]	@ (80014ac <LoopForever+0x6>)
  ldr r1, =_edata
 800147a:	490d      	ldr	r1, [pc, #52]	@ (80014b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800147c:	4a0d      	ldr	r2, [pc, #52]	@ (80014b4 <LoopForever+0xe>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001480:	e002      	b.n	8001488 <LoopCopyDataInit>

08001482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001486:	3304      	adds	r3, #4

08001488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800148a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800148c:	d3f9      	bcc.n	8001482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800148e:	4a0a      	ldr	r2, [pc, #40]	@ (80014b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001490:	4c0a      	ldr	r4, [pc, #40]	@ (80014bc <LoopForever+0x16>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001494:	e001      	b.n	800149a <LoopFillZerobss>

08001496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001498:	3204      	adds	r2, #4

0800149a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800149a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800149c:	d3fb      	bcc.n	8001496 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800149e:	f003 fad5 	bl	8004a4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014a2:	f7fe ff95 	bl	80003d0 <main>

080014a6 <LoopForever>:

LoopForever:
    b LoopForever
 80014a6:	e7fe      	b.n	80014a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80014a8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80014ac:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80014b0:	2004000c 	.word	0x2004000c
  ldr r2, =_sidata
 80014b4:	08004af4 	.word	0x08004af4
  ldr r2, =_sbss
 80014b8:	2004000c 	.word	0x2004000c
  ldr r4, =_ebss
 80014bc:	200464c8 	.word	0x200464c8

080014c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014c0:	e7fe      	b.n	80014c0 <ADC1_IRQHandler>

080014c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b082      	sub	sp, #8
 80014c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80014c8:	2300      	movs	r3, #0
 80014ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014cc:	2003      	movs	r0, #3
 80014ce:	f000 f961 	bl	8001794 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014d2:	2000      	movs	r0, #0
 80014d4:	f000 f80e 	bl	80014f4 <HAL_InitTick>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d002      	beq.n	80014e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	71fb      	strb	r3, [r7, #7]
 80014e2:	e001      	b.n	80014e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80014e4:	f7ff fe9c 	bl	8001220 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014e8:	79fb      	ldrb	r3, [r7, #7]
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
	...

080014f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80014fc:	2300      	movs	r3, #0
 80014fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001500:	4b17      	ldr	r3, [pc, #92]	@ (8001560 <HAL_InitTick+0x6c>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d023      	beq.n	8001550 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001508:	4b16      	ldr	r3, [pc, #88]	@ (8001564 <HAL_InitTick+0x70>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4b14      	ldr	r3, [pc, #80]	@ (8001560 <HAL_InitTick+0x6c>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	4619      	mov	r1, r3
 8001512:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001516:	fbb3 f3f1 	udiv	r3, r3, r1
 800151a:	fbb2 f3f3 	udiv	r3, r2, r3
 800151e:	4618      	mov	r0, r3
 8001520:	f000 f96d 	bl	80017fe <HAL_SYSTICK_Config>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d10f      	bne.n	800154a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b0f      	cmp	r3, #15
 800152e:	d809      	bhi.n	8001544 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001530:	2200      	movs	r2, #0
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	f04f 30ff 	mov.w	r0, #4294967295
 8001538:	f000 f937 	bl	80017aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800153c:	4a0a      	ldr	r2, [pc, #40]	@ (8001568 <HAL_InitTick+0x74>)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6013      	str	r3, [r2, #0]
 8001542:	e007      	b.n	8001554 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	73fb      	strb	r3, [r7, #15]
 8001548:	e004      	b.n	8001554 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	73fb      	strb	r3, [r7, #15]
 800154e:	e001      	b.n	8001554 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001554:	7bfb      	ldrb	r3, [r7, #15]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20040008 	.word	0x20040008
 8001564:	20040000 	.word	0x20040000
 8001568:	20040004 	.word	0x20040004

0800156c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001570:	4b06      	ldr	r3, [pc, #24]	@ (800158c <HAL_IncTick+0x20>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	461a      	mov	r2, r3
 8001576:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <HAL_IncTick+0x24>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4413      	add	r3, r2
 800157c:	4a04      	ldr	r2, [pc, #16]	@ (8001590 <HAL_IncTick+0x24>)
 800157e:	6013      	str	r3, [r2, #0]
}
 8001580:	bf00      	nop
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	20040008 	.word	0x20040008
 8001590:	200464c4 	.word	0x200464c4

08001594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return uwTick;
 8001598:	4b03      	ldr	r3, [pc, #12]	@ (80015a8 <HAL_GetTick+0x14>)
 800159a:	681b      	ldr	r3, [r3, #0]
}
 800159c:	4618      	mov	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	200464c4 	.word	0x200464c4

080015ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015b4:	f7ff ffee 	bl	8001594 <HAL_GetTick>
 80015b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015c4:	d005      	beq.n	80015d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80015c6:	4b0a      	ldr	r3, [pc, #40]	@ (80015f0 <HAL_Delay+0x44>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	461a      	mov	r2, r3
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	4413      	add	r3, r2
 80015d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015d2:	bf00      	nop
 80015d4:	f7ff ffde 	bl	8001594 <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d8f7      	bhi.n	80015d4 <HAL_Delay+0x28>
  {
  }
}
 80015e4:	bf00      	nop
 80015e6:	bf00      	nop
 80015e8:	3710      	adds	r7, #16
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20040008 	.word	0x20040008

080015f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	f003 0307 	and.w	r3, r3, #7
 8001602:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001604:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <__NVIC_SetPriorityGrouping+0x44>)
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800160a:	68ba      	ldr	r2, [r7, #8]
 800160c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001610:	4013      	ands	r3, r2
 8001612:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800161c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001620:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001624:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001626:	4a04      	ldr	r2, [pc, #16]	@ (8001638 <__NVIC_SetPriorityGrouping+0x44>)
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	60d3      	str	r3, [r2, #12]
}
 800162c:	bf00      	nop
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	e000ed00 	.word	0xe000ed00

0800163c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001640:	4b04      	ldr	r3, [pc, #16]	@ (8001654 <__NVIC_GetPriorityGrouping+0x18>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	0a1b      	lsrs	r3, r3, #8
 8001646:	f003 0307 	and.w	r3, r3, #7
}
 800164a:	4618      	mov	r0, r3
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	e000ed00 	.word	0xe000ed00

08001658 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001666:	2b00      	cmp	r3, #0
 8001668:	db0b      	blt.n	8001682 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	f003 021f 	and.w	r2, r3, #31
 8001670:	4907      	ldr	r1, [pc, #28]	@ (8001690 <__NVIC_EnableIRQ+0x38>)
 8001672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001676:	095b      	lsrs	r3, r3, #5
 8001678:	2001      	movs	r0, #1
 800167a:	fa00 f202 	lsl.w	r2, r0, r2
 800167e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	e000e100 	.word	0xe000e100

08001694 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	6039      	str	r1, [r7, #0]
 800169e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	db0a      	blt.n	80016be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	490c      	ldr	r1, [pc, #48]	@ (80016e0 <__NVIC_SetPriority+0x4c>)
 80016ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b2:	0112      	lsls	r2, r2, #4
 80016b4:	b2d2      	uxtb	r2, r2
 80016b6:	440b      	add	r3, r1
 80016b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016bc:	e00a      	b.n	80016d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	4908      	ldr	r1, [pc, #32]	@ (80016e4 <__NVIC_SetPriority+0x50>)
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	f003 030f 	and.w	r3, r3, #15
 80016ca:	3b04      	subs	r3, #4
 80016cc:	0112      	lsls	r2, r2, #4
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	440b      	add	r3, r1
 80016d2:	761a      	strb	r2, [r3, #24]
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	e000e100 	.word	0xe000e100
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b089      	sub	sp, #36	@ 0x24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	f1c3 0307 	rsb	r3, r3, #7
 8001702:	2b04      	cmp	r3, #4
 8001704:	bf28      	it	cs
 8001706:	2304      	movcs	r3, #4
 8001708:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	3304      	adds	r3, #4
 800170e:	2b06      	cmp	r3, #6
 8001710:	d902      	bls.n	8001718 <NVIC_EncodePriority+0x30>
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3b03      	subs	r3, #3
 8001716:	e000      	b.n	800171a <NVIC_EncodePriority+0x32>
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800171c:	f04f 32ff 	mov.w	r2, #4294967295
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	43da      	mvns	r2, r3
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	401a      	ands	r2, r3
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001730:	f04f 31ff 	mov.w	r1, #4294967295
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	fa01 f303 	lsl.w	r3, r1, r3
 800173a:	43d9      	mvns	r1, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001740:	4313      	orrs	r3, r2
         );
}
 8001742:	4618      	mov	r0, r3
 8001744:	3724      	adds	r7, #36	@ 0x24
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
	...

08001750 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	3b01      	subs	r3, #1
 800175c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001760:	d301      	bcc.n	8001766 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001762:	2301      	movs	r3, #1
 8001764:	e00f      	b.n	8001786 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001766:	4a0a      	ldr	r2, [pc, #40]	@ (8001790 <SysTick_Config+0x40>)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	3b01      	subs	r3, #1
 800176c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800176e:	210f      	movs	r1, #15
 8001770:	f04f 30ff 	mov.w	r0, #4294967295
 8001774:	f7ff ff8e 	bl	8001694 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001778:	4b05      	ldr	r3, [pc, #20]	@ (8001790 <SysTick_Config+0x40>)
 800177a:	2200      	movs	r2, #0
 800177c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800177e:	4b04      	ldr	r3, [pc, #16]	@ (8001790 <SysTick_Config+0x40>)
 8001780:	2207      	movs	r2, #7
 8001782:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	e000e010 	.word	0xe000e010

08001794 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f7ff ff29 	bl	80015f4 <__NVIC_SetPriorityGrouping>
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b086      	sub	sp, #24
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	4603      	mov	r3, r0
 80017b2:	60b9      	str	r1, [r7, #8]
 80017b4:	607a      	str	r2, [r7, #4]
 80017b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80017b8:	2300      	movs	r3, #0
 80017ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017bc:	f7ff ff3e 	bl	800163c <__NVIC_GetPriorityGrouping>
 80017c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	68b9      	ldr	r1, [r7, #8]
 80017c6:	6978      	ldr	r0, [r7, #20]
 80017c8:	f7ff ff8e 	bl	80016e8 <NVIC_EncodePriority>
 80017cc:	4602      	mov	r2, r0
 80017ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017d2:	4611      	mov	r1, r2
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff ff5d 	bl	8001694 <__NVIC_SetPriority>
}
 80017da:	bf00      	nop
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b082      	sub	sp, #8
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	4603      	mov	r3, r0
 80017ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff ff31 	bl	8001658 <__NVIC_EnableIRQ>
}
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017fe:	b580      	push	{r7, lr}
 8001800:	b082      	sub	sp, #8
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7ff ffa2 	bl	8001750 <SysTick_Config>
 800180c:	4603      	mov	r3, r0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
	...

08001818 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d101      	bne.n	800182a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e08d      	b.n	8001946 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	461a      	mov	r2, r3
 8001830:	4b47      	ldr	r3, [pc, #284]	@ (8001950 <HAL_DMA_Init+0x138>)
 8001832:	429a      	cmp	r2, r3
 8001834:	d80f      	bhi.n	8001856 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	461a      	mov	r2, r3
 800183c:	4b45      	ldr	r3, [pc, #276]	@ (8001954 <HAL_DMA_Init+0x13c>)
 800183e:	4413      	add	r3, r2
 8001840:	4a45      	ldr	r2, [pc, #276]	@ (8001958 <HAL_DMA_Init+0x140>)
 8001842:	fba2 2303 	umull	r2, r3, r2, r3
 8001846:	091b      	lsrs	r3, r3, #4
 8001848:	009a      	lsls	r2, r3, #2
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a42      	ldr	r2, [pc, #264]	@ (800195c <HAL_DMA_Init+0x144>)
 8001852:	641a      	str	r2, [r3, #64]	@ 0x40
 8001854:	e00e      	b.n	8001874 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	461a      	mov	r2, r3
 800185c:	4b40      	ldr	r3, [pc, #256]	@ (8001960 <HAL_DMA_Init+0x148>)
 800185e:	4413      	add	r3, r2
 8001860:	4a3d      	ldr	r2, [pc, #244]	@ (8001958 <HAL_DMA_Init+0x140>)
 8001862:	fba2 2303 	umull	r2, r3, r2, r3
 8001866:	091b      	lsrs	r3, r3, #4
 8001868:	009a      	lsls	r2, r3, #2
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a3c      	ldr	r2, [pc, #240]	@ (8001964 <HAL_DMA_Init+0x14c>)
 8001872:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2202      	movs	r2, #2
 8001878:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800188a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800188e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001898:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	691b      	ldr	r3, [r3, #16]
 800189e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a1b      	ldr	r3, [r3, #32]
 80018b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80018b8:	68fa      	ldr	r2, [r7, #12]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f000 fa16 	bl	8001cf8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80018d4:	d102      	bne.n	80018dc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	685a      	ldr	r2, [r3, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018e4:	b2d2      	uxtb	r2, r2
 80018e6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80018f0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d010      	beq.n	800191c <HAL_DMA_Init+0x104>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b04      	cmp	r3, #4
 8001900:	d80c      	bhi.n	800191c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f000 fa36 	bl	8001d74 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	e008      	b.n	800192e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2201      	movs	r2, #1
 8001938:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40020407 	.word	0x40020407
 8001954:	bffdfff8 	.word	0xbffdfff8
 8001958:	cccccccd 	.word	0xcccccccd
 800195c:	40020000 	.word	0x40020000
 8001960:	bffdfbf8 	.word	0xbffdfbf8
 8001964:	40020400 	.word	0x40020400

08001968 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
 8001974:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001976:	2300      	movs	r3, #0
 8001978:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001980:	2b01      	cmp	r3, #1
 8001982:	d101      	bne.n	8001988 <HAL_DMA_Start_IT+0x20>
 8001984:	2302      	movs	r3, #2
 8001986:	e066      	b.n	8001a56 <HAL_DMA_Start_IT+0xee>
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001996:	b2db      	uxtb	r3, r3
 8001998:	2b01      	cmp	r3, #1
 800199a:	d155      	bne.n	8001a48 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2202      	movs	r2, #2
 80019a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2200      	movs	r2, #0
 80019a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f022 0201 	bic.w	r2, r2, #1
 80019b8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	68b9      	ldr	r1, [r7, #8]
 80019c0:	68f8      	ldr	r0, [r7, #12]
 80019c2:	f000 f95a 	bl	8001c7a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d008      	beq.n	80019e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f042 020e 	orr.w	r2, r2, #14
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	e00f      	b.n	8001a00 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f022 0204 	bic.w	r2, r2, #4
 80019ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f042 020a 	orr.w	r2, r2, #10
 80019fe:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d007      	beq.n	8001a1e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a1c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d007      	beq.n	8001a36 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a34:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f042 0201 	orr.w	r2, r2, #1
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	e005      	b.n	8001a54 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a50:	2302      	movs	r3, #2
 8001a52:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001a54:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b084      	sub	sp, #16
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a66:	2300      	movs	r3, #0
 8001a68:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d005      	beq.n	8001a82 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2204      	movs	r2, #4
 8001a7a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	73fb      	strb	r3, [r7, #15]
 8001a80:	e047      	b.n	8001b12 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f022 020e 	bic.w	r2, r2, #14
 8001a90:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f022 0201 	bic.w	r2, r2, #1
 8001aa0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ab0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab6:	f003 021c 	and.w	r2, r3, #28
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001abe:	2101      	movs	r1, #1
 8001ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ace:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d00c      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ae2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ae6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001af0:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2201      	movs	r2, #1
 8001af6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d003      	beq.n	8001b12 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	4798      	blx	r3
    }
  }
  return status;
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3710      	adds	r7, #16
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b38:	f003 031c 	and.w	r3, r3, #28
 8001b3c:	2204      	movs	r2, #4
 8001b3e:	409a      	lsls	r2, r3
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	4013      	ands	r3, r2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d026      	beq.n	8001b96 <HAL_DMA_IRQHandler+0x7a>
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	f003 0304 	and.w	r3, r3, #4
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d021      	beq.n	8001b96 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0320 	and.w	r3, r3, #32
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d107      	bne.n	8001b70 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f022 0204 	bic.w	r2, r2, #4
 8001b6e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b74:	f003 021c 	and.w	r2, r3, #28
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7c:	2104      	movs	r1, #4
 8001b7e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b82:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d071      	beq.n	8001c70 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001b94:	e06c      	b.n	8001c70 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9a:	f003 031c 	and.w	r3, r3, #28
 8001b9e:	2202      	movs	r2, #2
 8001ba0:	409a      	lsls	r2, r3
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d02e      	beq.n	8001c08 <HAL_DMA_IRQHandler+0xec>
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d029      	beq.n	8001c08 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0320 	and.w	r3, r3, #32
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d10b      	bne.n	8001bda <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f022 020a 	bic.w	r2, r2, #10
 8001bd0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bde:	f003 021c 	and.w	r2, r3, #28
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be6:	2102      	movs	r1, #2
 8001be8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bec:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d038      	beq.n	8001c70 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001c06:	e033      	b.n	8001c70 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0c:	f003 031c 	and.w	r3, r3, #28
 8001c10:	2208      	movs	r2, #8
 8001c12:	409a      	lsls	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4013      	ands	r3, r2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d02a      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x156>
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	f003 0308 	and.w	r3, r3, #8
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d025      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f022 020e 	bic.w	r2, r2, #14
 8001c34:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3a:	f003 021c 	and.w	r2, r3, #28
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c42:	2101      	movs	r1, #1
 8001c44:	fa01 f202 	lsl.w	r2, r1, r2
 8001c48:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d004      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001c70:	bf00      	nop
 8001c72:	bf00      	nop
}
 8001c74:	3710      	adds	r7, #16
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b085      	sub	sp, #20
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	60f8      	str	r0, [r7, #12]
 8001c82:	60b9      	str	r1, [r7, #8]
 8001c84:	607a      	str	r2, [r7, #4]
 8001c86:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c90:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d004      	beq.n	8001ca4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ca2:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca8:	f003 021c 	and.w	r2, r3, #28
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8001cb6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	683a      	ldr	r2, [r7, #0]
 8001cbe:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	2b10      	cmp	r3, #16
 8001cc6:	d108      	bne.n	8001cda <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	68ba      	ldr	r2, [r7, #8]
 8001cd6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001cd8:	e007      	b.n	8001cea <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68ba      	ldr	r2, [r7, #8]
 8001ce0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	60da      	str	r2, [r3, #12]
}
 8001cea:	bf00      	nop
 8001cec:	3714      	adds	r7, #20
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
	...

08001cf8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	461a      	mov	r2, r3
 8001d06:	4b17      	ldr	r3, [pc, #92]	@ (8001d64 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d80a      	bhi.n	8001d22 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d10:	089b      	lsrs	r3, r3, #2
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001d18:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d20:	e007      	b.n	8001d32 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d26:	089b      	lsrs	r3, r3, #2
 8001d28:	009a      	lsls	r2, r3, #2
 8001d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d68 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001d2c:	4413      	add	r3, r2
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	3b08      	subs	r3, #8
 8001d3a:	4a0c      	ldr	r2, [pc, #48]	@ (8001d6c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d40:	091b      	lsrs	r3, r3, #4
 8001d42:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a0a      	ldr	r2, [pc, #40]	@ (8001d70 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001d48:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	f003 031f 	and.w	r3, r3, #31
 8001d50:	2201      	movs	r2, #1
 8001d52:	409a      	lsls	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001d58:	bf00      	nop
 8001d5a:	3714      	adds	r7, #20
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	40020407 	.word	0x40020407
 8001d68:	4002081c 	.word	0x4002081c
 8001d6c:	cccccccd 	.word	0xcccccccd
 8001d70:	40020880 	.word	0x40020880

08001d74 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001d84:	68fa      	ldr	r2, [r7, #12]
 8001d86:	4b0b      	ldr	r3, [pc, #44]	@ (8001db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001d88:	4413      	add	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a08      	ldr	r2, [pc, #32]	@ (8001db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001d96:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	f003 0303 	and.w	r3, r3, #3
 8001da0:	2201      	movs	r2, #1
 8001da2:	409a      	lsls	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001da8:	bf00      	nop
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	1000823f 	.word	0x1000823f
 8001db8:	40020940 	.word	0x40020940

08001dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b087      	sub	sp, #28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dca:	e166      	b.n	800209a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd8:	4013      	ands	r3, r2
 8001dda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f000 8158 	beq.w	8002094 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d005      	beq.n	8001dfc <HAL_GPIO_Init+0x40>
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f003 0303 	and.w	r3, r3, #3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d130      	bne.n	8001e5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	2203      	movs	r2, #3
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	4013      	ands	r3, r2
 8001e12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	68da      	ldr	r2, [r3, #12]
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e32:	2201      	movs	r2, #1
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	43db      	mvns	r3, r3
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	091b      	lsrs	r3, r3, #4
 8001e48:	f003 0201 	and.w	r2, r3, #1
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f003 0303 	and.w	r3, r3, #3
 8001e66:	2b03      	cmp	r3, #3
 8001e68:	d017      	beq.n	8001e9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	2203      	movs	r2, #3
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	689a      	ldr	r2, [r3, #8]
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f003 0303 	and.w	r3, r3, #3
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d123      	bne.n	8001eee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	08da      	lsrs	r2, r3, #3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3208      	adds	r2, #8
 8001eae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	220f      	movs	r2, #15
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	691a      	ldr	r2, [r3, #16]
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	f003 0307 	and.w	r3, r3, #7
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	08da      	lsrs	r2, r3, #3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	3208      	adds	r2, #8
 8001ee8:	6939      	ldr	r1, [r7, #16]
 8001eea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	2203      	movs	r2, #3
 8001efa:	fa02 f303 	lsl.w	r3, r2, r3
 8001efe:	43db      	mvns	r3, r3
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	4013      	ands	r3, r2
 8001f04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f003 0203 	and.w	r2, r3, #3
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 80b2 	beq.w	8002094 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f30:	4b61      	ldr	r3, [pc, #388]	@ (80020b8 <HAL_GPIO_Init+0x2fc>)
 8001f32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f34:	4a60      	ldr	r2, [pc, #384]	@ (80020b8 <HAL_GPIO_Init+0x2fc>)
 8001f36:	f043 0301 	orr.w	r3, r3, #1
 8001f3a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f3c:	4b5e      	ldr	r3, [pc, #376]	@ (80020b8 <HAL_GPIO_Init+0x2fc>)
 8001f3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f40:	f003 0301 	and.w	r3, r3, #1
 8001f44:	60bb      	str	r3, [r7, #8]
 8001f46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f48:	4a5c      	ldr	r2, [pc, #368]	@ (80020bc <HAL_GPIO_Init+0x300>)
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	089b      	lsrs	r3, r3, #2
 8001f4e:	3302      	adds	r3, #2
 8001f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	f003 0303 	and.w	r3, r3, #3
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	220f      	movs	r2, #15
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	43db      	mvns	r3, r3
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f72:	d02b      	beq.n	8001fcc <HAL_GPIO_Init+0x210>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4a52      	ldr	r2, [pc, #328]	@ (80020c0 <HAL_GPIO_Init+0x304>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d025      	beq.n	8001fc8 <HAL_GPIO_Init+0x20c>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	4a51      	ldr	r2, [pc, #324]	@ (80020c4 <HAL_GPIO_Init+0x308>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d01f      	beq.n	8001fc4 <HAL_GPIO_Init+0x208>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4a50      	ldr	r2, [pc, #320]	@ (80020c8 <HAL_GPIO_Init+0x30c>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d019      	beq.n	8001fc0 <HAL_GPIO_Init+0x204>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4a4f      	ldr	r2, [pc, #316]	@ (80020cc <HAL_GPIO_Init+0x310>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d013      	beq.n	8001fbc <HAL_GPIO_Init+0x200>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4a4e      	ldr	r2, [pc, #312]	@ (80020d0 <HAL_GPIO_Init+0x314>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d00d      	beq.n	8001fb8 <HAL_GPIO_Init+0x1fc>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a4d      	ldr	r2, [pc, #308]	@ (80020d4 <HAL_GPIO_Init+0x318>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d007      	beq.n	8001fb4 <HAL_GPIO_Init+0x1f8>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a4c      	ldr	r2, [pc, #304]	@ (80020d8 <HAL_GPIO_Init+0x31c>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d101      	bne.n	8001fb0 <HAL_GPIO_Init+0x1f4>
 8001fac:	2307      	movs	r3, #7
 8001fae:	e00e      	b.n	8001fce <HAL_GPIO_Init+0x212>
 8001fb0:	2308      	movs	r3, #8
 8001fb2:	e00c      	b.n	8001fce <HAL_GPIO_Init+0x212>
 8001fb4:	2306      	movs	r3, #6
 8001fb6:	e00a      	b.n	8001fce <HAL_GPIO_Init+0x212>
 8001fb8:	2305      	movs	r3, #5
 8001fba:	e008      	b.n	8001fce <HAL_GPIO_Init+0x212>
 8001fbc:	2304      	movs	r3, #4
 8001fbe:	e006      	b.n	8001fce <HAL_GPIO_Init+0x212>
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e004      	b.n	8001fce <HAL_GPIO_Init+0x212>
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	e002      	b.n	8001fce <HAL_GPIO_Init+0x212>
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e000      	b.n	8001fce <HAL_GPIO_Init+0x212>
 8001fcc:	2300      	movs	r3, #0
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	f002 0203 	and.w	r2, r2, #3
 8001fd4:	0092      	lsls	r2, r2, #2
 8001fd6:	4093      	lsls	r3, r2
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fde:	4937      	ldr	r1, [pc, #220]	@ (80020bc <HAL_GPIO_Init+0x300>)
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	089b      	lsrs	r3, r3, #2
 8001fe4:	3302      	adds	r3, #2
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001fec:	4b3b      	ldr	r3, [pc, #236]	@ (80020dc <HAL_GPIO_Init+0x320>)
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	4313      	orrs	r3, r2
 800200e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002010:	4a32      	ldr	r2, [pc, #200]	@ (80020dc <HAL_GPIO_Init+0x320>)
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002016:	4b31      	ldr	r3, [pc, #196]	@ (80020dc <HAL_GPIO_Init+0x320>)
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	43db      	mvns	r3, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4013      	ands	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	4313      	orrs	r3, r2
 8002038:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800203a:	4a28      	ldr	r2, [pc, #160]	@ (80020dc <HAL_GPIO_Init+0x320>)
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002040:	4b26      	ldr	r3, [pc, #152]	@ (80020dc <HAL_GPIO_Init+0x320>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	43db      	mvns	r3, r3
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	4013      	ands	r3, r2
 800204e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d003      	beq.n	8002064 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	4313      	orrs	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002064:	4a1d      	ldr	r2, [pc, #116]	@ (80020dc <HAL_GPIO_Init+0x320>)
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800206a:	4b1c      	ldr	r3, [pc, #112]	@ (80020dc <HAL_GPIO_Init+0x320>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	43db      	mvns	r3, r3
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	4013      	ands	r3, r2
 8002078:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4313      	orrs	r3, r2
 800208c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800208e:	4a13      	ldr	r2, [pc, #76]	@ (80020dc <HAL_GPIO_Init+0x320>)
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	3301      	adds	r3, #1
 8002098:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	fa22 f303 	lsr.w	r3, r2, r3
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f47f ae91 	bne.w	8001dcc <HAL_GPIO_Init+0x10>
  }
}
 80020aa:	bf00      	nop
 80020ac:	bf00      	nop
 80020ae:	371c      	adds	r7, #28
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	40021000 	.word	0x40021000
 80020bc:	40010000 	.word	0x40010000
 80020c0:	48000400 	.word	0x48000400
 80020c4:	48000800 	.word	0x48000800
 80020c8:	48000c00 	.word	0x48000c00
 80020cc:	48001000 	.word	0x48001000
 80020d0:	48001400 	.word	0x48001400
 80020d4:	48001800 	.word	0x48001800
 80020d8:	48001c00 	.word	0x48001c00
 80020dc:	40010400 	.word	0x40010400

080020e0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80020e4:	4b0d      	ldr	r3, [pc, #52]	@ (800211c <HAL_PWREx_GetVoltageRange+0x3c>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80020ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020f0:	d102      	bne.n	80020f8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80020f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020f6:	e00b      	b.n	8002110 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80020f8:	4b08      	ldr	r3, [pc, #32]	@ (800211c <HAL_PWREx_GetVoltageRange+0x3c>)
 80020fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002102:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002106:	d102      	bne.n	800210e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002108:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800210c:	e000      	b.n	8002110 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800210e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002110:	4618      	mov	r0, r3
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	40007000 	.word	0x40007000

08002120 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002120:	b480      	push	{r7}
 8002122:	b085      	sub	sp, #20
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d141      	bne.n	80021b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800212e:	4b4b      	ldr	r3, [pc, #300]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800213a:	d131      	bne.n	80021a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800213c:	4b47      	ldr	r3, [pc, #284]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800213e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002142:	4a46      	ldr	r2, [pc, #280]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002144:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002148:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800214c:	4b43      	ldr	r3, [pc, #268]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002154:	4a41      	ldr	r2, [pc, #260]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002156:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800215a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800215c:	4b40      	ldr	r3, [pc, #256]	@ (8002260 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2232      	movs	r2, #50	@ 0x32
 8002162:	fb02 f303 	mul.w	r3, r2, r3
 8002166:	4a3f      	ldr	r2, [pc, #252]	@ (8002264 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002168:	fba2 2303 	umull	r2, r3, r2, r3
 800216c:	0c9b      	lsrs	r3, r3, #18
 800216e:	3301      	adds	r3, #1
 8002170:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002172:	e002      	b.n	800217a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	3b01      	subs	r3, #1
 8002178:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800217a:	4b38      	ldr	r3, [pc, #224]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800217c:	695b      	ldr	r3, [r3, #20]
 800217e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002186:	d102      	bne.n	800218e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d1f2      	bne.n	8002174 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800218e:	4b33      	ldr	r3, [pc, #204]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002196:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800219a:	d158      	bne.n	800224e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e057      	b.n	8002250 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021a0:	4b2e      	ldr	r3, [pc, #184]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021a6:	4a2d      	ldr	r2, [pc, #180]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80021b0:	e04d      	b.n	800224e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021b8:	d141      	bne.n	800223e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80021ba:	4b28      	ldr	r3, [pc, #160]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021c6:	d131      	bne.n	800222c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021c8:	4b24      	ldr	r3, [pc, #144]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021ce:	4a23      	ldr	r2, [pc, #140]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021d8:	4b20      	ldr	r3, [pc, #128]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021e0:	4a1e      	ldr	r2, [pc, #120]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80021e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002260 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2232      	movs	r2, #50	@ 0x32
 80021ee:	fb02 f303 	mul.w	r3, r2, r3
 80021f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002264 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80021f4:	fba2 2303 	umull	r2, r3, r2, r3
 80021f8:	0c9b      	lsrs	r3, r3, #18
 80021fa:	3301      	adds	r3, #1
 80021fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021fe:	e002      	b.n	8002206 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	3b01      	subs	r3, #1
 8002204:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002206:	4b15      	ldr	r3, [pc, #84]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800220e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002212:	d102      	bne.n	800221a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1f2      	bne.n	8002200 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800221a:	4b10      	ldr	r3, [pc, #64]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002226:	d112      	bne.n	800224e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002228:	2303      	movs	r3, #3
 800222a:	e011      	b.n	8002250 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800222c:	4b0b      	ldr	r3, [pc, #44]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800222e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002232:	4a0a      	ldr	r2, [pc, #40]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002238:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800223c:	e007      	b.n	800224e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800223e:	4b07      	ldr	r3, [pc, #28]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002246:	4a05      	ldr	r2, [pc, #20]	@ (800225c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002248:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800224c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3714      	adds	r7, #20
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	40007000 	.word	0x40007000
 8002260:	20040000 	.word	0x20040000
 8002264:	431bde83 	.word	0x431bde83

08002268 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800226c:	4b05      	ldr	r3, [pc, #20]	@ (8002284 <HAL_PWREx_EnableVddIO2+0x1c>)
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	4a04      	ldr	r2, [pc, #16]	@ (8002284 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002272:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002276:	6053      	str	r3, [r2, #4]
}
 8002278:	bf00      	nop
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	40007000 	.word	0x40007000

08002288 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b088      	sub	sp, #32
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d102      	bne.n	800229c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	f000 bc08 	b.w	8002aac <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800229c:	4b96      	ldr	r3, [pc, #600]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f003 030c 	and.w	r3, r3, #12
 80022a4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022a6:	4b94      	ldr	r3, [pc, #592]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0310 	and.w	r3, r3, #16
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f000 80e4 	beq.w	8002486 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d007      	beq.n	80022d4 <HAL_RCC_OscConfig+0x4c>
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	2b0c      	cmp	r3, #12
 80022c8:	f040 808b 	bne.w	80023e2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	f040 8087 	bne.w	80023e2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022d4:	4b88      	ldr	r3, [pc, #544]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d005      	beq.n	80022ec <HAL_RCC_OscConfig+0x64>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e3df      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a1a      	ldr	r2, [r3, #32]
 80022f0:	4b81      	ldr	r3, [pc, #516]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0308 	and.w	r3, r3, #8
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d004      	beq.n	8002306 <HAL_RCC_OscConfig+0x7e>
 80022fc:	4b7e      	ldr	r3, [pc, #504]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002304:	e005      	b.n	8002312 <HAL_RCC_OscConfig+0x8a>
 8002306:	4b7c      	ldr	r3, [pc, #496]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002308:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800230c:	091b      	lsrs	r3, r3, #4
 800230e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002312:	4293      	cmp	r3, r2
 8002314:	d223      	bcs.n	800235e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	4618      	mov	r0, r3
 800231c:	f000 fd94 	bl	8002e48 <RCC_SetFlashLatencyFromMSIRange>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e3c0      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800232a:	4b73      	ldr	r3, [pc, #460]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a72      	ldr	r2, [pc, #456]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002330:	f043 0308 	orr.w	r3, r3, #8
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	4b70      	ldr	r3, [pc, #448]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	496d      	ldr	r1, [pc, #436]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002344:	4313      	orrs	r3, r2
 8002346:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002348:	4b6b      	ldr	r3, [pc, #428]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	69db      	ldr	r3, [r3, #28]
 8002354:	021b      	lsls	r3, r3, #8
 8002356:	4968      	ldr	r1, [pc, #416]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002358:	4313      	orrs	r3, r2
 800235a:	604b      	str	r3, [r1, #4]
 800235c:	e025      	b.n	80023aa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800235e:	4b66      	ldr	r3, [pc, #408]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a65      	ldr	r2, [pc, #404]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002364:	f043 0308 	orr.w	r3, r3, #8
 8002368:	6013      	str	r3, [r2, #0]
 800236a:	4b63      	ldr	r3, [pc, #396]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a1b      	ldr	r3, [r3, #32]
 8002376:	4960      	ldr	r1, [pc, #384]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002378:	4313      	orrs	r3, r2
 800237a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800237c:	4b5e      	ldr	r3, [pc, #376]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	495b      	ldr	r1, [pc, #364]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800238c:	4313      	orrs	r3, r2
 800238e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d109      	bne.n	80023aa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	4618      	mov	r0, r3
 800239c:	f000 fd54 	bl	8002e48 <RCC_SetFlashLatencyFromMSIRange>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e380      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023aa:	f000 fcc1 	bl	8002d30 <HAL_RCC_GetSysClockFreq>
 80023ae:	4602      	mov	r2, r0
 80023b0:	4b51      	ldr	r3, [pc, #324]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	091b      	lsrs	r3, r3, #4
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	4950      	ldr	r1, [pc, #320]	@ (80024fc <HAL_RCC_OscConfig+0x274>)
 80023bc:	5ccb      	ldrb	r3, [r1, r3]
 80023be:	f003 031f 	and.w	r3, r3, #31
 80023c2:	fa22 f303 	lsr.w	r3, r2, r3
 80023c6:	4a4e      	ldr	r2, [pc, #312]	@ (8002500 <HAL_RCC_OscConfig+0x278>)
 80023c8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80023ca:	4b4e      	ldr	r3, [pc, #312]	@ (8002504 <HAL_RCC_OscConfig+0x27c>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff f890 	bl	80014f4 <HAL_InitTick>
 80023d4:	4603      	mov	r3, r0
 80023d6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80023d8:	7bfb      	ldrb	r3, [r7, #15]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d052      	beq.n	8002484 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80023de:	7bfb      	ldrb	r3, [r7, #15]
 80023e0:	e364      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d032      	beq.n	8002450 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023ea:	4b43      	ldr	r3, [pc, #268]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a42      	ldr	r2, [pc, #264]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80023f0:	f043 0301 	orr.w	r3, r3, #1
 80023f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023f6:	f7ff f8cd 	bl	8001594 <HAL_GetTick>
 80023fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023fc:	e008      	b.n	8002410 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023fe:	f7ff f8c9 	bl	8001594 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e34d      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002410:	4b39      	ldr	r3, [pc, #228]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0f0      	beq.n	80023fe <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800241c:	4b36      	ldr	r3, [pc, #216]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a35      	ldr	r2, [pc, #212]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002422:	f043 0308 	orr.w	r3, r3, #8
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	4b33      	ldr	r3, [pc, #204]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a1b      	ldr	r3, [r3, #32]
 8002434:	4930      	ldr	r1, [pc, #192]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002436:	4313      	orrs	r3, r2
 8002438:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800243a:	4b2f      	ldr	r3, [pc, #188]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	021b      	lsls	r3, r3, #8
 8002448:	492b      	ldr	r1, [pc, #172]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800244a:	4313      	orrs	r3, r2
 800244c:	604b      	str	r3, [r1, #4]
 800244e:	e01a      	b.n	8002486 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002450:	4b29      	ldr	r3, [pc, #164]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a28      	ldr	r2, [pc, #160]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002456:	f023 0301 	bic.w	r3, r3, #1
 800245a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800245c:	f7ff f89a 	bl	8001594 <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002464:	f7ff f896 	bl	8001594 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e31a      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002476:	4b20      	ldr	r3, [pc, #128]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1f0      	bne.n	8002464 <HAL_RCC_OscConfig+0x1dc>
 8002482:	e000      	b.n	8002486 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002484:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d073      	beq.n	800257a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	2b08      	cmp	r3, #8
 8002496:	d005      	beq.n	80024a4 <HAL_RCC_OscConfig+0x21c>
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	2b0c      	cmp	r3, #12
 800249c:	d10e      	bne.n	80024bc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	2b03      	cmp	r3, #3
 80024a2:	d10b      	bne.n	80024bc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a4:	4b14      	ldr	r3, [pc, #80]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d063      	beq.n	8002578 <HAL_RCC_OscConfig+0x2f0>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d15f      	bne.n	8002578 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e2f7      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024c4:	d106      	bne.n	80024d4 <HAL_RCC_OscConfig+0x24c>
 80024c6:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a0b      	ldr	r2, [pc, #44]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024d0:	6013      	str	r3, [r2, #0]
 80024d2:	e025      	b.n	8002520 <HAL_RCC_OscConfig+0x298>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024dc:	d114      	bne.n	8002508 <HAL_RCC_OscConfig+0x280>
 80024de:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a05      	ldr	r2, [pc, #20]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024e8:	6013      	str	r3, [r2, #0]
 80024ea:	4b03      	ldr	r3, [pc, #12]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a02      	ldr	r2, [pc, #8]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024f4:	6013      	str	r3, [r2, #0]
 80024f6:	e013      	b.n	8002520 <HAL_RCC_OscConfig+0x298>
 80024f8:	40021000 	.word	0x40021000
 80024fc:	08004aac 	.word	0x08004aac
 8002500:	20040000 	.word	0x20040000
 8002504:	20040004 	.word	0x20040004
 8002508:	4ba0      	ldr	r3, [pc, #640]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a9f      	ldr	r2, [pc, #636]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800250e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002512:	6013      	str	r3, [r2, #0]
 8002514:	4b9d      	ldr	r3, [pc, #628]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a9c      	ldr	r2, [pc, #624]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800251a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800251e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d013      	beq.n	8002550 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002528:	f7ff f834 	bl	8001594 <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002530:	f7ff f830 	bl	8001594 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b64      	cmp	r3, #100	@ 0x64
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e2b4      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002542:	4b92      	ldr	r3, [pc, #584]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0x2a8>
 800254e:	e014      	b.n	800257a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7ff f820 	bl	8001594 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002558:	f7ff f81c 	bl	8001594 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	@ 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e2a0      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800256a:	4b88      	ldr	r3, [pc, #544]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x2d0>
 8002576:	e000      	b.n	800257a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d060      	beq.n	8002648 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	2b04      	cmp	r3, #4
 800258a:	d005      	beq.n	8002598 <HAL_RCC_OscConfig+0x310>
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	2b0c      	cmp	r3, #12
 8002590:	d119      	bne.n	80025c6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	2b02      	cmp	r3, #2
 8002596:	d116      	bne.n	80025c6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002598:	4b7c      	ldr	r3, [pc, #496]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <HAL_RCC_OscConfig+0x328>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d101      	bne.n	80025b0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e27d      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b0:	4b76      	ldr	r3, [pc, #472]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	061b      	lsls	r3, r3, #24
 80025be:	4973      	ldr	r1, [pc, #460]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025c4:	e040      	b.n	8002648 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d023      	beq.n	8002616 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025ce:	4b6f      	ldr	r3, [pc, #444]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a6e      	ldr	r2, [pc, #440]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80025d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025da:	f7fe ffdb 	bl	8001594 <HAL_GetTick>
 80025de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025e0:	e008      	b.n	80025f4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025e2:	f7fe ffd7 	bl	8001594 <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e25b      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025f4:	4b65      	ldr	r3, [pc, #404]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d0f0      	beq.n	80025e2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002600:	4b62      	ldr	r3, [pc, #392]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	691b      	ldr	r3, [r3, #16]
 800260c:	061b      	lsls	r3, r3, #24
 800260e:	495f      	ldr	r1, [pc, #380]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002610:	4313      	orrs	r3, r2
 8002612:	604b      	str	r3, [r1, #4]
 8002614:	e018      	b.n	8002648 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002616:	4b5d      	ldr	r3, [pc, #372]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a5c      	ldr	r2, [pc, #368]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800261c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002622:	f7fe ffb7 	bl	8001594 <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002628:	e008      	b.n	800263c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800262a:	f7fe ffb3 	bl	8001594 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e237      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800263c:	4b53      	ldr	r3, [pc, #332]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002644:	2b00      	cmp	r3, #0
 8002646:	d1f0      	bne.n	800262a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0308 	and.w	r3, r3, #8
 8002650:	2b00      	cmp	r3, #0
 8002652:	d03c      	beq.n	80026ce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d01c      	beq.n	8002696 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800265c:	4b4b      	ldr	r3, [pc, #300]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800265e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002662:	4a4a      	ldr	r2, [pc, #296]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002664:	f043 0301 	orr.w	r3, r3, #1
 8002668:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800266c:	f7fe ff92 	bl	8001594 <HAL_GetTick>
 8002670:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002674:	f7fe ff8e 	bl	8001594 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e212      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002686:	4b41      	ldr	r3, [pc, #260]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002688:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0ef      	beq.n	8002674 <HAL_RCC_OscConfig+0x3ec>
 8002694:	e01b      	b.n	80026ce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002696:	4b3d      	ldr	r3, [pc, #244]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002698:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800269c:	4a3b      	ldr	r2, [pc, #236]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800269e:	f023 0301 	bic.w	r3, r3, #1
 80026a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a6:	f7fe ff75 	bl	8001594 <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026ac:	e008      	b.n	80026c0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026ae:	f7fe ff71 	bl	8001594 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e1f5      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026c0:	4b32      	ldr	r3, [pc, #200]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80026c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1ef      	bne.n	80026ae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0304 	and.w	r3, r3, #4
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f000 80a6 	beq.w	8002828 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026dc:	2300      	movs	r3, #0
 80026de:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80026e0:	4b2a      	ldr	r3, [pc, #168]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80026e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d10d      	bne.n	8002708 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ec:	4b27      	ldr	r3, [pc, #156]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80026ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026f0:	4a26      	ldr	r2, [pc, #152]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80026f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80026f8:	4b24      	ldr	r3, [pc, #144]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80026fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002700:	60bb      	str	r3, [r7, #8]
 8002702:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002704:	2301      	movs	r3, #1
 8002706:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002708:	4b21      	ldr	r3, [pc, #132]	@ (8002790 <HAL_RCC_OscConfig+0x508>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002710:	2b00      	cmp	r3, #0
 8002712:	d118      	bne.n	8002746 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002714:	4b1e      	ldr	r3, [pc, #120]	@ (8002790 <HAL_RCC_OscConfig+0x508>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a1d      	ldr	r2, [pc, #116]	@ (8002790 <HAL_RCC_OscConfig+0x508>)
 800271a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800271e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002720:	f7fe ff38 	bl	8001594 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002728:	f7fe ff34 	bl	8001594 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e1b8      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800273a:	4b15      	ldr	r3, [pc, #84]	@ (8002790 <HAL_RCC_OscConfig+0x508>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002742:	2b00      	cmp	r3, #0
 8002744:	d0f0      	beq.n	8002728 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d108      	bne.n	8002760 <HAL_RCC_OscConfig+0x4d8>
 800274e:	4b0f      	ldr	r3, [pc, #60]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002750:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002754:	4a0d      	ldr	r2, [pc, #52]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800275e:	e029      	b.n	80027b4 <HAL_RCC_OscConfig+0x52c>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	2b05      	cmp	r3, #5
 8002766:	d115      	bne.n	8002794 <HAL_RCC_OscConfig+0x50c>
 8002768:	4b08      	ldr	r3, [pc, #32]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800276a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276e:	4a07      	ldr	r2, [pc, #28]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002770:	f043 0304 	orr.w	r3, r3, #4
 8002774:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002778:	4b04      	ldr	r3, [pc, #16]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800277a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277e:	4a03      	ldr	r2, [pc, #12]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002788:	e014      	b.n	80027b4 <HAL_RCC_OscConfig+0x52c>
 800278a:	bf00      	nop
 800278c:	40021000 	.word	0x40021000
 8002790:	40007000 	.word	0x40007000
 8002794:	4b9d      	ldr	r3, [pc, #628]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800279a:	4a9c      	ldr	r2, [pc, #624]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800279c:	f023 0301 	bic.w	r3, r3, #1
 80027a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027a4:	4b99      	ldr	r3, [pc, #612]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80027a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027aa:	4a98      	ldr	r2, [pc, #608]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80027ac:	f023 0304 	bic.w	r3, r3, #4
 80027b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d016      	beq.n	80027ea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027bc:	f7fe feea 	bl	8001594 <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027c2:	e00a      	b.n	80027da <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c4:	f7fe fee6 	bl	8001594 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e168      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027da:	4b8c      	ldr	r3, [pc, #560]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80027dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e0:	f003 0302 	and.w	r3, r3, #2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0ed      	beq.n	80027c4 <HAL_RCC_OscConfig+0x53c>
 80027e8:	e015      	b.n	8002816 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ea:	f7fe fed3 	bl	8001594 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027f0:	e00a      	b.n	8002808 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f2:	f7fe fecf 	bl	8001594 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002800:	4293      	cmp	r3, r2
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e151      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002808:	4b80      	ldr	r3, [pc, #512]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800280a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1ed      	bne.n	80027f2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002816:	7ffb      	ldrb	r3, [r7, #31]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d105      	bne.n	8002828 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800281c:	4b7b      	ldr	r3, [pc, #492]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800281e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002820:	4a7a      	ldr	r2, [pc, #488]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002822:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002826:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0320 	and.w	r3, r3, #32
 8002830:	2b00      	cmp	r3, #0
 8002832:	d03c      	beq.n	80028ae <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002838:	2b00      	cmp	r3, #0
 800283a:	d01c      	beq.n	8002876 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800283c:	4b73      	ldr	r3, [pc, #460]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800283e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002842:	4a72      	ldr	r2, [pc, #456]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284c:	f7fe fea2 	bl	8001594 <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002854:	f7fe fe9e 	bl	8001594 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e122      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002866:	4b69      	ldr	r3, [pc, #420]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002868:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d0ef      	beq.n	8002854 <HAL_RCC_OscConfig+0x5cc>
 8002874:	e01b      	b.n	80028ae <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002876:	4b65      	ldr	r3, [pc, #404]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002878:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800287c:	4a63      	ldr	r2, [pc, #396]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800287e:	f023 0301 	bic.w	r3, r3, #1
 8002882:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002886:	f7fe fe85 	bl	8001594 <HAL_GetTick>
 800288a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800288c:	e008      	b.n	80028a0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800288e:	f7fe fe81 	bl	8001594 <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d901      	bls.n	80028a0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e105      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028a0:	4b5a      	ldr	r3, [pc, #360]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80028a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1ef      	bne.n	800288e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f000 80f9 	beq.w	8002aaa <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028bc:	2b02      	cmp	r3, #2
 80028be:	f040 80cf 	bne.w	8002a60 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028c2:	4b52      	ldr	r3, [pc, #328]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	f003 0203 	and.w	r2, r3, #3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d12c      	bne.n	8002930 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e0:	3b01      	subs	r3, #1
 80028e2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d123      	bne.n	8002930 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028f2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d11b      	bne.n	8002930 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002902:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002904:	429a      	cmp	r2, r3
 8002906:	d113      	bne.n	8002930 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002912:	085b      	lsrs	r3, r3, #1
 8002914:	3b01      	subs	r3, #1
 8002916:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002918:	429a      	cmp	r2, r3
 800291a:	d109      	bne.n	8002930 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002926:	085b      	lsrs	r3, r3, #1
 8002928:	3b01      	subs	r3, #1
 800292a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800292c:	429a      	cmp	r2, r3
 800292e:	d071      	beq.n	8002a14 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	2b0c      	cmp	r3, #12
 8002934:	d068      	beq.n	8002a08 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002936:	4b35      	ldr	r3, [pc, #212]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d105      	bne.n	800294e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002942:	4b32      	ldr	r3, [pc, #200]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e0ac      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002952:	4b2e      	ldr	r3, [pc, #184]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a2d      	ldr	r2, [pc, #180]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002958:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800295c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800295e:	f7fe fe19 	bl	8001594 <HAL_GetTick>
 8002962:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002964:	e008      	b.n	8002978 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002966:	f7fe fe15 	bl	8001594 <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	2b02      	cmp	r3, #2
 8002972:	d901      	bls.n	8002978 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e099      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002978:	4b24      	ldr	r3, [pc, #144]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1f0      	bne.n	8002966 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002984:	4b21      	ldr	r3, [pc, #132]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002986:	68da      	ldr	r2, [r3, #12]
 8002988:	4b21      	ldr	r3, [pc, #132]	@ (8002a10 <HAL_RCC_OscConfig+0x788>)
 800298a:	4013      	ands	r3, r2
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002994:	3a01      	subs	r2, #1
 8002996:	0112      	lsls	r2, r2, #4
 8002998:	4311      	orrs	r1, r2
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800299e:	0212      	lsls	r2, r2, #8
 80029a0:	4311      	orrs	r1, r2
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029a6:	0852      	lsrs	r2, r2, #1
 80029a8:	3a01      	subs	r2, #1
 80029aa:	0552      	lsls	r2, r2, #21
 80029ac:	4311      	orrs	r1, r2
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80029b2:	0852      	lsrs	r2, r2, #1
 80029b4:	3a01      	subs	r2, #1
 80029b6:	0652      	lsls	r2, r2, #25
 80029b8:	4311      	orrs	r1, r2
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029be:	06d2      	lsls	r2, r2, #27
 80029c0:	430a      	orrs	r2, r1
 80029c2:	4912      	ldr	r1, [pc, #72]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029c8:	4b10      	ldr	r3, [pc, #64]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a0f      	ldr	r2, [pc, #60]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029d4:	4b0d      	ldr	r3, [pc, #52]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4a0c      	ldr	r2, [pc, #48]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029e0:	f7fe fdd8 	bl	8001594 <HAL_GetTick>
 80029e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029e6:	e008      	b.n	80029fa <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029e8:	f7fe fdd4 	bl	8001594 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e058      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029fa:	4b04      	ldr	r3, [pc, #16]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d0f0      	beq.n	80029e8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a06:	e050      	b.n	8002aaa <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e04f      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a14:	4b27      	ldr	r3, [pc, #156]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d144      	bne.n	8002aaa <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a20:	4b24      	ldr	r3, [pc, #144]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a23      	ldr	r2, [pc, #140]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a2a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a2c:	4b21      	ldr	r3, [pc, #132]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	4a20      	ldr	r2, [pc, #128]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a36:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a38:	f7fe fdac 	bl	8001594 <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a40:	f7fe fda8 	bl	8001594 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e02c      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a52:	4b18      	ldr	r3, [pc, #96]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0x7b8>
 8002a5e:	e024      	b.n	8002aaa <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	2b0c      	cmp	r3, #12
 8002a64:	d01f      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a66:	4b13      	ldr	r3, [pc, #76]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a12      	ldr	r2, [pc, #72]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a72:	f7fe fd8f 	bl	8001594 <HAL_GetTick>
 8002a76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a78:	e008      	b.n	8002a8c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a7a:	f7fe fd8b 	bl	8001594 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e00f      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a8c:	4b09      	ldr	r3, [pc, #36]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1f0      	bne.n	8002a7a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002a98:	4b06      	ldr	r3, [pc, #24]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a9a:	68da      	ldr	r2, [r3, #12]
 8002a9c:	4905      	ldr	r1, [pc, #20]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a9e:	4b06      	ldr	r3, [pc, #24]	@ (8002ab8 <HAL_RCC_OscConfig+0x830>)
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	60cb      	str	r3, [r1, #12]
 8002aa4:	e001      	b.n	8002aaa <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e000      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3720      	adds	r7, #32
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	feeefffc 	.word	0xfeeefffc

08002abc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e11d      	b.n	8002d10 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad4:	4b90      	ldr	r3, [pc, #576]	@ (8002d18 <HAL_RCC_ClockConfig+0x25c>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 030f 	and.w	r3, r3, #15
 8002adc:	683a      	ldr	r2, [r7, #0]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d910      	bls.n	8002b04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae2:	4b8d      	ldr	r3, [pc, #564]	@ (8002d18 <HAL_RCC_ClockConfig+0x25c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f023 020f 	bic.w	r2, r3, #15
 8002aea:	498b      	ldr	r1, [pc, #556]	@ (8002d18 <HAL_RCC_ClockConfig+0x25c>)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002af2:	4b89      	ldr	r3, [pc, #548]	@ (8002d18 <HAL_RCC_ClockConfig+0x25c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 030f 	and.w	r3, r3, #15
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d001      	beq.n	8002b04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e105      	b.n	8002d10 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d010      	beq.n	8002b32 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	4b81      	ldr	r3, [pc, #516]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d908      	bls.n	8002b32 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b20:	4b7e      	ldr	r3, [pc, #504]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	497b      	ldr	r1, [pc, #492]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d079      	beq.n	8002c32 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	2b03      	cmp	r3, #3
 8002b44:	d11e      	bne.n	8002b84 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b46:	4b75      	ldr	r3, [pc, #468]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e0dc      	b.n	8002d10 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002b56:	f000 f9d1 	bl	8002efc <RCC_GetSysClockFreqFromPLLSource>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	4a70      	ldr	r2, [pc, #448]	@ (8002d20 <HAL_RCC_ClockConfig+0x264>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d946      	bls.n	8002bf0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002b62:	4b6e      	ldr	r3, [pc, #440]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d140      	bne.n	8002bf0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002b6e:	4b6b      	ldr	r3, [pc, #428]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b76:	4a69      	ldr	r2, [pc, #420]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b7c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002b7e:	2380      	movs	r3, #128	@ 0x80
 8002b80:	617b      	str	r3, [r7, #20]
 8002b82:	e035      	b.n	8002bf0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d107      	bne.n	8002b9c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b8c:	4b63      	ldr	r3, [pc, #396]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d115      	bne.n	8002bc4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e0b9      	b.n	8002d10 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d107      	bne.n	8002bb4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ba4:	4b5d      	ldr	r3, [pc, #372]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0302 	and.w	r3, r3, #2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d109      	bne.n	8002bc4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e0ad      	b.n	8002d10 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bb4:	4b59      	ldr	r3, [pc, #356]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d101      	bne.n	8002bc4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e0a5      	b.n	8002d10 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002bc4:	f000 f8b4 	bl	8002d30 <HAL_RCC_GetSysClockFreq>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	4a55      	ldr	r2, [pc, #340]	@ (8002d20 <HAL_RCC_ClockConfig+0x264>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d90f      	bls.n	8002bf0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002bd0:	4b52      	ldr	r3, [pc, #328]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d109      	bne.n	8002bf0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002bdc:	4b4f      	ldr	r3, [pc, #316]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002be4:	4a4d      	ldr	r2, [pc, #308]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002be6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bea:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002bec:	2380      	movs	r3, #128	@ 0x80
 8002bee:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bf0:	4b4a      	ldr	r3, [pc, #296]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f023 0203 	bic.w	r2, r3, #3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	4947      	ldr	r1, [pc, #284]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c02:	f7fe fcc7 	bl	8001594 <HAL_GetTick>
 8002c06:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c08:	e00a      	b.n	8002c20 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c0a:	f7fe fcc3 	bl	8001594 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d901      	bls.n	8002c20 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e077      	b.n	8002d10 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c20:	4b3e      	ldr	r3, [pc, #248]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 020c 	and.w	r2, r3, #12
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d1eb      	bne.n	8002c0a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	2b80      	cmp	r3, #128	@ 0x80
 8002c36:	d105      	bne.n	8002c44 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002c38:	4b38      	ldr	r3, [pc, #224]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	4a37      	ldr	r2, [pc, #220]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002c3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c42:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d010      	beq.n	8002c72 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	689a      	ldr	r2, [r3, #8]
 8002c54:	4b31      	ldr	r3, [pc, #196]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d208      	bcs.n	8002c72 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c60:	4b2e      	ldr	r3, [pc, #184]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	492b      	ldr	r1, [pc, #172]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c72:	4b29      	ldr	r3, [pc, #164]	@ (8002d18 <HAL_RCC_ClockConfig+0x25c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 030f 	and.w	r3, r3, #15
 8002c7a:	683a      	ldr	r2, [r7, #0]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d210      	bcs.n	8002ca2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c80:	4b25      	ldr	r3, [pc, #148]	@ (8002d18 <HAL_RCC_ClockConfig+0x25c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f023 020f 	bic.w	r2, r3, #15
 8002c88:	4923      	ldr	r1, [pc, #140]	@ (8002d18 <HAL_RCC_ClockConfig+0x25c>)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c90:	4b21      	ldr	r3, [pc, #132]	@ (8002d18 <HAL_RCC_ClockConfig+0x25c>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 030f 	and.w	r3, r3, #15
 8002c98:	683a      	ldr	r2, [r7, #0]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d001      	beq.n	8002ca2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e036      	b.n	8002d10 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d008      	beq.n	8002cc0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cae:	4b1b      	ldr	r3, [pc, #108]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	4918      	ldr	r1, [pc, #96]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0308 	and.w	r3, r3, #8
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d009      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ccc:	4b13      	ldr	r3, [pc, #76]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	691b      	ldr	r3, [r3, #16]
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	4910      	ldr	r1, [pc, #64]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ce0:	f000 f826 	bl	8002d30 <HAL_RCC_GetSysClockFreq>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8002d1c <HAL_RCC_ClockConfig+0x260>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	091b      	lsrs	r3, r3, #4
 8002cec:	f003 030f 	and.w	r3, r3, #15
 8002cf0:	490c      	ldr	r1, [pc, #48]	@ (8002d24 <HAL_RCC_ClockConfig+0x268>)
 8002cf2:	5ccb      	ldrb	r3, [r1, r3]
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8002d28 <HAL_RCC_ClockConfig+0x26c>)
 8002cfe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002d00:	4b0a      	ldr	r3, [pc, #40]	@ (8002d2c <HAL_RCC_ClockConfig+0x270>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7fe fbf5 	bl	80014f4 <HAL_InitTick>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	73fb      	strb	r3, [r7, #15]

  return status;
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	40022000 	.word	0x40022000
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	04c4b400 	.word	0x04c4b400
 8002d24:	08004aac 	.word	0x08004aac
 8002d28:	20040000 	.word	0x20040000
 8002d2c:	20040004 	.word	0x20040004

08002d30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b089      	sub	sp, #36	@ 0x24
 8002d34:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002d36:	2300      	movs	r3, #0
 8002d38:	61fb      	str	r3, [r7, #28]
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d3e:	4b3e      	ldr	r3, [pc, #248]	@ (8002e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 030c 	and.w	r3, r3, #12
 8002d46:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d48:	4b3b      	ldr	r3, [pc, #236]	@ (8002e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	f003 0303 	and.w	r3, r3, #3
 8002d50:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d005      	beq.n	8002d64 <HAL_RCC_GetSysClockFreq+0x34>
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	2b0c      	cmp	r3, #12
 8002d5c:	d121      	bne.n	8002da2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d11e      	bne.n	8002da2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d64:	4b34      	ldr	r3, [pc, #208]	@ (8002e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0308 	and.w	r3, r3, #8
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d107      	bne.n	8002d80 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d70:	4b31      	ldr	r3, [pc, #196]	@ (8002e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d76:	0a1b      	lsrs	r3, r3, #8
 8002d78:	f003 030f 	and.w	r3, r3, #15
 8002d7c:	61fb      	str	r3, [r7, #28]
 8002d7e:	e005      	b.n	8002d8c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d80:	4b2d      	ldr	r3, [pc, #180]	@ (8002e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	091b      	lsrs	r3, r3, #4
 8002d86:	f003 030f 	and.w	r3, r3, #15
 8002d8a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d8c:	4a2b      	ldr	r2, [pc, #172]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d94:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d10d      	bne.n	8002db8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002da0:	e00a      	b.n	8002db8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	2b04      	cmp	r3, #4
 8002da6:	d102      	bne.n	8002dae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002da8:	4b25      	ldr	r3, [pc, #148]	@ (8002e40 <HAL_RCC_GetSysClockFreq+0x110>)
 8002daa:	61bb      	str	r3, [r7, #24]
 8002dac:	e004      	b.n	8002db8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	2b08      	cmp	r3, #8
 8002db2:	d101      	bne.n	8002db8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002db4:	4b23      	ldr	r3, [pc, #140]	@ (8002e44 <HAL_RCC_GetSysClockFreq+0x114>)
 8002db6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	2b0c      	cmp	r3, #12
 8002dbc:	d134      	bne.n	8002e28 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8002e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	f003 0303 	and.w	r3, r3, #3
 8002dc6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d003      	beq.n	8002dd6 <HAL_RCC_GetSysClockFreq+0xa6>
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	2b03      	cmp	r3, #3
 8002dd2:	d003      	beq.n	8002ddc <HAL_RCC_GetSysClockFreq+0xac>
 8002dd4:	e005      	b.n	8002de2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002dd6:	4b1a      	ldr	r3, [pc, #104]	@ (8002e40 <HAL_RCC_GetSysClockFreq+0x110>)
 8002dd8:	617b      	str	r3, [r7, #20]
      break;
 8002dda:	e005      	b.n	8002de8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ddc:	4b19      	ldr	r3, [pc, #100]	@ (8002e44 <HAL_RCC_GetSysClockFreq+0x114>)
 8002dde:	617b      	str	r3, [r7, #20]
      break;
 8002de0:	e002      	b.n	8002de8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	617b      	str	r3, [r7, #20]
      break;
 8002de6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002de8:	4b13      	ldr	r3, [pc, #76]	@ (8002e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	091b      	lsrs	r3, r3, #4
 8002dee:	f003 030f 	and.w	r3, r3, #15
 8002df2:	3301      	adds	r3, #1
 8002df4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002df6:	4b10      	ldr	r3, [pc, #64]	@ (8002e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	0a1b      	lsrs	r3, r3, #8
 8002dfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e00:	697a      	ldr	r2, [r7, #20]
 8002e02:	fb03 f202 	mul.w	r2, r3, r2
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e0c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	0e5b      	lsrs	r3, r3, #25
 8002e14:	f003 0303 	and.w	r3, r3, #3
 8002e18:	3301      	adds	r3, #1
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e26:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002e28:	69bb      	ldr	r3, [r7, #24]
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3724      	adds	r7, #36	@ 0x24
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
 8002e36:	bf00      	nop
 8002e38:	40021000 	.word	0x40021000
 8002e3c:	08004abc 	.word	0x08004abc
 8002e40:	00f42400 	.word	0x00f42400
 8002e44:	007a1200 	.word	0x007a1200

08002e48 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e50:	2300      	movs	r3, #0
 8002e52:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e54:	4b27      	ldr	r3, [pc, #156]	@ (8002ef4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d003      	beq.n	8002e68 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e60:	f7ff f93e 	bl	80020e0 <HAL_PWREx_GetVoltageRange>
 8002e64:	6178      	str	r0, [r7, #20]
 8002e66:	e014      	b.n	8002e92 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e68:	4b22      	ldr	r3, [pc, #136]	@ (8002ef4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e6c:	4a21      	ldr	r2, [pc, #132]	@ (8002ef4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e72:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e74:	4b1f      	ldr	r3, [pc, #124]	@ (8002ef4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e7c:	60fb      	str	r3, [r7, #12]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e80:	f7ff f92e 	bl	80020e0 <HAL_PWREx_GetVoltageRange>
 8002e84:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e86:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e8a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ef4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e90:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e98:	d10b      	bne.n	8002eb2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2b80      	cmp	r3, #128	@ 0x80
 8002e9e:	d913      	bls.n	8002ec8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2ba0      	cmp	r3, #160	@ 0xa0
 8002ea4:	d902      	bls.n	8002eac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	613b      	str	r3, [r7, #16]
 8002eaa:	e00d      	b.n	8002ec8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002eac:	2301      	movs	r3, #1
 8002eae:	613b      	str	r3, [r7, #16]
 8002eb0:	e00a      	b.n	8002ec8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002eb6:	d902      	bls.n	8002ebe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002eb8:	2302      	movs	r3, #2
 8002eba:	613b      	str	r3, [r7, #16]
 8002ebc:	e004      	b.n	8002ec8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2b70      	cmp	r3, #112	@ 0x70
 8002ec2:	d101      	bne.n	8002ec8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f023 020f 	bic.w	r2, r3, #15
 8002ed0:	4909      	ldr	r1, [pc, #36]	@ (8002ef8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ed8:	4b07      	ldr	r3, [pc, #28]	@ (8002ef8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 030f 	and.w	r3, r3, #15
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d001      	beq.n	8002eea <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3718      	adds	r7, #24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	40022000 	.word	0x40022000

08002efc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b087      	sub	sp, #28
 8002f00:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f02:	4b2d      	ldr	r3, [pc, #180]	@ (8002fb8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	f003 0303 	and.w	r3, r3, #3
 8002f0a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2b03      	cmp	r3, #3
 8002f10:	d00b      	beq.n	8002f2a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2b03      	cmp	r3, #3
 8002f16:	d825      	bhi.n	8002f64 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d008      	beq.n	8002f30 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d11f      	bne.n	8002f64 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002f24:	4b25      	ldr	r3, [pc, #148]	@ (8002fbc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002f26:	613b      	str	r3, [r7, #16]
    break;
 8002f28:	e01f      	b.n	8002f6a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002f2a:	4b25      	ldr	r3, [pc, #148]	@ (8002fc0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002f2c:	613b      	str	r3, [r7, #16]
    break;
 8002f2e:	e01c      	b.n	8002f6a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f30:	4b21      	ldr	r3, [pc, #132]	@ (8002fb8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0308 	and.w	r3, r3, #8
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d107      	bne.n	8002f4c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002f3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002fb8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f42:	0a1b      	lsrs	r3, r3, #8
 8002f44:	f003 030f 	and.w	r3, r3, #15
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	e005      	b.n	8002f58 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002f4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	091b      	lsrs	r3, r3, #4
 8002f52:	f003 030f 	and.w	r3, r3, #15
 8002f56:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002f58:	4a1a      	ldr	r2, [pc, #104]	@ (8002fc4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f60:	613b      	str	r3, [r7, #16]
    break;
 8002f62:	e002      	b.n	8002f6a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	613b      	str	r3, [r7, #16]
    break;
 8002f68:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f6a:	4b13      	ldr	r3, [pc, #76]	@ (8002fb8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	091b      	lsrs	r3, r3, #4
 8002f70:	f003 030f 	and.w	r3, r3, #15
 8002f74:	3301      	adds	r3, #1
 8002f76:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002f78:	4b0f      	ldr	r3, [pc, #60]	@ (8002fb8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	0a1b      	lsrs	r3, r3, #8
 8002f7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	fb03 f202 	mul.w	r2, r3, r2
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f8e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f90:	4b09      	ldr	r3, [pc, #36]	@ (8002fb8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	0e5b      	lsrs	r3, r3, #25
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002fa0:	693a      	ldr	r2, [r7, #16]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002faa:	683b      	ldr	r3, [r7, #0]
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	371c      	adds	r7, #28
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	00f42400 	.word	0x00f42400
 8002fc0:	007a1200 	.word	0x007a1200
 8002fc4:	08004abc 	.word	0x08004abc

08002fc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e049      	b.n	800306e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d106      	bne.n	8002ff4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7fe f93a 	bl	8001268 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	3304      	adds	r3, #4
 8003004:	4619      	mov	r1, r3
 8003006:	4610      	mov	r0, r2
 8003008:	f001 f836 	bl	8004078 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b082      	sub	sp, #8
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e049      	b.n	800311c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800308e:	b2db      	uxtb	r3, r3
 8003090:	2b00      	cmp	r3, #0
 8003092:	d106      	bne.n	80030a2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f000 f841 	bl	8003124 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2202      	movs	r2, #2
 80030a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	3304      	adds	r3, #4
 80030b2:	4619      	mov	r1, r3
 80030b4:	4610      	mov	r0, r2
 80030b6:	f000 ffdf 	bl	8004078 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2201      	movs	r2, #1
 80030c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2201      	movs	r2, #1
 80030ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2201      	movs	r2, #1
 80030d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2201      	movs	r2, #1
 80030de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2201      	movs	r2, #1
 80030ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2201      	movs	r2, #1
 80030fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800312c:	bf00      	nop
 800312e:	370c      	adds	r7, #12
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2200      	movs	r2, #0
 8003148:	6839      	ldr	r1, [r7, #0]
 800314a:	4618      	mov	r0, r3
 800314c:	f001 fbaa 	bl	80048a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a3e      	ldr	r2, [pc, #248]	@ (8003250 <HAL_TIM_PWM_Stop+0x118>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d013      	beq.n	8003182 <HAL_TIM_PWM_Stop+0x4a>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a3d      	ldr	r2, [pc, #244]	@ (8003254 <HAL_TIM_PWM_Stop+0x11c>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d00e      	beq.n	8003182 <HAL_TIM_PWM_Stop+0x4a>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a3b      	ldr	r2, [pc, #236]	@ (8003258 <HAL_TIM_PWM_Stop+0x120>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d009      	beq.n	8003182 <HAL_TIM_PWM_Stop+0x4a>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a3a      	ldr	r2, [pc, #232]	@ (800325c <HAL_TIM_PWM_Stop+0x124>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d004      	beq.n	8003182 <HAL_TIM_PWM_Stop+0x4a>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a38      	ldr	r2, [pc, #224]	@ (8003260 <HAL_TIM_PWM_Stop+0x128>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d101      	bne.n	8003186 <HAL_TIM_PWM_Stop+0x4e>
 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <HAL_TIM_PWM_Stop+0x50>
 8003186:	2300      	movs	r3, #0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d017      	beq.n	80031bc <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6a1a      	ldr	r2, [r3, #32]
 8003192:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003196:	4013      	ands	r3, r2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d10f      	bne.n	80031bc <HAL_TIM_PWM_Stop+0x84>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	6a1a      	ldr	r2, [r3, #32]
 80031a2:	f240 4344 	movw	r3, #1092	@ 0x444
 80031a6:	4013      	ands	r3, r2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d107      	bne.n	80031bc <HAL_TIM_PWM_Stop+0x84>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031ba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6a1a      	ldr	r2, [r3, #32]
 80031c2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80031c6:	4013      	ands	r3, r2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d10f      	bne.n	80031ec <HAL_TIM_PWM_Stop+0xb4>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	6a1a      	ldr	r2, [r3, #32]
 80031d2:	f240 4344 	movw	r3, #1092	@ 0x444
 80031d6:	4013      	ands	r3, r2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d107      	bne.n	80031ec <HAL_TIM_PWM_Stop+0xb4>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 0201 	bic.w	r2, r2, #1
 80031ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d104      	bne.n	80031fc <HAL_TIM_PWM_Stop+0xc4>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031fa:	e023      	b.n	8003244 <HAL_TIM_PWM_Stop+0x10c>
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	2b04      	cmp	r3, #4
 8003200:	d104      	bne.n	800320c <HAL_TIM_PWM_Stop+0xd4>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800320a:	e01b      	b.n	8003244 <HAL_TIM_PWM_Stop+0x10c>
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	2b08      	cmp	r3, #8
 8003210:	d104      	bne.n	800321c <HAL_TIM_PWM_Stop+0xe4>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2201      	movs	r2, #1
 8003216:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800321a:	e013      	b.n	8003244 <HAL_TIM_PWM_Stop+0x10c>
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	2b0c      	cmp	r3, #12
 8003220:	d104      	bne.n	800322c <HAL_TIM_PWM_Stop+0xf4>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2201      	movs	r2, #1
 8003226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800322a:	e00b      	b.n	8003244 <HAL_TIM_PWM_Stop+0x10c>
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	2b10      	cmp	r3, #16
 8003230:	d104      	bne.n	800323c <HAL_TIM_PWM_Stop+0x104>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800323a:	e003      	b.n	8003244 <HAL_TIM_PWM_Stop+0x10c>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3708      	adds	r7, #8
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	40012c00 	.word	0x40012c00
 8003254:	40013400 	.word	0x40013400
 8003258:	40014000 	.word	0x40014000
 800325c:	40014400 	.word	0x40014400
 8003260:	40014800 	.word	0x40014800

08003264 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
 8003270:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003272:	2300      	movs	r3, #0
 8003274:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d109      	bne.n	8003290 <HAL_TIM_PWM_Start_DMA+0x2c>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	bf0c      	ite	eq
 8003288:	2301      	moveq	r3, #1
 800328a:	2300      	movne	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	e03c      	b.n	800330a <HAL_TIM_PWM_Start_DMA+0xa6>
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2b04      	cmp	r3, #4
 8003294:	d109      	bne.n	80032aa <HAL_TIM_PWM_Start_DMA+0x46>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b02      	cmp	r3, #2
 80032a0:	bf0c      	ite	eq
 80032a2:	2301      	moveq	r3, #1
 80032a4:	2300      	movne	r3, #0
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	e02f      	b.n	800330a <HAL_TIM_PWM_Start_DMA+0xa6>
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d109      	bne.n	80032c4 <HAL_TIM_PWM_Start_DMA+0x60>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	bf0c      	ite	eq
 80032bc:	2301      	moveq	r3, #1
 80032be:	2300      	movne	r3, #0
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	e022      	b.n	800330a <HAL_TIM_PWM_Start_DMA+0xa6>
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	2b0c      	cmp	r3, #12
 80032c8:	d109      	bne.n	80032de <HAL_TIM_PWM_Start_DMA+0x7a>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	bf0c      	ite	eq
 80032d6:	2301      	moveq	r3, #1
 80032d8:	2300      	movne	r3, #0
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	e015      	b.n	800330a <HAL_TIM_PWM_Start_DMA+0xa6>
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	2b10      	cmp	r3, #16
 80032e2:	d109      	bne.n	80032f8 <HAL_TIM_PWM_Start_DMA+0x94>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	bf0c      	ite	eq
 80032f0:	2301      	moveq	r3, #1
 80032f2:	2300      	movne	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	e008      	b.n	800330a <HAL_TIM_PWM_Start_DMA+0xa6>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	2b02      	cmp	r3, #2
 8003302:	bf0c      	ite	eq
 8003304:	2301      	moveq	r3, #1
 8003306:	2300      	movne	r3, #0
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800330e:	2302      	movs	r3, #2
 8003310:	e1ab      	b.n	800366a <HAL_TIM_PWM_Start_DMA+0x406>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d109      	bne.n	800332c <HAL_TIM_PWM_Start_DMA+0xc8>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b01      	cmp	r3, #1
 8003322:	bf0c      	ite	eq
 8003324:	2301      	moveq	r3, #1
 8003326:	2300      	movne	r3, #0
 8003328:	b2db      	uxtb	r3, r3
 800332a:	e03c      	b.n	80033a6 <HAL_TIM_PWM_Start_DMA+0x142>
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	2b04      	cmp	r3, #4
 8003330:	d109      	bne.n	8003346 <HAL_TIM_PWM_Start_DMA+0xe2>
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2b01      	cmp	r3, #1
 800333c:	bf0c      	ite	eq
 800333e:	2301      	moveq	r3, #1
 8003340:	2300      	movne	r3, #0
 8003342:	b2db      	uxtb	r3, r3
 8003344:	e02f      	b.n	80033a6 <HAL_TIM_PWM_Start_DMA+0x142>
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	2b08      	cmp	r3, #8
 800334a:	d109      	bne.n	8003360 <HAL_TIM_PWM_Start_DMA+0xfc>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2b01      	cmp	r3, #1
 8003356:	bf0c      	ite	eq
 8003358:	2301      	moveq	r3, #1
 800335a:	2300      	movne	r3, #0
 800335c:	b2db      	uxtb	r3, r3
 800335e:	e022      	b.n	80033a6 <HAL_TIM_PWM_Start_DMA+0x142>
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	2b0c      	cmp	r3, #12
 8003364:	d109      	bne.n	800337a <HAL_TIM_PWM_Start_DMA+0x116>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b01      	cmp	r3, #1
 8003370:	bf0c      	ite	eq
 8003372:	2301      	moveq	r3, #1
 8003374:	2300      	movne	r3, #0
 8003376:	b2db      	uxtb	r3, r3
 8003378:	e015      	b.n	80033a6 <HAL_TIM_PWM_Start_DMA+0x142>
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	2b10      	cmp	r3, #16
 800337e:	d109      	bne.n	8003394 <HAL_TIM_PWM_Start_DMA+0x130>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003386:	b2db      	uxtb	r3, r3
 8003388:	2b01      	cmp	r3, #1
 800338a:	bf0c      	ite	eq
 800338c:	2301      	moveq	r3, #1
 800338e:	2300      	movne	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	e008      	b.n	80033a6 <HAL_TIM_PWM_Start_DMA+0x142>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b01      	cmp	r3, #1
 800339e:	bf0c      	ite	eq
 80033a0:	2301      	moveq	r3, #1
 80033a2:	2300      	movne	r3, #0
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d034      	beq.n	8003414 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d002      	beq.n	80033b6 <HAL_TIM_PWM_Start_DMA+0x152>
 80033b0:	887b      	ldrh	r3, [r7, #2]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e157      	b.n	800366a <HAL_TIM_PWM_Start_DMA+0x406>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d104      	bne.n	80033ca <HAL_TIM_PWM_Start_DMA+0x166>
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2202      	movs	r2, #2
 80033c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033c8:	e026      	b.n	8003418 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	2b04      	cmp	r3, #4
 80033ce:	d104      	bne.n	80033da <HAL_TIM_PWM_Start_DMA+0x176>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2202      	movs	r2, #2
 80033d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033d8:	e01e      	b.n	8003418 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	2b08      	cmp	r3, #8
 80033de:	d104      	bne.n	80033ea <HAL_TIM_PWM_Start_DMA+0x186>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2202      	movs	r2, #2
 80033e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033e8:	e016      	b.n	8003418 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	2b0c      	cmp	r3, #12
 80033ee:	d104      	bne.n	80033fa <HAL_TIM_PWM_Start_DMA+0x196>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2202      	movs	r2, #2
 80033f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80033f8:	e00e      	b.n	8003418 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2b10      	cmp	r3, #16
 80033fe:	d104      	bne.n	800340a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2202      	movs	r2, #2
 8003404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003408:	e006      	b.n	8003418 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2202      	movs	r2, #2
 800340e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003412:	e001      	b.n	8003418 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e128      	b.n	800366a <HAL_TIM_PWM_Start_DMA+0x406>
  }

  switch (Channel)
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	2b0c      	cmp	r3, #12
 800341c:	f200 80ae 	bhi.w	800357c <HAL_TIM_PWM_Start_DMA+0x318>
 8003420:	a201      	add	r2, pc, #4	@ (adr r2, 8003428 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8003422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003426:	bf00      	nop
 8003428:	0800345d 	.word	0x0800345d
 800342c:	0800357d 	.word	0x0800357d
 8003430:	0800357d 	.word	0x0800357d
 8003434:	0800357d 	.word	0x0800357d
 8003438:	080034a5 	.word	0x080034a5
 800343c:	0800357d 	.word	0x0800357d
 8003440:	0800357d 	.word	0x0800357d
 8003444:	0800357d 	.word	0x0800357d
 8003448:	080034ed 	.word	0x080034ed
 800344c:	0800357d 	.word	0x0800357d
 8003450:	0800357d 	.word	0x0800357d
 8003454:	0800357d 	.word	0x0800357d
 8003458:	08003535 	.word	0x08003535
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003460:	4a84      	ldr	r2, [pc, #528]	@ (8003674 <HAL_TIM_PWM_Start_DMA+0x410>)
 8003462:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003468:	4a83      	ldr	r2, [pc, #524]	@ (8003678 <HAL_TIM_PWM_Start_DMA+0x414>)
 800346a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003470:	4a82      	ldr	r2, [pc, #520]	@ (800367c <HAL_TIM_PWM_Start_DMA+0x418>)
 8003472:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8003478:	6879      	ldr	r1, [r7, #4]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	3334      	adds	r3, #52	@ 0x34
 8003480:	461a      	mov	r2, r3
 8003482:	887b      	ldrh	r3, [r7, #2]
 8003484:	f7fe fa70 	bl	8001968 <HAL_DMA_Start_IT>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e0eb      	b.n	800366a <HAL_TIM_PWM_Start_DMA+0x406>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68da      	ldr	r2, [r3, #12]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034a0:	60da      	str	r2, [r3, #12]
      break;
 80034a2:	e06e      	b.n	8003582 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a8:	4a72      	ldr	r2, [pc, #456]	@ (8003674 <HAL_TIM_PWM_Start_DMA+0x410>)
 80034aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b0:	4a71      	ldr	r2, [pc, #452]	@ (8003678 <HAL_TIM_PWM_Start_DMA+0x414>)
 80034b2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b8:	4a70      	ldr	r2, [pc, #448]	@ (800367c <HAL_TIM_PWM_Start_DMA+0x418>)
 80034ba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80034c0:	6879      	ldr	r1, [r7, #4]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	3338      	adds	r3, #56	@ 0x38
 80034c8:	461a      	mov	r2, r3
 80034ca:	887b      	ldrh	r3, [r7, #2]
 80034cc:	f7fe fa4c 	bl	8001968 <HAL_DMA_Start_IT>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e0c7      	b.n	800366a <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80034e8:	60da      	str	r2, [r3, #12]
      break;
 80034ea:	e04a      	b.n	8003582 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f0:	4a60      	ldr	r2, [pc, #384]	@ (8003674 <HAL_TIM_PWM_Start_DMA+0x410>)
 80034f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f8:	4a5f      	ldr	r2, [pc, #380]	@ (8003678 <HAL_TIM_PWM_Start_DMA+0x414>)
 80034fa:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003500:	4a5e      	ldr	r2, [pc, #376]	@ (800367c <HAL_TIM_PWM_Start_DMA+0x418>)
 8003502:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003508:	6879      	ldr	r1, [r7, #4]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	333c      	adds	r3, #60	@ 0x3c
 8003510:	461a      	mov	r2, r3
 8003512:	887b      	ldrh	r3, [r7, #2]
 8003514:	f7fe fa28 	bl	8001968 <HAL_DMA_Start_IT>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e0a3      	b.n	800366a <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	68da      	ldr	r2, [r3, #12]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003530:	60da      	str	r2, [r3, #12]
      break;
 8003532:	e026      	b.n	8003582 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003538:	4a4e      	ldr	r2, [pc, #312]	@ (8003674 <HAL_TIM_PWM_Start_DMA+0x410>)
 800353a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003540:	4a4d      	ldr	r2, [pc, #308]	@ (8003678 <HAL_TIM_PWM_Start_DMA+0x414>)
 8003542:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003548:	4a4c      	ldr	r2, [pc, #304]	@ (800367c <HAL_TIM_PWM_Start_DMA+0x418>)
 800354a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003550:	6879      	ldr	r1, [r7, #4]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	3340      	adds	r3, #64	@ 0x40
 8003558:	461a      	mov	r2, r3
 800355a:	887b      	ldrh	r3, [r7, #2]
 800355c:	f7fe fa04 	bl	8001968 <HAL_DMA_Start_IT>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e07f      	b.n	800366a <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	68da      	ldr	r2, [r3, #12]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003578:	60da      	str	r2, [r3, #12]
      break;
 800357a:	e002      	b.n	8003582 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	75fb      	strb	r3, [r7, #23]
      break;
 8003580:	bf00      	nop
  }

  if (status == HAL_OK)
 8003582:	7dfb      	ldrb	r3, [r7, #23]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d16f      	bne.n	8003668 <HAL_TIM_PWM_Start_DMA+0x404>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2201      	movs	r2, #1
 800358e:	68b9      	ldr	r1, [r7, #8]
 8003590:	4618      	mov	r0, r3
 8003592:	f001 f987 	bl	80048a4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a39      	ldr	r2, [pc, #228]	@ (8003680 <HAL_TIM_PWM_Start_DMA+0x41c>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d013      	beq.n	80035c8 <HAL_TIM_PWM_Start_DMA+0x364>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a37      	ldr	r2, [pc, #220]	@ (8003684 <HAL_TIM_PWM_Start_DMA+0x420>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d00e      	beq.n	80035c8 <HAL_TIM_PWM_Start_DMA+0x364>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a36      	ldr	r2, [pc, #216]	@ (8003688 <HAL_TIM_PWM_Start_DMA+0x424>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d009      	beq.n	80035c8 <HAL_TIM_PWM_Start_DMA+0x364>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a34      	ldr	r2, [pc, #208]	@ (800368c <HAL_TIM_PWM_Start_DMA+0x428>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d004      	beq.n	80035c8 <HAL_TIM_PWM_Start_DMA+0x364>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a33      	ldr	r2, [pc, #204]	@ (8003690 <HAL_TIM_PWM_Start_DMA+0x42c>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d101      	bne.n	80035cc <HAL_TIM_PWM_Start_DMA+0x368>
 80035c8:	2301      	movs	r3, #1
 80035ca:	e000      	b.n	80035ce <HAL_TIM_PWM_Start_DMA+0x36a>
 80035cc:	2300      	movs	r3, #0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d007      	beq.n	80035e2 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a26      	ldr	r2, [pc, #152]	@ (8003680 <HAL_TIM_PWM_Start_DMA+0x41c>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d01d      	beq.n	8003628 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035f4:	d018      	beq.n	8003628 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a26      	ldr	r2, [pc, #152]	@ (8003694 <HAL_TIM_PWM_Start_DMA+0x430>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d013      	beq.n	8003628 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a24      	ldr	r2, [pc, #144]	@ (8003698 <HAL_TIM_PWM_Start_DMA+0x434>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d00e      	beq.n	8003628 <HAL_TIM_PWM_Start_DMA+0x3c4>
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a23      	ldr	r2, [pc, #140]	@ (800369c <HAL_TIM_PWM_Start_DMA+0x438>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d009      	beq.n	8003628 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a1a      	ldr	r2, [pc, #104]	@ (8003684 <HAL_TIM_PWM_Start_DMA+0x420>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d004      	beq.n	8003628 <HAL_TIM_PWM_Start_DMA+0x3c4>
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a19      	ldr	r2, [pc, #100]	@ (8003688 <HAL_TIM_PWM_Start_DMA+0x424>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d115      	bne.n	8003654 <HAL_TIM_PWM_Start_DMA+0x3f0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689a      	ldr	r2, [r3, #8]
 800362e:	4b1c      	ldr	r3, [pc, #112]	@ (80036a0 <HAL_TIM_PWM_Start_DMA+0x43c>)
 8003630:	4013      	ands	r3, r2
 8003632:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	2b06      	cmp	r3, #6
 8003638:	d015      	beq.n	8003666 <HAL_TIM_PWM_Start_DMA+0x402>
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003640:	d011      	beq.n	8003666 <HAL_TIM_PWM_Start_DMA+0x402>
      {
        __HAL_TIM_ENABLE(htim);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f042 0201 	orr.w	r2, r2, #1
 8003650:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003652:	e008      	b.n	8003666 <HAL_TIM_PWM_Start_DMA+0x402>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 0201 	orr.w	r2, r2, #1
 8003662:	601a      	str	r2, [r3, #0]
 8003664:	e000      	b.n	8003668 <HAL_TIM_PWM_Start_DMA+0x404>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003666:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003668:	7dfb      	ldrb	r3, [r7, #23]
}
 800366a:	4618      	mov	r0, r3
 800366c:	3718      	adds	r7, #24
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	08003f69 	.word	0x08003f69
 8003678:	08004011 	.word	0x08004011
 800367c:	08003ed7 	.word	0x08003ed7
 8003680:	40012c00 	.word	0x40012c00
 8003684:	40013400 	.word	0x40013400
 8003688:	40014000 	.word	0x40014000
 800368c:	40014400 	.word	0x40014400
 8003690:	40014800 	.word	0x40014800
 8003694:	40000400 	.word	0x40000400
 8003698:	40000800 	.word	0x40000800
 800369c:	40000c00 	.word	0x40000c00
 80036a0:	00010007 	.word	0x00010007

080036a4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036ae:	2300      	movs	r3, #0
 80036b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	2b0c      	cmp	r3, #12
 80036b6:	d855      	bhi.n	8003764 <HAL_TIM_PWM_Stop_DMA+0xc0>
 80036b8:	a201      	add	r2, pc, #4	@ (adr r2, 80036c0 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 80036ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036be:	bf00      	nop
 80036c0:	080036f5 	.word	0x080036f5
 80036c4:	08003765 	.word	0x08003765
 80036c8:	08003765 	.word	0x08003765
 80036cc:	08003765 	.word	0x08003765
 80036d0:	08003711 	.word	0x08003711
 80036d4:	08003765 	.word	0x08003765
 80036d8:	08003765 	.word	0x08003765
 80036dc:	08003765 	.word	0x08003765
 80036e0:	0800372d 	.word	0x0800372d
 80036e4:	08003765 	.word	0x08003765
 80036e8:	08003765 	.word	0x08003765
 80036ec:	08003765 	.word	0x08003765
 80036f0:	08003749 	.word	0x08003749
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68da      	ldr	r2, [r3, #12]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003702:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003708:	4618      	mov	r0, r3
 800370a:	f7fe f9a8 	bl	8001a5e <HAL_DMA_Abort_IT>
      break;
 800370e:	e02c      	b.n	800376a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68da      	ldr	r2, [r3, #12]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800371e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003724:	4618      	mov	r0, r3
 8003726:	f7fe f99a 	bl	8001a5e <HAL_DMA_Abort_IT>
      break;
 800372a:	e01e      	b.n	800376a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800373a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003740:	4618      	mov	r0, r3
 8003742:	f7fe f98c 	bl	8001a5e <HAL_DMA_Abort_IT>
      break;
 8003746:	e010      	b.n	800376a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68da      	ldr	r2, [r3, #12]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003756:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375c:	4618      	mov	r0, r3
 800375e:	f7fe f97e 	bl	8001a5e <HAL_DMA_Abort_IT>
      break;
 8003762:	e002      	b.n	800376a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	73fb      	strb	r3, [r7, #15]
      break;
 8003768:	bf00      	nop
  }

  if (status == HAL_OK)
 800376a:	7bfb      	ldrb	r3, [r7, #15]
 800376c:	2b00      	cmp	r3, #0
 800376e:	f040 8081 	bne.w	8003874 <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2200      	movs	r2, #0
 8003778:	6839      	ldr	r1, [r7, #0]
 800377a:	4618      	mov	r0, r3
 800377c:	f001 f892 	bl	80048a4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a3e      	ldr	r2, [pc, #248]	@ (8003880 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d013      	beq.n	80037b2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a3d      	ldr	r2, [pc, #244]	@ (8003884 <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d00e      	beq.n	80037b2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a3b      	ldr	r2, [pc, #236]	@ (8003888 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d009      	beq.n	80037b2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a3a      	ldr	r2, [pc, #232]	@ (800388c <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d004      	beq.n	80037b2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a38      	ldr	r2, [pc, #224]	@ (8003890 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d101      	bne.n	80037b6 <HAL_TIM_PWM_Stop_DMA+0x112>
 80037b2:	2301      	movs	r3, #1
 80037b4:	e000      	b.n	80037b8 <HAL_TIM_PWM_Stop_DMA+0x114>
 80037b6:	2300      	movs	r3, #0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d017      	beq.n	80037ec <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6a1a      	ldr	r2, [r3, #32]
 80037c2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80037c6:	4013      	ands	r3, r2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10f      	bne.n	80037ec <HAL_TIM_PWM_Stop_DMA+0x148>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	6a1a      	ldr	r2, [r3, #32]
 80037d2:	f240 4344 	movw	r3, #1092	@ 0x444
 80037d6:	4013      	ands	r3, r2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d107      	bne.n	80037ec <HAL_TIM_PWM_Stop_DMA+0x148>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037ea:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	6a1a      	ldr	r2, [r3, #32]
 80037f2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80037f6:	4013      	ands	r3, r2
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d10f      	bne.n	800381c <HAL_TIM_PWM_Stop_DMA+0x178>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	6a1a      	ldr	r2, [r3, #32]
 8003802:	f240 4344 	movw	r3, #1092	@ 0x444
 8003806:	4013      	ands	r3, r2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d107      	bne.n	800381c <HAL_TIM_PWM_Stop_DMA+0x178>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f022 0201 	bic.w	r2, r2, #1
 800381a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d104      	bne.n	800382c <HAL_TIM_PWM_Stop_DMA+0x188>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800382a:	e023      	b.n	8003874 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	2b04      	cmp	r3, #4
 8003830:	d104      	bne.n	800383c <HAL_TIM_PWM_Stop_DMA+0x198>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800383a:	e01b      	b.n	8003874 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	2b08      	cmp	r3, #8
 8003840:	d104      	bne.n	800384c <HAL_TIM_PWM_Stop_DMA+0x1a8>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800384a:	e013      	b.n	8003874 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	2b0c      	cmp	r3, #12
 8003850:	d104      	bne.n	800385c <HAL_TIM_PWM_Stop_DMA+0x1b8>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2201      	movs	r2, #1
 8003856:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800385a:	e00b      	b.n	8003874 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	2b10      	cmp	r3, #16
 8003860:	d104      	bne.n	800386c <HAL_TIM_PWM_Stop_DMA+0x1c8>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2201      	movs	r2, #1
 8003866:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800386a:	e003      	b.n	8003874 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8003874:	7bfb      	ldrb	r3, [r7, #15]
}
 8003876:	4618      	mov	r0, r3
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	40012c00 	.word	0x40012c00
 8003884:	40013400 	.word	0x40013400
 8003888:	40014000 	.word	0x40014000
 800388c:	40014400 	.word	0x40014400
 8003890:	40014800 	.word	0x40014800

08003894 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d020      	beq.n	80038f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d01b      	beq.n	80038f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f06f 0202 	mvn.w	r2, #2
 80038c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2201      	movs	r2, #1
 80038ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	699b      	ldr	r3, [r3, #24]
 80038d6:	f003 0303 	and.w	r3, r3, #3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 fad1 	bl	8003e86 <HAL_TIM_IC_CaptureCallback>
 80038e4:	e005      	b.n	80038f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 fac3 	bl	8003e72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f7fc fc85 	bl	80001fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	f003 0304 	and.w	r3, r3, #4
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d020      	beq.n	8003944 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f003 0304 	and.w	r3, r3, #4
 8003908:	2b00      	cmp	r3, #0
 800390a:	d01b      	beq.n	8003944 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f06f 0204 	mvn.w	r2, #4
 8003914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2202      	movs	r2, #2
 800391a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 faab 	bl	8003e86 <HAL_TIM_IC_CaptureCallback>
 8003930:	e005      	b.n	800393e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 fa9d 	bl	8003e72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f7fc fc5f 	bl	80001fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	f003 0308 	and.w	r3, r3, #8
 800394a:	2b00      	cmp	r3, #0
 800394c:	d020      	beq.n	8003990 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f003 0308 	and.w	r3, r3, #8
 8003954:	2b00      	cmp	r3, #0
 8003956:	d01b      	beq.n	8003990 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f06f 0208 	mvn.w	r2, #8
 8003960:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2204      	movs	r2, #4
 8003966:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	f003 0303 	and.w	r3, r3, #3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f000 fa85 	bl	8003e86 <HAL_TIM_IC_CaptureCallback>
 800397c:	e005      	b.n	800398a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 fa77 	bl	8003e72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f7fc fc39 	bl	80001fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	f003 0310 	and.w	r3, r3, #16
 8003996:	2b00      	cmp	r3, #0
 8003998:	d020      	beq.n	80039dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f003 0310 	and.w	r3, r3, #16
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d01b      	beq.n	80039dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f06f 0210 	mvn.w	r2, #16
 80039ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2208      	movs	r2, #8
 80039b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	69db      	ldr	r3, [r3, #28]
 80039ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 fa5f 	bl	8003e86 <HAL_TIM_IC_CaptureCallback>
 80039c8:	e005      	b.n	80039d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 fa51 	bl	8003e72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f7fc fc13 	bl	80001fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00c      	beq.n	8003a00 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d007      	beq.n	8003a00 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f06f 0201 	mvn.w	r2, #1
 80039f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 fa2f 	bl	8003e5e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d104      	bne.n	8003a14 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d00c      	beq.n	8003a2e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d007      	beq.n	8003a2e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003a26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f000 fff3 	bl	8004a14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00c      	beq.n	8003a52 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d007      	beq.n	8003a52 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003a4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f000 ffeb 	bl	8004a28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00c      	beq.n	8003a76 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d007      	beq.n	8003a76 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 fa1c 	bl	8003eae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	f003 0320 	and.w	r3, r3, #32
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00c      	beq.n	8003a9a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f003 0320 	and.w	r3, r3, #32
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d007      	beq.n	8003a9a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f06f 0220 	mvn.w	r2, #32
 8003a92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 ffb3 	bl	8004a00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a9a:	bf00      	nop
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
	...

08003aa4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d101      	bne.n	8003ac2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003abe:	2302      	movs	r3, #2
 8003ac0:	e0ff      	b.n	8003cc2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b14      	cmp	r3, #20
 8003ace:	f200 80f0 	bhi.w	8003cb2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ad8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ad8:	08003b2d 	.word	0x08003b2d
 8003adc:	08003cb3 	.word	0x08003cb3
 8003ae0:	08003cb3 	.word	0x08003cb3
 8003ae4:	08003cb3 	.word	0x08003cb3
 8003ae8:	08003b6d 	.word	0x08003b6d
 8003aec:	08003cb3 	.word	0x08003cb3
 8003af0:	08003cb3 	.word	0x08003cb3
 8003af4:	08003cb3 	.word	0x08003cb3
 8003af8:	08003baf 	.word	0x08003baf
 8003afc:	08003cb3 	.word	0x08003cb3
 8003b00:	08003cb3 	.word	0x08003cb3
 8003b04:	08003cb3 	.word	0x08003cb3
 8003b08:	08003bef 	.word	0x08003bef
 8003b0c:	08003cb3 	.word	0x08003cb3
 8003b10:	08003cb3 	.word	0x08003cb3
 8003b14:	08003cb3 	.word	0x08003cb3
 8003b18:	08003c31 	.word	0x08003c31
 8003b1c:	08003cb3 	.word	0x08003cb3
 8003b20:	08003cb3 	.word	0x08003cb3
 8003b24:	08003cb3 	.word	0x08003cb3
 8003b28:	08003c71 	.word	0x08003c71
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	68b9      	ldr	r1, [r7, #8]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 fb46 	bl	80041c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	699a      	ldr	r2, [r3, #24]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f042 0208 	orr.w	r2, r2, #8
 8003b46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	699a      	ldr	r2, [r3, #24]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 0204 	bic.w	r2, r2, #4
 8003b56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	6999      	ldr	r1, [r3, #24]
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	691a      	ldr	r2, [r3, #16]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	619a      	str	r2, [r3, #24]
      break;
 8003b6a:	e0a5      	b.n	8003cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68b9      	ldr	r1, [r7, #8]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f000 fbb6 	bl	80042e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	699a      	ldr	r2, [r3, #24]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	699a      	ldr	r2, [r3, #24]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6999      	ldr	r1, [r3, #24]
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	021a      	lsls	r2, r3, #8
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	619a      	str	r2, [r3, #24]
      break;
 8003bac:	e084      	b.n	8003cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68b9      	ldr	r1, [r7, #8]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 fc1f 	bl	80043f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	69da      	ldr	r2, [r3, #28]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f042 0208 	orr.w	r2, r2, #8
 8003bc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	69da      	ldr	r2, [r3, #28]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f022 0204 	bic.w	r2, r2, #4
 8003bd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	69d9      	ldr	r1, [r3, #28]
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	691a      	ldr	r2, [r3, #16]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	430a      	orrs	r2, r1
 8003bea:	61da      	str	r2, [r3, #28]
      break;
 8003bec:	e064      	b.n	8003cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	68b9      	ldr	r1, [r7, #8]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f000 fc87 	bl	8004508 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	69da      	ldr	r2, [r3, #28]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	69da      	ldr	r2, [r3, #28]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	69d9      	ldr	r1, [r3, #28]
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	021a      	lsls	r2, r3, #8
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	61da      	str	r2, [r3, #28]
      break;
 8003c2e:	e043      	b.n	8003cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68b9      	ldr	r1, [r7, #8]
 8003c36:	4618      	mov	r0, r3
 8003c38:	f000 fcd0 	bl	80045dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f042 0208 	orr.w	r2, r2, #8
 8003c4a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0204 	bic.w	r2, r2, #4
 8003c5a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	691a      	ldr	r2, [r3, #16]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	430a      	orrs	r2, r1
 8003c6c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003c6e:	e023      	b.n	8003cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	68b9      	ldr	r1, [r7, #8]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f000 fd14 	bl	80046a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	021a      	lsls	r2, r3, #8
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	430a      	orrs	r2, r1
 8003cae:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003cb0:	e002      	b.n	8003cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	75fb      	strb	r3, [r7, #23]
      break;
 8003cb6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003cc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3718      	adds	r7, #24
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop

08003ccc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d101      	bne.n	8003ce8 <HAL_TIM_ConfigClockSource+0x1c>
 8003ce4:	2302      	movs	r3, #2
 8003ce6:	e0b6      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x18a>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d06:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003d0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d24:	d03e      	beq.n	8003da4 <HAL_TIM_ConfigClockSource+0xd8>
 8003d26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d2a:	f200 8087 	bhi.w	8003e3c <HAL_TIM_ConfigClockSource+0x170>
 8003d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d32:	f000 8086 	beq.w	8003e42 <HAL_TIM_ConfigClockSource+0x176>
 8003d36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d3a:	d87f      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x170>
 8003d3c:	2b70      	cmp	r3, #112	@ 0x70
 8003d3e:	d01a      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0xaa>
 8003d40:	2b70      	cmp	r3, #112	@ 0x70
 8003d42:	d87b      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x170>
 8003d44:	2b60      	cmp	r3, #96	@ 0x60
 8003d46:	d050      	beq.n	8003dea <HAL_TIM_ConfigClockSource+0x11e>
 8003d48:	2b60      	cmp	r3, #96	@ 0x60
 8003d4a:	d877      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x170>
 8003d4c:	2b50      	cmp	r3, #80	@ 0x50
 8003d4e:	d03c      	beq.n	8003dca <HAL_TIM_ConfigClockSource+0xfe>
 8003d50:	2b50      	cmp	r3, #80	@ 0x50
 8003d52:	d873      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x170>
 8003d54:	2b40      	cmp	r3, #64	@ 0x40
 8003d56:	d058      	beq.n	8003e0a <HAL_TIM_ConfigClockSource+0x13e>
 8003d58:	2b40      	cmp	r3, #64	@ 0x40
 8003d5a:	d86f      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x170>
 8003d5c:	2b30      	cmp	r3, #48	@ 0x30
 8003d5e:	d064      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0x15e>
 8003d60:	2b30      	cmp	r3, #48	@ 0x30
 8003d62:	d86b      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x170>
 8003d64:	2b20      	cmp	r3, #32
 8003d66:	d060      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0x15e>
 8003d68:	2b20      	cmp	r3, #32
 8003d6a:	d867      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x170>
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d05c      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0x15e>
 8003d70:	2b10      	cmp	r3, #16
 8003d72:	d05a      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0x15e>
 8003d74:	e062      	b.n	8003e3c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d86:	f000 fd6d 	bl	8004864 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68ba      	ldr	r2, [r7, #8]
 8003da0:	609a      	str	r2, [r3, #8]
      break;
 8003da2:	e04f      	b.n	8003e44 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003db4:	f000 fd56 	bl	8004864 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689a      	ldr	r2, [r3, #8]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003dc6:	609a      	str	r2, [r3, #8]
      break;
 8003dc8:	e03c      	b.n	8003e44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	f000 fcca 	bl	8004770 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2150      	movs	r1, #80	@ 0x50
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 fd23 	bl	800482e <TIM_ITRx_SetConfig>
      break;
 8003de8:	e02c      	b.n	8003e44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003df6:	461a      	mov	r2, r3
 8003df8:	f000 fce9 	bl	80047ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2160      	movs	r1, #96	@ 0x60
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 fd13 	bl	800482e <TIM_ITRx_SetConfig>
      break;
 8003e08:	e01c      	b.n	8003e44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e16:	461a      	mov	r2, r3
 8003e18:	f000 fcaa 	bl	8004770 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2140      	movs	r1, #64	@ 0x40
 8003e22:	4618      	mov	r0, r3
 8003e24:	f000 fd03 	bl	800482e <TIM_ITRx_SetConfig>
      break;
 8003e28:	e00c      	b.n	8003e44 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4619      	mov	r1, r3
 8003e34:	4610      	mov	r0, r2
 8003e36:	f000 fcfa 	bl	800482e <TIM_ITRx_SetConfig>
      break;
 8003e3a:	e003      	b.n	8003e44 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e40:	e000      	b.n	8003e44 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003e42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3710      	adds	r7, #16
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b083      	sub	sp, #12
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr

08003e72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e72:	b480      	push	{r7}
 8003e74:	b083      	sub	sp, #12
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e7a:	bf00      	nop
 8003e7c:	370c      	adds	r7, #12
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr

08003e86 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b083      	sub	sp, #12
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e8e:	bf00      	nop
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr

08003e9a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003e9a:	b480      	push	{r7}
 8003e9c:	b083      	sub	sp, #12
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003ea2:	bf00      	nop
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr

08003eae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b083      	sub	sp, #12
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003eb6:	bf00      	nop
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr

08003ec2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b083      	sub	sp, #12
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003eca:	bf00      	nop
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr

08003ed6 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b084      	sub	sp, #16
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d107      	bne.n	8003efe <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003efc:	e02a      	b.n	8003f54 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d107      	bne.n	8003f18 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f16:	e01d      	b.n	8003f54 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d107      	bne.n	8003f32 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2204      	movs	r2, #4
 8003f26:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f30:	e010      	b.n	8003f54 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d107      	bne.n	8003f4c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2208      	movs	r2, #8
 8003f40:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f4a:	e003      	b.n	8003f54 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003f54:	68f8      	ldr	r0, [r7, #12]
 8003f56:	f7ff ffb4 	bl	8003ec2 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	771a      	strb	r2, [r3, #28]
}
 8003f60:	bf00      	nop
 8003f62:	3710      	adds	r7, #16
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f74:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d10b      	bne.n	8003f98 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2201      	movs	r2, #1
 8003f84:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	69db      	ldr	r3, [r3, #28]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d136      	bne.n	8003ffc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2201      	movs	r2, #1
 8003f92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f96:	e031      	b.n	8003ffc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d10b      	bne.n	8003fba <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2202      	movs	r2, #2
 8003fa6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	69db      	ldr	r3, [r3, #28]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d125      	bne.n	8003ffc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fb8:	e020      	b.n	8003ffc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d10b      	bne.n	8003fdc <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2204      	movs	r2, #4
 8003fc8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	69db      	ldr	r3, [r3, #28]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d114      	bne.n	8003ffc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fda:	e00f      	b.n	8003ffc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d10a      	bne.n	8003ffc <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2208      	movs	r2, #8
 8003fea:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	69db      	ldr	r3, [r3, #28]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d103      	bne.n	8003ffc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ffc:	68f8      	ldr	r0, [r7, #12]
 8003ffe:	f7fc f8fd 	bl	80001fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	771a      	strb	r2, [r3, #28]
}
 8004008:	bf00      	nop
 800400a:	3710      	adds	r7, #16
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800401c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	429a      	cmp	r2, r3
 8004026:	d103      	bne.n	8004030 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2201      	movs	r2, #1
 800402c:	771a      	strb	r2, [r3, #28]
 800402e:	e019      	b.n	8004064 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	429a      	cmp	r2, r3
 8004038:	d103      	bne.n	8004042 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2202      	movs	r2, #2
 800403e:	771a      	strb	r2, [r3, #28]
 8004040:	e010      	b.n	8004064 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	429a      	cmp	r2, r3
 800404a:	d103      	bne.n	8004054 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2204      	movs	r2, #4
 8004050:	771a      	strb	r2, [r3, #28]
 8004052:	e007      	b.n	8004064 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	429a      	cmp	r2, r3
 800405c:	d102      	bne.n	8004064 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2208      	movs	r2, #8
 8004062:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f7ff ff18 	bl	8003e9a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	771a      	strb	r2, [r3, #28]
}
 8004070:	bf00      	nop
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a46      	ldr	r2, [pc, #280]	@ (80041a4 <TIM_Base_SetConfig+0x12c>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d013      	beq.n	80040b8 <TIM_Base_SetConfig+0x40>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004096:	d00f      	beq.n	80040b8 <TIM_Base_SetConfig+0x40>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4a43      	ldr	r2, [pc, #268]	@ (80041a8 <TIM_Base_SetConfig+0x130>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d00b      	beq.n	80040b8 <TIM_Base_SetConfig+0x40>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a42      	ldr	r2, [pc, #264]	@ (80041ac <TIM_Base_SetConfig+0x134>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d007      	beq.n	80040b8 <TIM_Base_SetConfig+0x40>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a41      	ldr	r2, [pc, #260]	@ (80041b0 <TIM_Base_SetConfig+0x138>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d003      	beq.n	80040b8 <TIM_Base_SetConfig+0x40>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a40      	ldr	r2, [pc, #256]	@ (80041b4 <TIM_Base_SetConfig+0x13c>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d108      	bne.n	80040ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a35      	ldr	r2, [pc, #212]	@ (80041a4 <TIM_Base_SetConfig+0x12c>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d01f      	beq.n	8004112 <TIM_Base_SetConfig+0x9a>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040d8:	d01b      	beq.n	8004112 <TIM_Base_SetConfig+0x9a>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a32      	ldr	r2, [pc, #200]	@ (80041a8 <TIM_Base_SetConfig+0x130>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d017      	beq.n	8004112 <TIM_Base_SetConfig+0x9a>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a31      	ldr	r2, [pc, #196]	@ (80041ac <TIM_Base_SetConfig+0x134>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d013      	beq.n	8004112 <TIM_Base_SetConfig+0x9a>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a30      	ldr	r2, [pc, #192]	@ (80041b0 <TIM_Base_SetConfig+0x138>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d00f      	beq.n	8004112 <TIM_Base_SetConfig+0x9a>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a2f      	ldr	r2, [pc, #188]	@ (80041b4 <TIM_Base_SetConfig+0x13c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d00b      	beq.n	8004112 <TIM_Base_SetConfig+0x9a>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a2e      	ldr	r2, [pc, #184]	@ (80041b8 <TIM_Base_SetConfig+0x140>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d007      	beq.n	8004112 <TIM_Base_SetConfig+0x9a>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a2d      	ldr	r2, [pc, #180]	@ (80041bc <TIM_Base_SetConfig+0x144>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d003      	beq.n	8004112 <TIM_Base_SetConfig+0x9a>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a2c      	ldr	r2, [pc, #176]	@ (80041c0 <TIM_Base_SetConfig+0x148>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d108      	bne.n	8004124 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004118:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	68fa      	ldr	r2, [r7, #12]
 8004120:	4313      	orrs	r3, r2
 8004122:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	4313      	orrs	r3, r2
 8004130:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	68fa      	ldr	r2, [r7, #12]
 8004136:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	689a      	ldr	r2, [r3, #8]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a16      	ldr	r2, [pc, #88]	@ (80041a4 <TIM_Base_SetConfig+0x12c>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d00f      	beq.n	8004170 <TIM_Base_SetConfig+0xf8>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a18      	ldr	r2, [pc, #96]	@ (80041b4 <TIM_Base_SetConfig+0x13c>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d00b      	beq.n	8004170 <TIM_Base_SetConfig+0xf8>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a17      	ldr	r2, [pc, #92]	@ (80041b8 <TIM_Base_SetConfig+0x140>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d007      	beq.n	8004170 <TIM_Base_SetConfig+0xf8>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	4a16      	ldr	r2, [pc, #88]	@ (80041bc <TIM_Base_SetConfig+0x144>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d003      	beq.n	8004170 <TIM_Base_SetConfig+0xf8>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a15      	ldr	r2, [pc, #84]	@ (80041c0 <TIM_Base_SetConfig+0x148>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d103      	bne.n	8004178 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	691a      	ldr	r2, [r3, #16]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	2b01      	cmp	r3, #1
 8004188:	d105      	bne.n	8004196 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	f023 0201 	bic.w	r2, r3, #1
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	611a      	str	r2, [r3, #16]
  }
}
 8004196:	bf00      	nop
 8004198:	3714      	adds	r7, #20
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	40012c00 	.word	0x40012c00
 80041a8:	40000400 	.word	0x40000400
 80041ac:	40000800 	.word	0x40000800
 80041b0:	40000c00 	.word	0x40000c00
 80041b4:	40013400 	.word	0x40013400
 80041b8:	40014000 	.word	0x40014000
 80041bc:	40014400 	.word	0x40014400
 80041c0:	40014800 	.word	0x40014800

080041c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b087      	sub	sp, #28
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a1b      	ldr	r3, [r3, #32]
 80041d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	f023 0201 	bic.w	r2, r3, #1
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f023 0303 	bic.w	r3, r3, #3
 80041fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68fa      	ldr	r2, [r7, #12]
 8004206:	4313      	orrs	r3, r2
 8004208:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f023 0302 	bic.w	r3, r3, #2
 8004210:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	4313      	orrs	r3, r2
 800421a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a2c      	ldr	r2, [pc, #176]	@ (80042d0 <TIM_OC1_SetConfig+0x10c>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d00f      	beq.n	8004244 <TIM_OC1_SetConfig+0x80>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a2b      	ldr	r2, [pc, #172]	@ (80042d4 <TIM_OC1_SetConfig+0x110>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d00b      	beq.n	8004244 <TIM_OC1_SetConfig+0x80>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a2a      	ldr	r2, [pc, #168]	@ (80042d8 <TIM_OC1_SetConfig+0x114>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d007      	beq.n	8004244 <TIM_OC1_SetConfig+0x80>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a29      	ldr	r2, [pc, #164]	@ (80042dc <TIM_OC1_SetConfig+0x118>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d003      	beq.n	8004244 <TIM_OC1_SetConfig+0x80>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a28      	ldr	r2, [pc, #160]	@ (80042e0 <TIM_OC1_SetConfig+0x11c>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d10c      	bne.n	800425e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	f023 0308 	bic.w	r3, r3, #8
 800424a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	697a      	ldr	r2, [r7, #20]
 8004252:	4313      	orrs	r3, r2
 8004254:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	f023 0304 	bic.w	r3, r3, #4
 800425c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a1b      	ldr	r2, [pc, #108]	@ (80042d0 <TIM_OC1_SetConfig+0x10c>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d00f      	beq.n	8004286 <TIM_OC1_SetConfig+0xc2>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a1a      	ldr	r2, [pc, #104]	@ (80042d4 <TIM_OC1_SetConfig+0x110>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d00b      	beq.n	8004286 <TIM_OC1_SetConfig+0xc2>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a19      	ldr	r2, [pc, #100]	@ (80042d8 <TIM_OC1_SetConfig+0x114>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d007      	beq.n	8004286 <TIM_OC1_SetConfig+0xc2>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a18      	ldr	r2, [pc, #96]	@ (80042dc <TIM_OC1_SetConfig+0x118>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d003      	beq.n	8004286 <TIM_OC1_SetConfig+0xc2>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a17      	ldr	r2, [pc, #92]	@ (80042e0 <TIM_OC1_SetConfig+0x11c>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d111      	bne.n	80042aa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800428c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004294:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	4313      	orrs	r3, r2
 800429e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	621a      	str	r2, [r3, #32]
}
 80042c4:	bf00      	nop
 80042c6:	371c      	adds	r7, #28
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr
 80042d0:	40012c00 	.word	0x40012c00
 80042d4:	40013400 	.word	0x40013400
 80042d8:	40014000 	.word	0x40014000
 80042dc:	40014400 	.word	0x40014400
 80042e0:	40014800 	.word	0x40014800

080042e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b087      	sub	sp, #28
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	f023 0210 	bic.w	r2, r3, #16
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004312:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004316:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800431e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	021b      	lsls	r3, r3, #8
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	4313      	orrs	r3, r2
 800432a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	f023 0320 	bic.w	r3, r3, #32
 8004332:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	011b      	lsls	r3, r3, #4
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	4313      	orrs	r3, r2
 800433e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a28      	ldr	r2, [pc, #160]	@ (80043e4 <TIM_OC2_SetConfig+0x100>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d003      	beq.n	8004350 <TIM_OC2_SetConfig+0x6c>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4a27      	ldr	r2, [pc, #156]	@ (80043e8 <TIM_OC2_SetConfig+0x104>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d10d      	bne.n	800436c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004356:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	4313      	orrs	r3, r2
 8004362:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800436a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a1d      	ldr	r2, [pc, #116]	@ (80043e4 <TIM_OC2_SetConfig+0x100>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d00f      	beq.n	8004394 <TIM_OC2_SetConfig+0xb0>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a1c      	ldr	r2, [pc, #112]	@ (80043e8 <TIM_OC2_SetConfig+0x104>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d00b      	beq.n	8004394 <TIM_OC2_SetConfig+0xb0>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a1b      	ldr	r2, [pc, #108]	@ (80043ec <TIM_OC2_SetConfig+0x108>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d007      	beq.n	8004394 <TIM_OC2_SetConfig+0xb0>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a1a      	ldr	r2, [pc, #104]	@ (80043f0 <TIM_OC2_SetConfig+0x10c>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d003      	beq.n	8004394 <TIM_OC2_SetConfig+0xb0>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a19      	ldr	r2, [pc, #100]	@ (80043f4 <TIM_OC2_SetConfig+0x110>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d113      	bne.n	80043bc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800439a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80043a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	697a      	ldr	r2, [r7, #20]
 80043d4:	621a      	str	r2, [r3, #32]
}
 80043d6:	bf00      	nop
 80043d8:	371c      	adds	r7, #28
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	40012c00 	.word	0x40012c00
 80043e8:	40013400 	.word	0x40013400
 80043ec:	40014000 	.word	0x40014000
 80043f0:	40014400 	.word	0x40014400
 80043f4:	40014800 	.word	0x40014800

080043f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b087      	sub	sp, #28
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a1b      	ldr	r3, [r3, #32]
 800440c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	69db      	ldr	r3, [r3, #28]
 800441e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800442a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f023 0303 	bic.w	r3, r3, #3
 8004432:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68fa      	ldr	r2, [r7, #12]
 800443a:	4313      	orrs	r3, r2
 800443c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004444:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	021b      	lsls	r3, r3, #8
 800444c:	697a      	ldr	r2, [r7, #20]
 800444e:	4313      	orrs	r3, r2
 8004450:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a27      	ldr	r2, [pc, #156]	@ (80044f4 <TIM_OC3_SetConfig+0xfc>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d003      	beq.n	8004462 <TIM_OC3_SetConfig+0x6a>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a26      	ldr	r2, [pc, #152]	@ (80044f8 <TIM_OC3_SetConfig+0x100>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d10d      	bne.n	800447e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004468:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	021b      	lsls	r3, r3, #8
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	4313      	orrs	r3, r2
 8004474:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800447c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a1c      	ldr	r2, [pc, #112]	@ (80044f4 <TIM_OC3_SetConfig+0xfc>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d00f      	beq.n	80044a6 <TIM_OC3_SetConfig+0xae>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a1b      	ldr	r2, [pc, #108]	@ (80044f8 <TIM_OC3_SetConfig+0x100>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d00b      	beq.n	80044a6 <TIM_OC3_SetConfig+0xae>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a1a      	ldr	r2, [pc, #104]	@ (80044fc <TIM_OC3_SetConfig+0x104>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d007      	beq.n	80044a6 <TIM_OC3_SetConfig+0xae>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a19      	ldr	r2, [pc, #100]	@ (8004500 <TIM_OC3_SetConfig+0x108>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d003      	beq.n	80044a6 <TIM_OC3_SetConfig+0xae>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a18      	ldr	r2, [pc, #96]	@ (8004504 <TIM_OC3_SetConfig+0x10c>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d113      	bne.n	80044ce <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80044b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	695b      	ldr	r3, [r3, #20]
 80044ba:	011b      	lsls	r3, r3, #4
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4313      	orrs	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	699b      	ldr	r3, [r3, #24]
 80044c6:	011b      	lsls	r3, r3, #4
 80044c8:	693a      	ldr	r2, [r7, #16]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685a      	ldr	r2, [r3, #4]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	697a      	ldr	r2, [r7, #20]
 80044e6:	621a      	str	r2, [r3, #32]
}
 80044e8:	bf00      	nop
 80044ea:	371c      	adds	r7, #28
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr
 80044f4:	40012c00 	.word	0x40012c00
 80044f8:	40013400 	.word	0x40013400
 80044fc:	40014000 	.word	0x40014000
 8004500:	40014400 	.word	0x40014400
 8004504:	40014800 	.word	0x40014800

08004508 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004508:	b480      	push	{r7}
 800450a:	b087      	sub	sp, #28
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6a1b      	ldr	r3, [r3, #32]
 800451c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	69db      	ldr	r3, [r3, #28]
 800452e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004536:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800453a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004542:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	021b      	lsls	r3, r3, #8
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	4313      	orrs	r3, r2
 800454e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004556:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	031b      	lsls	r3, r3, #12
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	4313      	orrs	r3, r2
 8004562:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a18      	ldr	r2, [pc, #96]	@ (80045c8 <TIM_OC4_SetConfig+0xc0>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d00f      	beq.n	800458c <TIM_OC4_SetConfig+0x84>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a17      	ldr	r2, [pc, #92]	@ (80045cc <TIM_OC4_SetConfig+0xc4>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d00b      	beq.n	800458c <TIM_OC4_SetConfig+0x84>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a16      	ldr	r2, [pc, #88]	@ (80045d0 <TIM_OC4_SetConfig+0xc8>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d007      	beq.n	800458c <TIM_OC4_SetConfig+0x84>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a15      	ldr	r2, [pc, #84]	@ (80045d4 <TIM_OC4_SetConfig+0xcc>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d003      	beq.n	800458c <TIM_OC4_SetConfig+0x84>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4a14      	ldr	r2, [pc, #80]	@ (80045d8 <TIM_OC4_SetConfig+0xd0>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d109      	bne.n	80045a0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004592:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	019b      	lsls	r3, r3, #6
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	4313      	orrs	r3, r2
 800459e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685a      	ldr	r2, [r3, #4]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	693a      	ldr	r2, [r7, #16]
 80045b8:	621a      	str	r2, [r3, #32]
}
 80045ba:	bf00      	nop
 80045bc:	371c      	adds	r7, #28
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	40012c00 	.word	0x40012c00
 80045cc:	40013400 	.word	0x40013400
 80045d0:	40014000 	.word	0x40014000
 80045d4:	40014400 	.word	0x40014400
 80045d8:	40014800 	.word	0x40014800

080045dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80045dc:	b480      	push	{r7}
 80045de:	b087      	sub	sp, #28
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a1b      	ldr	r3, [r3, #32]
 80045f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800460a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800460e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	4313      	orrs	r3, r2
 8004618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004620:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	041b      	lsls	r3, r3, #16
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	4313      	orrs	r3, r2
 800462c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a17      	ldr	r2, [pc, #92]	@ (8004690 <TIM_OC5_SetConfig+0xb4>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d00f      	beq.n	8004656 <TIM_OC5_SetConfig+0x7a>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a16      	ldr	r2, [pc, #88]	@ (8004694 <TIM_OC5_SetConfig+0xb8>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d00b      	beq.n	8004656 <TIM_OC5_SetConfig+0x7a>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a15      	ldr	r2, [pc, #84]	@ (8004698 <TIM_OC5_SetConfig+0xbc>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d007      	beq.n	8004656 <TIM_OC5_SetConfig+0x7a>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a14      	ldr	r2, [pc, #80]	@ (800469c <TIM_OC5_SetConfig+0xc0>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d003      	beq.n	8004656 <TIM_OC5_SetConfig+0x7a>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a13      	ldr	r2, [pc, #76]	@ (80046a0 <TIM_OC5_SetConfig+0xc4>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d109      	bne.n	800466a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800465c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	021b      	lsls	r3, r3, #8
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	4313      	orrs	r3, r2
 8004668:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	697a      	ldr	r2, [r7, #20]
 800466e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68fa      	ldr	r2, [r7, #12]
 8004674:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	685a      	ldr	r2, [r3, #4]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	621a      	str	r2, [r3, #32]
}
 8004684:	bf00      	nop
 8004686:	371c      	adds	r7, #28
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	40012c00 	.word	0x40012c00
 8004694:	40013400 	.word	0x40013400
 8004698:	40014000 	.word	0x40014000
 800469c:	40014400 	.word	0x40014400
 80046a0:	40014800 	.word	0x40014800

080046a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b087      	sub	sp, #28
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a1b      	ldr	r3, [r3, #32]
 80046b2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a1b      	ldr	r3, [r3, #32]
 80046b8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	021b      	lsls	r3, r3, #8
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80046ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	051b      	lsls	r3, r3, #20
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a18      	ldr	r2, [pc, #96]	@ (800475c <TIM_OC6_SetConfig+0xb8>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d00f      	beq.n	8004720 <TIM_OC6_SetConfig+0x7c>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a17      	ldr	r2, [pc, #92]	@ (8004760 <TIM_OC6_SetConfig+0xbc>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d00b      	beq.n	8004720 <TIM_OC6_SetConfig+0x7c>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	4a16      	ldr	r2, [pc, #88]	@ (8004764 <TIM_OC6_SetConfig+0xc0>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d007      	beq.n	8004720 <TIM_OC6_SetConfig+0x7c>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a15      	ldr	r2, [pc, #84]	@ (8004768 <TIM_OC6_SetConfig+0xc4>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d003      	beq.n	8004720 <TIM_OC6_SetConfig+0x7c>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a14      	ldr	r2, [pc, #80]	@ (800476c <TIM_OC6_SetConfig+0xc8>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d109      	bne.n	8004734 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004726:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	029b      	lsls	r3, r3, #10
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	4313      	orrs	r3, r2
 8004732:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	621a      	str	r2, [r3, #32]
}
 800474e:	bf00      	nop
 8004750:	371c      	adds	r7, #28
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	40012c00 	.word	0x40012c00
 8004760:	40013400 	.word	0x40013400
 8004764:	40014000 	.word	0x40014000
 8004768:	40014400 	.word	0x40014400
 800476c:	40014800 	.word	0x40014800

08004770 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004770:	b480      	push	{r7}
 8004772:	b087      	sub	sp, #28
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6a1b      	ldr	r3, [r3, #32]
 8004780:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	f023 0201 	bic.w	r2, r3, #1
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800479a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	011b      	lsls	r3, r3, #4
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	f023 030a 	bic.w	r3, r3, #10
 80047ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	697a      	ldr	r2, [r7, #20]
 80047c0:	621a      	str	r2, [r3, #32]
}
 80047c2:	bf00      	nop
 80047c4:	371c      	adds	r7, #28
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr

080047ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b087      	sub	sp, #28
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	60f8      	str	r0, [r7, #12]
 80047d6:	60b9      	str	r1, [r7, #8]
 80047d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6a1b      	ldr	r3, [r3, #32]
 80047de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6a1b      	ldr	r3, [r3, #32]
 80047e4:	f023 0210 	bic.w	r2, r3, #16
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	031b      	lsls	r3, r3, #12
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	4313      	orrs	r3, r2
 8004802:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800480a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	4313      	orrs	r3, r2
 8004814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	693a      	ldr	r2, [r7, #16]
 800481a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	621a      	str	r2, [r3, #32]
}
 8004822:	bf00      	nop
 8004824:	371c      	adds	r7, #28
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr

0800482e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800482e:	b480      	push	{r7}
 8004830:	b085      	sub	sp, #20
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
 8004836:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004844:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004846:	683a      	ldr	r2, [r7, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	4313      	orrs	r3, r2
 800484c:	f043 0307 	orr.w	r3, r3, #7
 8004850:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	68fa      	ldr	r2, [r7, #12]
 8004856:	609a      	str	r2, [r3, #8]
}
 8004858:	bf00      	nop
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004864:	b480      	push	{r7}
 8004866:	b087      	sub	sp, #28
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
 8004870:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800487e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	021a      	lsls	r2, r3, #8
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	431a      	orrs	r2, r3
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	4313      	orrs	r3, r2
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	4313      	orrs	r3, r2
 8004890:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	697a      	ldr	r2, [r7, #20]
 8004896:	609a      	str	r2, [r3, #8]
}
 8004898:	bf00      	nop
 800489a:	371c      	adds	r7, #28
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr

080048a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b087      	sub	sp, #28
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	f003 031f 	and.w	r3, r3, #31
 80048b6:	2201      	movs	r2, #1
 80048b8:	fa02 f303 	lsl.w	r3, r2, r3
 80048bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6a1a      	ldr	r2, [r3, #32]
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	43db      	mvns	r3, r3
 80048c6:	401a      	ands	r2, r3
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6a1a      	ldr	r2, [r3, #32]
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	f003 031f 	and.w	r3, r3, #31
 80048d6:	6879      	ldr	r1, [r7, #4]
 80048d8:	fa01 f303 	lsl.w	r3, r1, r3
 80048dc:	431a      	orrs	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	621a      	str	r2, [r3, #32]
}
 80048e2:	bf00      	nop
 80048e4:	371c      	adds	r7, #28
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
	...

080048f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004900:	2b01      	cmp	r3, #1
 8004902:	d101      	bne.n	8004908 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004904:	2302      	movs	r3, #2
 8004906:	e068      	b.n	80049da <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2202      	movs	r2, #2
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a2e      	ldr	r2, [pc, #184]	@ (80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d004      	beq.n	800493c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a2d      	ldr	r2, [pc, #180]	@ (80049ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d108      	bne.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004942:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	4313      	orrs	r3, r2
 800494c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004954:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	4313      	orrs	r3, r2
 800495e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a1e      	ldr	r2, [pc, #120]	@ (80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d01d      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800497a:	d018      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a1b      	ldr	r2, [pc, #108]	@ (80049f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d013      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a1a      	ldr	r2, [pc, #104]	@ (80049f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d00e      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a18      	ldr	r2, [pc, #96]	@ (80049f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d009      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a13      	ldr	r2, [pc, #76]	@ (80049ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d004      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a14      	ldr	r2, [pc, #80]	@ (80049fc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d10c      	bne.n	80049c8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	68ba      	ldr	r2, [r7, #8]
 80049bc:	4313      	orrs	r3, r2
 80049be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3714      	adds	r7, #20
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	40012c00 	.word	0x40012c00
 80049ec:	40013400 	.word	0x40013400
 80049f0:	40000400 	.word	0x40000400
 80049f4:	40000800 	.word	0x40000800
 80049f8:	40000c00 	.word	0x40000c00
 80049fc:	40014000 	.word	0x40014000

08004a00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a08:	bf00      	nop
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a1c:	bf00      	nop
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <memset>:
 8004a3c:	4402      	add	r2, r0
 8004a3e:	4603      	mov	r3, r0
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d100      	bne.n	8004a46 <memset+0xa>
 8004a44:	4770      	bx	lr
 8004a46:	f803 1b01 	strb.w	r1, [r3], #1
 8004a4a:	e7f9      	b.n	8004a40 <memset+0x4>

08004a4c <__libc_init_array>:
 8004a4c:	b570      	push	{r4, r5, r6, lr}
 8004a4e:	4d0d      	ldr	r5, [pc, #52]	@ (8004a84 <__libc_init_array+0x38>)
 8004a50:	4c0d      	ldr	r4, [pc, #52]	@ (8004a88 <__libc_init_array+0x3c>)
 8004a52:	1b64      	subs	r4, r4, r5
 8004a54:	10a4      	asrs	r4, r4, #2
 8004a56:	2600      	movs	r6, #0
 8004a58:	42a6      	cmp	r6, r4
 8004a5a:	d109      	bne.n	8004a70 <__libc_init_array+0x24>
 8004a5c:	4d0b      	ldr	r5, [pc, #44]	@ (8004a8c <__libc_init_array+0x40>)
 8004a5e:	4c0c      	ldr	r4, [pc, #48]	@ (8004a90 <__libc_init_array+0x44>)
 8004a60:	f000 f818 	bl	8004a94 <_init>
 8004a64:	1b64      	subs	r4, r4, r5
 8004a66:	10a4      	asrs	r4, r4, #2
 8004a68:	2600      	movs	r6, #0
 8004a6a:	42a6      	cmp	r6, r4
 8004a6c:	d105      	bne.n	8004a7a <__libc_init_array+0x2e>
 8004a6e:	bd70      	pop	{r4, r5, r6, pc}
 8004a70:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a74:	4798      	blx	r3
 8004a76:	3601      	adds	r6, #1
 8004a78:	e7ee      	b.n	8004a58 <__libc_init_array+0xc>
 8004a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a7e:	4798      	blx	r3
 8004a80:	3601      	adds	r6, #1
 8004a82:	e7f2      	b.n	8004a6a <__libc_init_array+0x1e>
 8004a84:	08004aec 	.word	0x08004aec
 8004a88:	08004aec 	.word	0x08004aec
 8004a8c:	08004aec 	.word	0x08004aec
 8004a90:	08004af0 	.word	0x08004af0

08004a94 <_init>:
 8004a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a96:	bf00      	nop
 8004a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a9a:	bc08      	pop	{r3}
 8004a9c:	469e      	mov	lr, r3
 8004a9e:	4770      	bx	lr

08004aa0 <_fini>:
 8004aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aa2:	bf00      	nop
 8004aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aa6:	bc08      	pop	{r3}
 8004aa8:	469e      	mov	lr, r3
 8004aaa:	4770      	bx	lr
