-- ==============================================================
-- Generated by Vitis HLS v2023.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity BlackBoxJam_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    wa_in_2_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    wa_in_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    wa_in_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    wa_in_2_empty_n : IN STD_LOGIC;
    wa_in_2_read : OUT STD_LOGIC;
    wa_out_m_buffer_2_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    wa_out_m_buffer_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    wa_out_m_buffer_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    wa_out_m_buffer_2_full_n : IN STD_LOGIC;
    wa_out_m_buffer_2_write : OUT STD_LOGIC;
    empty : IN STD_LOGIC_VECTOR (31 downto 0);
    weights6_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weights6_ce0 : OUT STD_LOGIC;
    weights6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    threshs6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    threshs6_ce0 : OUT STD_LOGIC;
    threshs6_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of BlackBoxJam_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_36 : STD_LOGIC_VECTOR (5 downto 0) := "110110";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln122_reg_2153 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_reg_2162 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op173_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal icmp_ln159_reg_2171 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln159_reg_2171_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln122_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal wa_in_2_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal wa_out_m_buffer_2_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal nf_12_reg_2148 : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_12_reg_2148_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln117_fu_678_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln117_reg_2157 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln125_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_reg_2166 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_reg_2166_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_reg_2166_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln159_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln159_reg_2171_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln159_reg_2171_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_reg_2175 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_938_p131 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln67_1342_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_1342_reg_2258 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln169_671_fu_1674_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln169_671_reg_2263 : STD_LOGIC_VECTOR (1 downto 0);
    signal result_fu_1712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_reg_2273 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_inElem_reg_503 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter1_inElem_reg_503 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter2_inElem_reg_503 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter3_inElem_reg_503 : STD_LOGIC_VECTOR (3 downto 0);
    signal idxprom2_i22_i_fu_1524_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idxprom2_i_i_fu_1680_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tile_fu_182 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tile_12_fu_1529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tile_13_fu_1540_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal sf_fu_186 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sf_10_fu_694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal i_15_fu_672_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_03623_i_fu_194 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln169_672_fu_1706_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal inputBuf_fu_198 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_145_fu_202 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_146_fu_206 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_147_fu_210 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_148_fu_214 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_149_fu_218 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_150_fu_222 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_151_fu_226 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_152_fu_230 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_153_fu_234 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_154_fu_238 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_155_fu_242 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_156_fu_246 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_157_fu_250 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_158_fu_254 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_159_fu_258 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_160_fu_262 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_161_fu_266 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_162_fu_270 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_163_fu_274 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_164_fu_278 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_165_fu_282 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_166_fu_286 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_167_fu_290 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_168_fu_294 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_169_fu_298 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_170_fu_302 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_171_fu_306 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_172_fu_310 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_173_fu_314 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_174_fu_318 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_175_fu_322 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_176_fu_326 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_177_fu_330 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_178_fu_334 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_179_fu_338 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_180_fu_342 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_181_fu_346 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_182_fu_350 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_183_fu_354 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_184_fu_358 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_185_fu_362 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_186_fu_366 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_187_fu_370 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_188_fu_374 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_189_fu_378 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_190_fu_382 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_191_fu_386 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_192_fu_390 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_193_fu_394 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_194_fu_398 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_195_fu_402 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_196_fu_406 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_197_fu_410 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_198_fu_414 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_199_fu_418 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_200_fu_422 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_201_fu_426 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_202_fu_430 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_203_fu_434 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_204_fu_438 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_205_fu_442 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_206_fu_446 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inputBuf_207_fu_450 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal nf_10_fu_454 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal nf_13_fu_723_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal nf_fu_711_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_fu_938_p129 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln108_fu_1552_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_1264_fu_1556_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_fu_1560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1764_fu_1572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_1343_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1765_fu_1580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_1344_fu_1594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1766_fu_1604_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_1345_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1767_fu_1612_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_1346_fu_1626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1768_fu_1636_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_1347_fu_1652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1769_fu_1644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_1348_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln169_1217_fu_1632_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln169_1218_fu_1664_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln169_670_fu_1668_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln169_1216_fu_1600_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln137_fu_1687_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln169_fu_1694_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln169_1219_fu_1703_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln169_fu_1697_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1471 : BOOLEAN;
    signal tmp_i_fu_938_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p65 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p67 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p69 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p71 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p73 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p75 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p77 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p79 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p81 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p83 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p85 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p87 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p89 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p91 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p93 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p95 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p97 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p99 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p101 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p103 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p105 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p107 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p109 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p111 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p113 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p115 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p117 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p119 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p121 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p123 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p125 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_938_p127 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component BlackBoxJam_sparsemux_129_6_4_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (5 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (5 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (5 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (5 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (5 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (5 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (5 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (5 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (5 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (5 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (5 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (5 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (5 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (5 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (5 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (5 downto 0);
        din31_WIDTH : INTEGER;
        CASE32 : STD_LOGIC_VECTOR (5 downto 0);
        din32_WIDTH : INTEGER;
        CASE33 : STD_LOGIC_VECTOR (5 downto 0);
        din33_WIDTH : INTEGER;
        CASE34 : STD_LOGIC_VECTOR (5 downto 0);
        din34_WIDTH : INTEGER;
        CASE35 : STD_LOGIC_VECTOR (5 downto 0);
        din35_WIDTH : INTEGER;
        CASE36 : STD_LOGIC_VECTOR (5 downto 0);
        din36_WIDTH : INTEGER;
        CASE37 : STD_LOGIC_VECTOR (5 downto 0);
        din37_WIDTH : INTEGER;
        CASE38 : STD_LOGIC_VECTOR (5 downto 0);
        din38_WIDTH : INTEGER;
        CASE39 : STD_LOGIC_VECTOR (5 downto 0);
        din39_WIDTH : INTEGER;
        CASE40 : STD_LOGIC_VECTOR (5 downto 0);
        din40_WIDTH : INTEGER;
        CASE41 : STD_LOGIC_VECTOR (5 downto 0);
        din41_WIDTH : INTEGER;
        CASE42 : STD_LOGIC_VECTOR (5 downto 0);
        din42_WIDTH : INTEGER;
        CASE43 : STD_LOGIC_VECTOR (5 downto 0);
        din43_WIDTH : INTEGER;
        CASE44 : STD_LOGIC_VECTOR (5 downto 0);
        din44_WIDTH : INTEGER;
        CASE45 : STD_LOGIC_VECTOR (5 downto 0);
        din45_WIDTH : INTEGER;
        CASE46 : STD_LOGIC_VECTOR (5 downto 0);
        din46_WIDTH : INTEGER;
        CASE47 : STD_LOGIC_VECTOR (5 downto 0);
        din47_WIDTH : INTEGER;
        CASE48 : STD_LOGIC_VECTOR (5 downto 0);
        din48_WIDTH : INTEGER;
        CASE49 : STD_LOGIC_VECTOR (5 downto 0);
        din49_WIDTH : INTEGER;
        CASE50 : STD_LOGIC_VECTOR (5 downto 0);
        din50_WIDTH : INTEGER;
        CASE51 : STD_LOGIC_VECTOR (5 downto 0);
        din51_WIDTH : INTEGER;
        CASE52 : STD_LOGIC_VECTOR (5 downto 0);
        din52_WIDTH : INTEGER;
        CASE53 : STD_LOGIC_VECTOR (5 downto 0);
        din53_WIDTH : INTEGER;
        CASE54 : STD_LOGIC_VECTOR (5 downto 0);
        din54_WIDTH : INTEGER;
        CASE55 : STD_LOGIC_VECTOR (5 downto 0);
        din55_WIDTH : INTEGER;
        CASE56 : STD_LOGIC_VECTOR (5 downto 0);
        din56_WIDTH : INTEGER;
        CASE57 : STD_LOGIC_VECTOR (5 downto 0);
        din57_WIDTH : INTEGER;
        CASE58 : STD_LOGIC_VECTOR (5 downto 0);
        din58_WIDTH : INTEGER;
        CASE59 : STD_LOGIC_VECTOR (5 downto 0);
        din59_WIDTH : INTEGER;
        CASE60 : STD_LOGIC_VECTOR (5 downto 0);
        din60_WIDTH : INTEGER;
        CASE61 : STD_LOGIC_VECTOR (5 downto 0);
        din61_WIDTH : INTEGER;
        CASE62 : STD_LOGIC_VECTOR (5 downto 0);
        din62_WIDTH : INTEGER;
        CASE63 : STD_LOGIC_VECTOR (5 downto 0);
        din63_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (3 downto 0);
        din3 : IN STD_LOGIC_VECTOR (3 downto 0);
        din4 : IN STD_LOGIC_VECTOR (3 downto 0);
        din5 : IN STD_LOGIC_VECTOR (3 downto 0);
        din6 : IN STD_LOGIC_VECTOR (3 downto 0);
        din7 : IN STD_LOGIC_VECTOR (3 downto 0);
        din8 : IN STD_LOGIC_VECTOR (3 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        din11 : IN STD_LOGIC_VECTOR (3 downto 0);
        din12 : IN STD_LOGIC_VECTOR (3 downto 0);
        din13 : IN STD_LOGIC_VECTOR (3 downto 0);
        din14 : IN STD_LOGIC_VECTOR (3 downto 0);
        din15 : IN STD_LOGIC_VECTOR (3 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        din17 : IN STD_LOGIC_VECTOR (3 downto 0);
        din18 : IN STD_LOGIC_VECTOR (3 downto 0);
        din19 : IN STD_LOGIC_VECTOR (3 downto 0);
        din20 : IN STD_LOGIC_VECTOR (3 downto 0);
        din21 : IN STD_LOGIC_VECTOR (3 downto 0);
        din22 : IN STD_LOGIC_VECTOR (3 downto 0);
        din23 : IN STD_LOGIC_VECTOR (3 downto 0);
        din24 : IN STD_LOGIC_VECTOR (3 downto 0);
        din25 : IN STD_LOGIC_VECTOR (3 downto 0);
        din26 : IN STD_LOGIC_VECTOR (3 downto 0);
        din27 : IN STD_LOGIC_VECTOR (3 downto 0);
        din28 : IN STD_LOGIC_VECTOR (3 downto 0);
        din29 : IN STD_LOGIC_VECTOR (3 downto 0);
        din30 : IN STD_LOGIC_VECTOR (3 downto 0);
        din31 : IN STD_LOGIC_VECTOR (3 downto 0);
        din32 : IN STD_LOGIC_VECTOR (3 downto 0);
        din33 : IN STD_LOGIC_VECTOR (3 downto 0);
        din34 : IN STD_LOGIC_VECTOR (3 downto 0);
        din35 : IN STD_LOGIC_VECTOR (3 downto 0);
        din36 : IN STD_LOGIC_VECTOR (3 downto 0);
        din37 : IN STD_LOGIC_VECTOR (3 downto 0);
        din38 : IN STD_LOGIC_VECTOR (3 downto 0);
        din39 : IN STD_LOGIC_VECTOR (3 downto 0);
        din40 : IN STD_LOGIC_VECTOR (3 downto 0);
        din41 : IN STD_LOGIC_VECTOR (3 downto 0);
        din42 : IN STD_LOGIC_VECTOR (3 downto 0);
        din43 : IN STD_LOGIC_VECTOR (3 downto 0);
        din44 : IN STD_LOGIC_VECTOR (3 downto 0);
        din45 : IN STD_LOGIC_VECTOR (3 downto 0);
        din46 : IN STD_LOGIC_VECTOR (3 downto 0);
        din47 : IN STD_LOGIC_VECTOR (3 downto 0);
        din48 : IN STD_LOGIC_VECTOR (3 downto 0);
        din49 : IN STD_LOGIC_VECTOR (3 downto 0);
        din50 : IN STD_LOGIC_VECTOR (3 downto 0);
        din51 : IN STD_LOGIC_VECTOR (3 downto 0);
        din52 : IN STD_LOGIC_VECTOR (3 downto 0);
        din53 : IN STD_LOGIC_VECTOR (3 downto 0);
        din54 : IN STD_LOGIC_VECTOR (3 downto 0);
        din55 : IN STD_LOGIC_VECTOR (3 downto 0);
        din56 : IN STD_LOGIC_VECTOR (3 downto 0);
        din57 : IN STD_LOGIC_VECTOR (3 downto 0);
        din58 : IN STD_LOGIC_VECTOR (3 downto 0);
        din59 : IN STD_LOGIC_VECTOR (3 downto 0);
        din60 : IN STD_LOGIC_VECTOR (3 downto 0);
        din61 : IN STD_LOGIC_VECTOR (3 downto 0);
        din62 : IN STD_LOGIC_VECTOR (3 downto 0);
        din63 : IN STD_LOGIC_VECTOR (3 downto 0);
        def : IN STD_LOGIC_VECTOR (3 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component BlackBoxJam_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_129_6_4_1_1_U595 : component BlackBoxJam_sparsemux_129_6_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 4,
        CASE1 => "000001",
        din1_WIDTH => 4,
        CASE2 => "000010",
        din2_WIDTH => 4,
        CASE3 => "000011",
        din3_WIDTH => 4,
        CASE4 => "000100",
        din4_WIDTH => 4,
        CASE5 => "000101",
        din5_WIDTH => 4,
        CASE6 => "000110",
        din6_WIDTH => 4,
        CASE7 => "000111",
        din7_WIDTH => 4,
        CASE8 => "001000",
        din8_WIDTH => 4,
        CASE9 => "001001",
        din9_WIDTH => 4,
        CASE10 => "001010",
        din10_WIDTH => 4,
        CASE11 => "001011",
        din11_WIDTH => 4,
        CASE12 => "001100",
        din12_WIDTH => 4,
        CASE13 => "001101",
        din13_WIDTH => 4,
        CASE14 => "001110",
        din14_WIDTH => 4,
        CASE15 => "001111",
        din15_WIDTH => 4,
        CASE16 => "010000",
        din16_WIDTH => 4,
        CASE17 => "010001",
        din17_WIDTH => 4,
        CASE18 => "010010",
        din18_WIDTH => 4,
        CASE19 => "010011",
        din19_WIDTH => 4,
        CASE20 => "010100",
        din20_WIDTH => 4,
        CASE21 => "010101",
        din21_WIDTH => 4,
        CASE22 => "010110",
        din22_WIDTH => 4,
        CASE23 => "010111",
        din23_WIDTH => 4,
        CASE24 => "011000",
        din24_WIDTH => 4,
        CASE25 => "011001",
        din25_WIDTH => 4,
        CASE26 => "011010",
        din26_WIDTH => 4,
        CASE27 => "011011",
        din27_WIDTH => 4,
        CASE28 => "011100",
        din28_WIDTH => 4,
        CASE29 => "011101",
        din29_WIDTH => 4,
        CASE30 => "011110",
        din30_WIDTH => 4,
        CASE31 => "011111",
        din31_WIDTH => 4,
        CASE32 => "100000",
        din32_WIDTH => 4,
        CASE33 => "100001",
        din33_WIDTH => 4,
        CASE34 => "100010",
        din34_WIDTH => 4,
        CASE35 => "100011",
        din35_WIDTH => 4,
        CASE36 => "100100",
        din36_WIDTH => 4,
        CASE37 => "100101",
        din37_WIDTH => 4,
        CASE38 => "100110",
        din38_WIDTH => 4,
        CASE39 => "100111",
        din39_WIDTH => 4,
        CASE40 => "101000",
        din40_WIDTH => 4,
        CASE41 => "101001",
        din41_WIDTH => 4,
        CASE42 => "101010",
        din42_WIDTH => 4,
        CASE43 => "101011",
        din43_WIDTH => 4,
        CASE44 => "101100",
        din44_WIDTH => 4,
        CASE45 => "101101",
        din45_WIDTH => 4,
        CASE46 => "101110",
        din46_WIDTH => 4,
        CASE47 => "101111",
        din47_WIDTH => 4,
        CASE48 => "110000",
        din48_WIDTH => 4,
        CASE49 => "110001",
        din49_WIDTH => 4,
        CASE50 => "110010",
        din50_WIDTH => 4,
        CASE51 => "110011",
        din51_WIDTH => 4,
        CASE52 => "110100",
        din52_WIDTH => 4,
        CASE53 => "110101",
        din53_WIDTH => 4,
        CASE54 => "110110",
        din54_WIDTH => 4,
        CASE55 => "110111",
        din55_WIDTH => 4,
        CASE56 => "111000",
        din56_WIDTH => 4,
        CASE57 => "111001",
        din57_WIDTH => 4,
        CASE58 => "111010",
        din58_WIDTH => 4,
        CASE59 => "111011",
        din59_WIDTH => 4,
        CASE60 => "111100",
        din60_WIDTH => 4,
        CASE61 => "111101",
        din61_WIDTH => 4,
        CASE62 => "111110",
        din62_WIDTH => 4,
        CASE63 => "111111",
        din63_WIDTH => 4,
        def_WIDTH => 4,
        sel_WIDTH => 6,
        dout_WIDTH => 4)
    port map (
        din0 => inputBuf_fu_198,
        din1 => inputBuf_145_fu_202,
        din2 => inputBuf_146_fu_206,
        din3 => inputBuf_147_fu_210,
        din4 => inputBuf_148_fu_214,
        din5 => inputBuf_149_fu_218,
        din6 => inputBuf_150_fu_222,
        din7 => inputBuf_151_fu_226,
        din8 => inputBuf_152_fu_230,
        din9 => inputBuf_153_fu_234,
        din10 => inputBuf_154_fu_238,
        din11 => inputBuf_155_fu_242,
        din12 => inputBuf_156_fu_246,
        din13 => inputBuf_157_fu_250,
        din14 => inputBuf_158_fu_254,
        din15 => inputBuf_159_fu_258,
        din16 => inputBuf_160_fu_262,
        din17 => inputBuf_161_fu_266,
        din18 => inputBuf_162_fu_270,
        din19 => inputBuf_163_fu_274,
        din20 => inputBuf_164_fu_278,
        din21 => inputBuf_165_fu_282,
        din22 => inputBuf_166_fu_286,
        din23 => inputBuf_167_fu_290,
        din24 => inputBuf_168_fu_294,
        din25 => inputBuf_169_fu_298,
        din26 => inputBuf_170_fu_302,
        din27 => inputBuf_171_fu_306,
        din28 => inputBuf_172_fu_310,
        din29 => inputBuf_173_fu_314,
        din30 => inputBuf_174_fu_318,
        din31 => inputBuf_175_fu_322,
        din32 => inputBuf_176_fu_326,
        din33 => inputBuf_177_fu_330,
        din34 => inputBuf_178_fu_334,
        din35 => inputBuf_179_fu_338,
        din36 => inputBuf_180_fu_342,
        din37 => inputBuf_181_fu_346,
        din38 => inputBuf_182_fu_350,
        din39 => inputBuf_183_fu_354,
        din40 => inputBuf_184_fu_358,
        din41 => inputBuf_185_fu_362,
        din42 => inputBuf_186_fu_366,
        din43 => inputBuf_187_fu_370,
        din44 => inputBuf_188_fu_374,
        din45 => inputBuf_189_fu_378,
        din46 => inputBuf_190_fu_382,
        din47 => inputBuf_191_fu_386,
        din48 => inputBuf_192_fu_390,
        din49 => inputBuf_193_fu_394,
        din50 => inputBuf_194_fu_398,
        din51 => inputBuf_195_fu_402,
        din52 => inputBuf_196_fu_406,
        din53 => inputBuf_197_fu_410,
        din54 => inputBuf_198_fu_414,
        din55 => inputBuf_199_fu_418,
        din56 => inputBuf_200_fu_422,
        din57 => inputBuf_201_fu_426,
        din58 => inputBuf_202_fu_430,
        din59 => inputBuf_203_fu_434,
        din60 => inputBuf_204_fu_438,
        din61 => inputBuf_205_fu_442,
        din62 => inputBuf_206_fu_446,
        din63 => inputBuf_207_fu_450,
        def => tmp_i_fu_938_p129,
        sel => trunc_ln117_reg_2157,
        dout => tmp_i_fu_938_p131);

    flow_control_loop_pipe_sequential_init_U : component BlackBoxJam_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter3_inElem_reg_503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_0) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_inElem_reg_503 <= tmp_i_fu_938_p131;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) 
    and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_7) and (ap_enable_reg_pp0_iter2 
    = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 
    = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_10) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_18) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and 
    (trunc_ln117_reg_2157 = ap_const_lv6_19) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_20) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_21) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) 
    and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_22) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_23) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_24) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_25) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_26) and 
    (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_27) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_28) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_29) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and 
    (trunc_ln117_reg_2157 = ap_const_lv6_2F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_30) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_31) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_32) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_33) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_34) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_35) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_36) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_37) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) 
    and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_38) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_39) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3C) and 
    (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_inElem_reg_503 <= wa_in_2_dout;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_inElem_reg_503 <= ap_phi_reg_pp0_iter2_inElem_reg_503;
            end if; 
        end if;
    end process;

    i_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_190 <= ap_const_lv32_0;
                elsif (((icmp_ln122_fu_667_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_190 <= i_15_fu_672_p2;
                end if;
            end if; 
        end if;
    end process;

    nf_10_fu_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    nf_10_fu_454 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1471)) then 
                    nf_10_fu_454 <= nf_13_fu_723_p3;
                end if;
            end if; 
        end if;
    end process;

    sf_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln122_fu_667_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln159_fu_700_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                sf_fu_186 <= ap_const_lv32_0;
            elsif (((icmp_ln122_fu_667_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln159_fu_700_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                sf_fu_186 <= sf_10_fu_694_p2;
            end if; 
        end if;
    end process;

    tile_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    tile_fu_182 <= ap_const_lv32_0;
                elsif (((icmp_ln159_reg_2171 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    tile_fu_182 <= tile_13_fu_1540_p3;
                elsif (((icmp_ln159_reg_2171 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    tile_fu_182 <= tile_12_fu_1529_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln169_671_reg_2263 <= add_ln169_671_fu_1674_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                icmp_ln137_reg_2166_pp0_iter2_reg <= icmp_ln137_reg_2166;
                icmp_ln137_reg_2166_pp0_iter3_reg <= icmp_ln137_reg_2166_pp0_iter2_reg;
                icmp_ln159_reg_2171_pp0_iter2_reg <= icmp_ln159_reg_2171;
                icmp_ln159_reg_2171_pp0_iter3_reg <= icmp_ln159_reg_2171_pp0_iter2_reg;
                icmp_ln159_reg_2171_pp0_iter4_reg <= icmp_ln159_reg_2171_pp0_iter3_reg;
                nf_12_reg_2148_pp0_iter2_reg <= nf_12_reg_2148;
                result_reg_2273 <= result_fu_1712_p2;
                xor_ln67_1342_reg_2258 <= xor_ln67_1342_fu_1566_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln122_reg_2153 <= icmp_ln122_fu_667_p2;
                icmp_ln125_reg_2162 <= icmp_ln125_fu_682_p2;
                icmp_ln137_reg_2166 <= icmp_ln137_fu_688_p2;
                icmp_ln159_reg_2171 <= icmp_ln159_fu_700_p2;
                icmp_ln173_reg_2175 <= icmp_ln173_fu_717_p2;
                nf_12_reg_2148 <= nf_10_fu_454;
                trunc_ln117_reg_2157 <= trunc_ln117_fu_678_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_inElem_reg_503 <= ap_phi_reg_pp0_iter0_inElem_reg_503;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_inElem_reg_503 <= ap_phi_reg_pp0_iter1_inElem_reg_503;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_145_fu_202 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_146_fu_206 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_147_fu_210 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_148_fu_214 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_149_fu_218 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_150_fu_222 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_151_fu_226 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_152_fu_230 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_153_fu_234 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_154_fu_238 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_155_fu_242 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_156_fu_246 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_157_fu_250 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_158_fu_254 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_159_fu_258 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_160_fu_262 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_161_fu_266 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_162_fu_270 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_163_fu_274 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_164_fu_278 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_165_fu_282 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_166_fu_286 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_167_fu_290 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_18) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_168_fu_294 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_19) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_169_fu_298 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_170_fu_302 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_171_fu_306 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_172_fu_310 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_173_fu_314 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_174_fu_318 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_1F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_175_fu_322 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_20) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_176_fu_326 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_21) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_177_fu_330 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_22) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_178_fu_334 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_23) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_179_fu_338 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_24) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_180_fu_342 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_25) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_181_fu_346 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_26) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_182_fu_350 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_27) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_183_fu_354 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_28) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_184_fu_358 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_29) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_185_fu_362 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_186_fu_366 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_187_fu_370 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_188_fu_374 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_189_fu_378 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_190_fu_382 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_2F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_191_fu_386 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_30) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_192_fu_390 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_31) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_193_fu_394 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_32) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_194_fu_398 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_33) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_195_fu_402 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_34) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_196_fu_406 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_35) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_197_fu_410 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_36) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_198_fu_414 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_37) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_199_fu_418 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_38) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_200_fu_422 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_39) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_201_fu_426 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_202_fu_430 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_203_fu_434 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_204_fu_438 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_205_fu_442 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_206_fu_446 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_3F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_207_fu_450 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0) and (trunc_ln117_reg_2157 = ap_const_lv6_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inputBuf_fu_198 <= wa_in_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                p_0_0_03623_i_fu_194 <= add_ln169_672_fu_1706_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln169_670_fu_1668_p2 <= std_logic_vector(unsigned(zext_ln169_1217_fu_1632_p1) + unsigned(zext_ln169_1218_fu_1664_p1));
    add_ln169_671_fu_1674_p2 <= std_logic_vector(unsigned(add_ln169_670_fu_1668_p2) + unsigned(zext_ln169_1216_fu_1600_p1));
    add_ln169_672_fu_1706_p2 <= std_logic_vector(unsigned(zext_ln169_1219_fu_1703_p1) + unsigned(add_ln169_fu_1697_p2));
    add_ln169_fu_1697_p2 <= std_logic_vector(unsigned(select_ln137_fu_1687_p3) + unsigned(zext_ln169_fu_1694_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_block_state3_pp0_stage0_iter2, ap_block_state6_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_block_state3_pp0_stage0_iter2, ap_block_state6_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_block_state3_pp0_stage0_iter2, ap_block_state6_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(wa_in_2_empty_n, ap_predicate_op173_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op173_read_state3 = ap_const_boolean_1) and (wa_in_2_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage0_iter5_assign_proc : process(wa_out_m_buffer_2_full_n, icmp_ln159_reg_2171_pp0_iter4_reg)
    begin
                ap_block_state6_pp0_stage0_iter5 <= ((icmp_ln159_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (wa_out_m_buffer_2_full_n = ap_const_logic_0));
    end process;


    ap_condition_1471_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln122_fu_667_p2, icmp_ln159_fu_700_p2)
    begin
                ap_condition_1471 <= ((icmp_ln122_fu_667_p2 = ap_const_lv1_0) and (icmp_ln159_fu_700_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln122_fu_667_p2)
    begin
        if (((icmp_ln122_fu_667_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;
    ap_phi_reg_pp0_iter0_inElem_reg_503 <= "XXXX";

    ap_predicate_op173_read_state3_assign_proc : process(icmp_ln122_reg_2153, icmp_ln125_reg_2162)
    begin
                ap_predicate_op173_read_state3 <= ((icmp_ln125_reg_2162 = ap_const_lv1_1) and (icmp_ln122_reg_2153 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    empty_1264_fu_1556_p1 <= weights6_q0(1 - 1 downto 0);
    i_15_fu_672_p2 <= std_logic_vector(unsigned(i_fu_190) + unsigned(ap_const_lv32_1));
    icmp_ln122_fu_667_p2 <= "1" when (i_fu_190 = empty) else "0";
    icmp_ln125_fu_682_p2 <= "1" when (nf_10_fu_454 = ap_const_lv32_0) else "0";
    icmp_ln137_fu_688_p2 <= "1" when (sf_fu_186 = ap_const_lv32_0) else "0";
    icmp_ln159_fu_700_p2 <= "1" when (sf_10_fu_694_p2 = ap_const_lv32_40) else "0";
    icmp_ln173_fu_717_p2 <= "1" when (nf_fu_711_p2 = ap_const_lv32_200) else "0";
    idxprom2_i22_i_fu_1524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tile_fu_182),64));
    idxprom2_i_i_fu_1680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nf_12_reg_2148_pp0_iter2_reg),64));
    nf_13_fu_723_p3 <= 
        ap_const_lv32_0 when (icmp_ln173_fu_717_p2(0) = '1') else 
        nf_fu_711_p2;
    nf_fu_711_p2 <= std_logic_vector(unsigned(nf_10_fu_454) + unsigned(ap_const_lv32_1));
    result_fu_1712_p2 <= "1" when (signed(threshs6_q0) < signed(add_ln169_672_fu_1706_p2)) else "0";
    select_ln137_fu_1687_p3 <= 
        ap_const_lv16_0 when (icmp_ln137_reg_2166_pp0_iter3_reg(0) = '1') else 
        p_0_0_03623_i_fu_194;
    sf_10_fu_694_p2 <= std_logic_vector(unsigned(sf_fu_186) + unsigned(ap_const_lv32_1));
    threshs6_address0 <= idxprom2_i_i_fu_1680_p1(9 - 1 downto 0);

    threshs6_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            threshs6_ce0 <= ap_const_logic_1;
        else 
            threshs6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tile_12_fu_1529_p2 <= std_logic_vector(unsigned(tile_fu_182) + unsigned(ap_const_lv32_1));
    tile_13_fu_1540_p3 <= 
        ap_const_lv32_0 when (icmp_ln173_reg_2175(0) = '1') else 
        tile_12_fu_1529_p2;
    tmp_1764_fu_1572_p3 <= weights6_q0(1 downto 1);
    tmp_1765_fu_1580_p3 <= ap_phi_reg_pp0_iter3_inElem_reg_503(1 downto 1);
    tmp_1766_fu_1604_p3 <= weights6_q0(2 downto 2);
    tmp_1767_fu_1612_p3 <= ap_phi_reg_pp0_iter3_inElem_reg_503(2 downto 2);
    tmp_1768_fu_1636_p3 <= weights6_q0(3 downto 3);
    tmp_1769_fu_1644_p3 <= ap_phi_reg_pp0_iter3_inElem_reg_503(3 downto 3);
    tmp_i_fu_938_p129 <= "XXXX";
    trunc_ln108_fu_1552_p1 <= ap_phi_reg_pp0_iter3_inElem_reg_503(1 - 1 downto 0);
    trunc_ln117_fu_678_p1 <= sf_fu_186(6 - 1 downto 0);

    wa_in_2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, wa_in_2_empty_n, ap_predicate_op173_read_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op173_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            wa_in_2_blk_n <= wa_in_2_empty_n;
        else 
            wa_in_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    wa_in_2_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op173_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op173_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            wa_in_2_read <= ap_const_logic_1;
        else 
            wa_in_2_read <= ap_const_logic_0;
        end if; 
    end process;


    wa_out_m_buffer_2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, wa_out_m_buffer_2_full_n, icmp_ln159_reg_2171_pp0_iter4_reg, ap_block_pp0_stage0)
    begin
        if (((icmp_ln159_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            wa_out_m_buffer_2_blk_n <= wa_out_m_buffer_2_full_n;
        else 
            wa_out_m_buffer_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    wa_out_m_buffer_2_din <= result_reg_2273;

    wa_out_m_buffer_2_write_assign_proc : process(ap_enable_reg_pp0_iter5, icmp_ln159_reg_2171_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln159_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            wa_out_m_buffer_2_write <= ap_const_logic_1;
        else 
            wa_out_m_buffer_2_write <= ap_const_logic_0;
        end if; 
    end process;

    weights6_address0 <= idxprom2_i22_i_fu_1524_p1(15 - 1 downto 0);

    weights6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            weights6_ce0 <= ap_const_logic_1;
        else 
            weights6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln67_1342_fu_1566_p2 <= (xor_ln67_fu_1560_p2 xor ap_const_lv1_1);
    xor_ln67_1343_fu_1588_p2 <= (tmp_1764_fu_1572_p3 xor ap_const_lv1_1);
    xor_ln67_1344_fu_1594_p2 <= (xor_ln67_1343_fu_1588_p2 xor tmp_1765_fu_1580_p3);
    xor_ln67_1345_fu_1620_p2 <= (tmp_1766_fu_1604_p3 xor ap_const_lv1_1);
    xor_ln67_1346_fu_1626_p2 <= (xor_ln67_1345_fu_1620_p2 xor tmp_1767_fu_1612_p3);
    xor_ln67_1347_fu_1652_p2 <= (tmp_1768_fu_1636_p3 xor ap_const_lv1_1);
    xor_ln67_1348_fu_1658_p2 <= (xor_ln67_1347_fu_1652_p2 xor tmp_1769_fu_1644_p3);
    xor_ln67_fu_1560_p2 <= (trunc_ln108_fu_1552_p1 xor empty_1264_fu_1556_p1);
    zext_ln169_1216_fu_1600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln67_1344_fu_1594_p2),2));
    zext_ln169_1217_fu_1632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln67_1346_fu_1626_p2),2));
    zext_ln169_1218_fu_1664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln67_1348_fu_1658_p2),2));
    zext_ln169_1219_fu_1703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln169_671_reg_2263),16));
    zext_ln169_fu_1694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln67_1342_reg_2258),16));
end behav;
