GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\alu.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\clkdiv.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\debounce.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\drv7seg.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\mux7seg.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\toggle.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\clock_reset.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\rom.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\acc_temp_regs.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoder_with_cc.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\stack.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\register_file.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpu_top.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpu_microcycle.v'
Compiling module 'cpu_microcycle'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpu_microcycle.v":1)
NOTE  (EX0101) : Current top module is "cpu_microcycle"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\@Tanuki_Bayashin\FPGA\TB4004\impl\gwsynthesis\TB4004.vg" completed
[100%] Generate report file "F:\@Tanuki_Bayashin\FPGA\TB4004\impl\gwsynthesis\TB4004_syn.rpt.html" completed
GowinSynthesis finish
