Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 15 15:29:36 2023
| Host         : DESKTOP-PTU0TRS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                23          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  804         
TIMING-18  Warning           Missing input or output delay                              25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.416       -2.207                     10                33018        0.060        0.000                      0                33018        3.750        0.000                       0                  4511  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.416       -2.207                     10                33018        0.060        0.000                      0                33018        3.750        0.000                       0                  4511  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -0.416ns,  Total Violation       -2.207ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.402ns  (logic 8.529ns (81.992%)  route 1.873ns (18.008%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.542     5.093    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.625     6.175    vs0/pixel_addr_pika4_6
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.299    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.849    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.043    vs0_n_0
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.261 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.263    pixel_addr_pika4_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.781 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.260    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.124    14.384 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.384    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.934 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.048 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.048    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.162 r  vs0/pixel_addr_pika_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.162    vs0/pixel_addr_pika_reg[11]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.496 r  vs0/pixel_addr_pika_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.496    pixel_addr_pika0__0[13]
    SLICE_X11Y73         FDRE                                         r  pixel_addr_pika_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.423    14.794    clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  pixel_addr_pika_reg[13]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.062    15.080    pixel_addr_pika_reg[13]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.496    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.291ns  (logic 8.418ns (81.798%)  route 1.873ns (18.202%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.542     5.093    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.625     6.175    vs0/pixel_addr_pika4_6
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.299    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.849    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.043    vs0_n_0
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.261 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.263    pixel_addr_pika4_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.781 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.260    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.124    14.384 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.384    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.934 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.048 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.048    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.162 r  vs0/pixel_addr_pika_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.162    vs0/pixel_addr_pika_reg[11]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.385 r  vs0/pixel_addr_pika_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.385    pixel_addr_pika0__0[12]
    SLICE_X11Y73         FDRE                                         r  pixel_addr_pika_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.423    14.794    clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  pixel_addr_pika_reg[12]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.062    15.080    pixel_addr_pika_reg[12]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.385    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.301ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.288ns  (logic 8.415ns (81.793%)  route 1.873ns (18.207%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.542     5.093    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.625     6.175    vs0/pixel_addr_pika4_6
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.299    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.849    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.043    vs0_n_0
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.261 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.263    pixel_addr_pika4_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.781 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.260    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.124    14.384 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.384    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.934 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.048 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.048    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.382 r  vs0/pixel_addr_pika_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.382    pixel_addr_pika0__0[9]
    SLICE_X11Y72         FDRE                                         r  pixel_addr_pika_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.424    14.795    clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  pixel_addr_pika_reg[9]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.062    15.081    pixel_addr_pika_reg[9]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -15.382    
  -------------------------------------------------------------------
                         slack                                 -0.301    

Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 8.394ns (81.755%)  route 1.873ns (18.245%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.542     5.093    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.625     6.175    vs0/pixel_addr_pika4_6
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.299    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.849    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.043    vs0_n_0
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.261 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.263    pixel_addr_pika4_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.781 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.260    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.124    14.384 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.384    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.934 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.048 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.048    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.361 r  vs0/pixel_addr_pika_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.361    pixel_addr_pika0__0[11]
    SLICE_X11Y72         FDRE                                         r  pixel_addr_pika_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.424    14.795    clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  pixel_addr_pika_reg[11]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.062    15.081    pixel_addr_pika_reg[11]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.206ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 8.320ns (81.623%)  route 1.873ns (18.377%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.542     5.093    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.625     6.175    vs0/pixel_addr_pika4_6
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.299    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.849    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.043    vs0_n_0
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.261 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.263    pixel_addr_pika4_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.781 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.260    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.124    14.384 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.384    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.934 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.048 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.048    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.287 r  vs0/pixel_addr_pika_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.287    pixel_addr_pika0__0[10]
    SLICE_X11Y72         FDRE                                         r  pixel_addr_pika_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.424    14.795    clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  pixel_addr_pika_reg[10]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.062    15.081    pixel_addr_pika_reg[10]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -15.287    
  -------------------------------------------------------------------
                         slack                                 -0.206    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.177ns  (logic 8.304ns (81.594%)  route 1.873ns (18.406%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.542     5.093    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.625     6.175    vs0/pixel_addr_pika4_6
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.299    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.849    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.043    vs0_n_0
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.261 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.263    pixel_addr_pika4_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.781 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.260    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.124    14.384 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.384    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.934 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.048 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.048    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.271 r  vs0/pixel_addr_pika_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.271    pixel_addr_pika0__0[8]
    SLICE_X11Y72         FDRE                                         r  pixel_addr_pika_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.424    14.795    clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  pixel_addr_pika_reg[8]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.062    15.081    pixel_addr_pika_reg[8]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.185ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.174ns  (logic 8.301ns (81.589%)  route 1.873ns (18.411%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.542     5.093    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.625     6.175    vs0/pixel_addr_pika4_6
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.299    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.849    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.043    vs0_n_0
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.261 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.263    pixel_addr_pika4_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.781 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.260    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.124    14.384 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.384    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.934 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.268 r  vs0/pixel_addr_pika_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.268    pixel_addr_pika0__0[5]
    SLICE_X11Y71         FDRE                                         r  pixel_addr_pika_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.426    14.797    clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  pixel_addr_pika_reg[5]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.062    15.083    pixel_addr_pika_reg[5]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -15.268    
  -------------------------------------------------------------------
                         slack                                 -0.185    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 8.280ns (81.551%)  route 1.873ns (18.449%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.542     5.093    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.625     6.175    vs0/pixel_addr_pika4_6
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.299    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.849    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.043    vs0_n_0
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.261 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.263    pixel_addr_pika4_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.781 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.260    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.124    14.384 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.384    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.934 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.247 r  vs0/pixel_addr_pika_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.247    pixel_addr_pika0__0[7]
    SLICE_X11Y71         FDRE                                         r  pixel_addr_pika_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.426    14.797    clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  pixel_addr_pika_reg[7]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.062    15.083    pixel_addr_pika_reg[7]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 8.206ns (81.415%)  route 1.873ns (18.585%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.542     5.093    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.625     6.175    vs0/pixel_addr_pika4_6
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.299    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.849    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.043    vs0_n_0
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.261 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.263    pixel_addr_pika4_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.781 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.260    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.124    14.384 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.384    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.934 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.173 r  vs0/pixel_addr_pika_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.173    pixel_addr_pika0__0[6]
    SLICE_X11Y71         FDRE                                         r  pixel_addr_pika_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.426    14.797    clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  pixel_addr_pika_reg[6]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.062    15.083    pixel_addr_pika_reg[6]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.063ns  (logic 8.190ns (81.386%)  route 1.873ns (18.614%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.542     5.093    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.625     6.175    vs0/pixel_addr_pika4_6
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.299    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.849    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.043    vs0_n_0
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.261 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.263    pixel_addr_pika4_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.781 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.260    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.124    14.384 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.384    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.934 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.157 r  vs0/pixel_addr_pika_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.157    pixel_addr_pika0__0[4]
    SLICE_X11Y71         FDRE                                         r  pixel_addr_pika_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.426    14.797    clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  pixel_addr_pika_reg[4]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.062    15.083    pixel_addr_pika_reg[4]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -15.157    
  -------------------------------------------------------------------
                         slack                                 -0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_pika_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.602%)  route 0.175ns (55.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  pixel_addr_pika_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pixel_addr_pika_reg[9]/Q
                         net (fo=6, routed)           0.175     1.782    ram1/Q[9]
    RAMB36_X0Y14         RAMB36E1                                     r  ram1/RAM_reg_5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.859     2.017    ram1/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  ram1/RAM_reg_5/CLKARDCLK
                         clock pessimism             -0.478     1.539    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.722    ram1/RAM_reg_5
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3072_3327_8_8/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X15Y30         FDRE                                         r  pixel_addr_score_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr_score_reg[0]_rep__1/Q
                         net (fo=90, routed)          0.242     1.856    ram6/RAM_reg_3072_3327_8_8/A0
    SLICE_X14Y30         RAMS64E                                      r  ram6/RAM_reg_3072_3327_8_8/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.828     1.986    ram6/RAM_reg_3072_3327_8_8/WCLK
    SLICE_X14Y30         RAMS64E                                      r  ram6/RAM_reg_3072_3327_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X14Y30         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    ram6/RAM_reg_3072_3327_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3072_3327_8_8/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X15Y30         FDRE                                         r  pixel_addr_score_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr_score_reg[0]_rep__1/Q
                         net (fo=90, routed)          0.242     1.856    ram6/RAM_reg_3072_3327_8_8/A0
    SLICE_X14Y30         RAMS64E                                      r  ram6/RAM_reg_3072_3327_8_8/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.828     1.986    ram6/RAM_reg_3072_3327_8_8/WCLK
    SLICE_X14Y30         RAMS64E                                      r  ram6/RAM_reg_3072_3327_8_8/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X14Y30         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    ram6/RAM_reg_3072_3327_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3072_3327_8_8/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X15Y30         FDRE                                         r  pixel_addr_score_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr_score_reg[0]_rep__1/Q
                         net (fo=90, routed)          0.242     1.856    ram6/RAM_reg_3072_3327_8_8/A0
    SLICE_X14Y30         RAMS64E                                      r  ram6/RAM_reg_3072_3327_8_8/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.828     1.986    ram6/RAM_reg_3072_3327_8_8/WCLK
    SLICE_X14Y30         RAMS64E                                      r  ram6/RAM_reg_3072_3327_8_8/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X14Y30         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    ram6/RAM_reg_3072_3327_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3072_3327_8_8/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X15Y30         FDRE                                         r  pixel_addr_score_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr_score_reg[0]_rep__1/Q
                         net (fo=90, routed)          0.242     1.856    ram6/RAM_reg_3072_3327_8_8/A0
    SLICE_X14Y30         RAMS64E                                      r  ram6/RAM_reg_3072_3327_8_8/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.828     1.986    ram6/RAM_reg_3072_3327_8_8/WCLK
    SLICE_X14Y30         RAMS64E                                      r  ram6/RAM_reg_3072_3327_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X14Y30         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    ram6/RAM_reg_3072_3327_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_0_127_0_0__5/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.567     1.480    clk_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  pixel_addr_score_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pixel_addr_score_reg[0]_rep__3/Q
                         net (fo=90, routed)          0.254     1.875    ram6/RAM_reg_0_127_0_0__5/A0
    SLICE_X14Y40         RAMS64E                                      r  ram6/RAM_reg_0_127_0_0__5/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.837     1.995    ram6/RAM_reg_0_127_0_0__5/WCLK
    SLICE_X14Y40         RAMS64E                                      r  ram6/RAM_reg_0_127_0_0__5/HIGH/CLK
                         clock pessimism             -0.502     1.493    
    SLICE_X14Y40         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.803    ram6/RAM_reg_0_127_0_0__5/HIGH
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_0_127_0_0__5/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.567     1.480    clk_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  pixel_addr_score_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pixel_addr_score_reg[0]_rep__3/Q
                         net (fo=90, routed)          0.254     1.875    ram6/RAM_reg_0_127_0_0__5/A0
    SLICE_X14Y40         RAMS64E                                      r  ram6/RAM_reg_0_127_0_0__5/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.837     1.995    ram6/RAM_reg_0_127_0_0__5/WCLK
    SLICE_X14Y40         RAMS64E                                      r  ram6/RAM_reg_0_127_0_0__5/LOW/CLK
                         clock pessimism             -0.502     1.493    
    SLICE_X14Y40         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.803    ram6/RAM_reg_0_127_0_0__5/LOW
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_4864_5119_7_7/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.095%)  route 0.194ns (57.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  pixel_addr_score_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  pixel_addr_score_reg[3]_rep__2/Q
                         net (fo=90, routed)          0.194     1.816    ram6/RAM_reg_4864_5119_7_7/A3
    SLICE_X12Y44         RAMS64E                                      r  ram6/RAM_reg_4864_5119_7_7/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.838     1.996    ram6/RAM_reg_4864_5119_7_7/WCLK
    SLICE_X12Y44         RAMS64E                                      r  ram6/RAM_reg_4864_5119_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.497    
    SLICE_X12Y44         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.737    ram6/RAM_reg_4864_5119_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_4864_5119_7_7/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.095%)  route 0.194ns (57.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  pixel_addr_score_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  pixel_addr_score_reg[3]_rep__2/Q
                         net (fo=90, routed)          0.194     1.816    ram6/RAM_reg_4864_5119_7_7/A3
    SLICE_X12Y44         RAMS64E                                      r  ram6/RAM_reg_4864_5119_7_7/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.838     1.996    ram6/RAM_reg_4864_5119_7_7/WCLK
    SLICE_X12Y44         RAMS64E                                      r  ram6/RAM_reg_4864_5119_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.497    
    SLICE_X12Y44         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.737    ram6/RAM_reg_4864_5119_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_4864_5119_7_7/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.095%)  route 0.194ns (57.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  pixel_addr_score_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  pixel_addr_score_reg[3]_rep__2/Q
                         net (fo=90, routed)          0.194     1.816    ram6/RAM_reg_4864_5119_7_7/A3
    SLICE_X12Y44         RAMS64E                                      r  ram6/RAM_reg_4864_5119_7_7/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.838     1.996    ram6/RAM_reg_4864_5119_7_7/WCLK
    SLICE_X12Y44         RAMS64E                                      r  ram6/RAM_reg_4864_5119_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.497    
    SLICE_X12Y44         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.737    ram6/RAM_reg_4864_5119_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram0/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y66  ram3/RAM_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y66  ram3/RAM_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y60  ram3/RAM_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y66  ram3/RAM_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y66  ram3/RAM_reg_0_127_0_0__1/HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.779ns  (logic 1.638ns (16.745%)  route 8.142ns (83.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          4.014     5.528    vs0/reset_n_IBUF
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.652 r  vs0/h_sync_reg_i_1/O
                         net (fo=23, routed)          4.128     9.779    vs0/clk_wait1
    SLICE_X54Y37         FDRE                                         r  vs0/h_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/v_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.613ns  (logic 1.638ns (17.034%)  route 7.976ns (82.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          4.014     5.528    vs0/reset_n_IBUF
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.652 r  vs0/h_sync_reg_i_1/O
                         net (fo=23, routed)          3.962     9.613    vs0/clk_wait1
    SLICE_X57Y36         FDRE                                         r  vs0/v_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 3.992ns (49.067%)  route 4.143ns (50.933%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE                         0.000     0.000 r  vs0/v_sync_reg_reg/C
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_sync_reg_reg/Q
                         net (fo=1, routed)           4.143     4.599    VGA_VSYNC_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536     8.135 r  VGA_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     8.135    VGA_VSYNC
    R10                                                               r  VGA_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.522ns  (logic 1.638ns (21.769%)  route 5.885ns (78.231%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          4.936     6.450    vs0/reset_n_IBUF
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.949     7.522    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.522ns  (logic 1.638ns (21.769%)  route 5.885ns (78.231%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          4.936     6.450    vs0/reset_n_IBUF
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.949     7.522    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  vs0/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.522ns  (logic 1.638ns (21.769%)  route 5.885ns (78.231%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          4.936     6.450    vs0/reset_n_IBUF
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.949     7.522    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  vs0/h_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.522ns  (logic 1.638ns (21.769%)  route 5.885ns (78.231%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          4.936     6.450    vs0/reset_n_IBUF
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.949     7.522    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  vs0/h_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.522ns  (logic 1.638ns (21.769%)  route 5.885ns (78.231%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          4.936     6.450    vs0/reset_n_IBUF
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.949     7.522    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  vs0/h_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 1.638ns (21.782%)  route 5.880ns (78.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          4.936     6.450    vs0/reset_n_IBUF
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.944     7.518    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X59Y37         FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 1.638ns (21.782%)  route 5.880ns (78.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          4.936     6.450    vs0/reset_n_IBUF
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.944     7.518    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X59Y37         FDRE                                         r  vs0/h_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.975%)  route 0.100ns (35.025%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[4]/C
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=33, routed)          0.100     0.241    vs0/v_count_reg_reg[9]_0[3]
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.286 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.286    vs0/p_0_in__0_0[5]
    SLICE_X59Y38         FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.227ns (67.495%)  route 0.109ns (32.505%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=55, routed)          0.109     0.237    vs0/pixel_x[8]
    SLICE_X58Y37         LUT6 (Prop_lut6_I0_O)        0.099     0.336 r  vs0/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     0.336    vs0/p_0_in[9]
    SLICE_X58Y37         FDRE                                         r  vs0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.339%)  route 0.156ns (45.661%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[5]/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=70, routed)          0.156     0.297    vs0/h_count_reg_reg[6]_0[4]
    SLICE_X58Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  vs0/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.342    vs0/p_0_in[6]
    SLICE_X58Y37         FDRE                                         r  vs0/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/mod2_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.168     0.309    vs0/pixel_tick
    SLICE_X57Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     0.354    vs0/mod2_reg_i_1_n_0
    SLICE_X57Y39         FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=90, routed)          0.192     0.333    vs0/pixel_x[0]
    SLICE_X59Y37         LUT3 (Prop_lut3_I1_O)        0.042     0.375 r  vs0/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    vs0/p_0_in[2]
    SLICE_X59Y37         FDRE                                         r  vs0/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.528%)  route 0.190ns (50.472%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=90, routed)          0.190     0.331    vs0/pixel_x[0]
    SLICE_X59Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.376 r  vs0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.376    vs0/p_0_in[5]
    SLICE_X59Y37         FDRE                                         r  vs0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vs0/h_count_reg_reg[0]/Q
                         net (fo=90, routed)          0.192     0.333    vs0/pixel_x[0]
    SLICE_X59Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.378 r  vs0/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    vs0/pixel_addr_pika4__0[0]
    SLICE_X59Y37         FDRE                                         r  vs0/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=90, routed)          0.194     0.335    vs0/pixel_x[0]
    SLICE_X59Y37         LUT4 (Prop_lut4_I1_O)        0.045     0.380 r  vs0/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.380    vs0/p_0_in[3]
    SLICE_X59Y37         FDRE                                         r  vs0/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.192ns (50.322%)  route 0.190ns (49.678%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=90, routed)          0.190     0.331    vs0/pixel_x[0]
    SLICE_X59Y37         LUT5 (Prop_lut5_I2_O)        0.051     0.382 r  vs0/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.382    vs0/p_0_in[4]
    SLICE_X59Y37         FDRE                                         r  vs0/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=76, routed)          0.199     0.340    vs0/h_count_reg_reg[6]_0[5]
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.045     0.385 r  vs0/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.385    vs0/p_0_in[7]
    SLICE_X58Y37         FDRE                                         r  vs0/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 is_smashing_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.205ns  (logic 3.995ns (48.692%)  route 4.210ns (51.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  is_smashing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  is_smashing_reg/Q
                         net (fo=35, routed)          4.210     9.767    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539    13.307 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.307    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.041ns  (logic 3.996ns (49.692%)  route 4.045ns (50.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.553     5.104    clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           4.045     9.606    VGA_BLUE_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         3.540    13.145 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.145    VGA_BLUE[3]
    U17                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.617ns  (logic 3.980ns (52.244%)  route 3.638ns (47.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           3.638     9.197    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         3.524    12.721 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.721    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 3.987ns (52.865%)  route 3.555ns (47.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           3.555     9.114    VGA_BLUE_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.531    12.645 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.645    VGA_BLUE[0]
    R16                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 3.974ns (53.210%)  route 3.494ns (46.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.494     9.054    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.518    12.572 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.572    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 3.987ns (53.796%)  route 3.424ns (46.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           3.424     8.984    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         3.531    12.514 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.514    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.348ns  (logic 4.002ns (54.460%)  route 3.346ns (45.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.553     5.104    clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           3.346     8.907    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         3.546    12.453 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.453    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 3.982ns (55.206%)  route 3.231ns (44.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           3.231     8.791    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.526    12.317 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.317    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.181ns  (logic 3.981ns (55.438%)  route 3.200ns (44.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.553     5.104    clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           3.200     8.761    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         3.525    12.286 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.286    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 4.000ns (55.917%)  route 3.154ns (44.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.553     5.104    clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           3.154     8.714    VGA_RED_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         3.544    12.259 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.259    VGA_RED[1]
    R18                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.385ns (65.816%)  route 0.719ns (34.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.719     2.333    VGA_GREEN_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         1.244     3.576 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.576    VGA_GREEN[0]
    R11                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.382ns (57.770%)  route 1.010ns (42.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           1.010     2.626    VGA_GREEN_OBUF[1]
    R13                  OBUF (Prop_obuf_I_O)         1.241     3.866 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.866    VGA_GREEN[1]
    R13                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.373ns (57.097%)  route 1.032ns (42.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           1.032     2.645    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         1.232     3.878 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.878    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.386ns (56.904%)  route 1.050ns (43.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           1.050     2.664    VGA_RED_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.245     3.909 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.909    VGA_RED[1]
    R18                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.367ns (56.045%)  route 1.072ns (43.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.072     2.687    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         1.226     3.913 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.913    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.368ns (55.317%)  route 1.105ns (44.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           1.105     2.719    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.946 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.946    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.388ns (54.889%)  route 1.140ns (45.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           1.140     2.755    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.247     4.002 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.002    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.373ns (53.311%)  route 1.202ns (46.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           1.202     2.816    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         1.232     4.047 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.047    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.360ns (52.118%)  route 1.249ns (47.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.249     2.863    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.219     4.082 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.082    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.365ns (51.427%)  route 1.290ns (48.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           1.290     2.903    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         1.224     4.128 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.128    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          5153 Endpoints
Min Delay          5153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.448ns  (logic 2.658ns (15.234%)  route 14.790ns (84.766%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT4=5 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=90, routed)          4.316     4.772    vs0/pixel_x[0]
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.150     4.922 r  vs0/pixel_addr_score[7]_i_10/O
                         net (fo=20, routed)          2.247     7.169    vs0/pixel_addr_score[7]_i_10_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.326     7.495 r  vs0/pixel_addr_score2[12]_i_10/O
                         net (fo=9, routed)           2.546    10.041    vs0/pixel_addr_score2[12]_i_10_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    10.165 r  vs0/pixel_addr_pika_bot_reg_i_86/O
                         net (fo=1, routed)           0.512    10.677    vs0/pixel_addr_pika_bot_reg_i_86_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.203 r  vs0/pixel_addr_pika_bot_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.203    vs0/pixel_addr_pika_bot_reg_i_70_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  vs0/pixel_addr_pika_bot_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000    11.317    vs0/pixel_addr_pika_bot_reg_i_56_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  vs0/pixel_addr_pika_bot_reg_i_46/CO[3]
                         net (fo=1, routed)           1.340    12.771    vs0/regn_pika_bot1
    SLICE_X41Y65         LUT4 (Prop_lut4_I2_O)        0.124    12.895 f  vs0/pixel_addr_pika_bot_reg_i_17/O
                         net (fo=1, routed)           0.819    13.714    vs0/pixel_addr_pika_bot_reg_i_17_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.838 r  vs0/pixel_addr_pika_bot_reg_i_1/O
                         net (fo=5, routed)           0.721    14.559    vs0/p_67_in
    SLICE_X44Y56         LUT4 (Prop_lut4_I2_O)        0.150    14.709 f  vs0/rgb_reg[11]_i_9/O
                         net (fo=12, routed)          1.279    15.988    ram4/rgb_reg_reg[1]
    SLICE_X47Y37         LUT4 (Prop_lut4_I3_O)        0.326    16.314 r  ram4/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           1.010    17.324    ram3/rgb_reg_reg[7]_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.448 r  ram3/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    17.448    ram3_n_4
    SLICE_X40Y53         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.434     4.805    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram4/RAM_reg_0_15_0_0__6/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.435ns  (logic 2.016ns (11.561%)  route 15.420ns (88.439%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=184, routed)        13.269    14.809    ram4/usr_sw_IBUF[0]
    SLICE_X57Y29         LUT2 (Prop_lut2_I0_O)        0.150    14.959 f  ram4/RAM_reg_0_15_0_0_i_2__0/O
                         net (fo=1, routed)           0.855    15.814    ram4/RAM_reg_0_15_0_0_i_2__0_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I5_O)        0.326    16.140 r  ram4/RAM_reg_0_15_0_0_i_1__0/O
                         net (fo=12, routed)          1.295    17.435    ram4/RAM_reg_0_15_0_0__6/WE
    SLICE_X56Y13         RAMS32                                       r  ram4/RAM_reg_0_15_0_0__6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.451     4.823    ram4/RAM_reg_0_15_0_0__6/WCLK
    SLICE_X56Y13         RAMS32                                       r  ram4/RAM_reg_0_15_0_0__6/SP/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram4/RAM_reg_0_15_0_0__7/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.435ns  (logic 2.016ns (11.561%)  route 15.420ns (88.439%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=184, routed)        13.269    14.809    ram4/usr_sw_IBUF[0]
    SLICE_X57Y29         LUT2 (Prop_lut2_I0_O)        0.150    14.959 f  ram4/RAM_reg_0_15_0_0_i_2__0/O
                         net (fo=1, routed)           0.855    15.814    ram4/RAM_reg_0_15_0_0_i_2__0_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I5_O)        0.326    16.140 r  ram4/RAM_reg_0_15_0_0_i_1__0/O
                         net (fo=12, routed)          1.295    17.435    ram4/RAM_reg_0_15_0_0__7/WE
    SLICE_X56Y13         RAMS32                                       r  ram4/RAM_reg_0_15_0_0__7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.451     4.823    ram4/RAM_reg_0_15_0_0__7/WCLK
    SLICE_X56Y13         RAMS32                                       r  ram4/RAM_reg_0_15_0_0__7/SP/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram4/RAM_reg_0_15_0_0__8/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.435ns  (logic 2.016ns (11.561%)  route 15.420ns (88.439%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=184, routed)        13.269    14.809    ram4/usr_sw_IBUF[0]
    SLICE_X57Y29         LUT2 (Prop_lut2_I0_O)        0.150    14.959 f  ram4/RAM_reg_0_15_0_0_i_2__0/O
                         net (fo=1, routed)           0.855    15.814    ram4/RAM_reg_0_15_0_0_i_2__0_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I5_O)        0.326    16.140 r  ram4/RAM_reg_0_15_0_0_i_1__0/O
                         net (fo=12, routed)          1.295    17.435    ram4/RAM_reg_0_15_0_0__8/WE
    SLICE_X56Y13         RAMS32                                       r  ram4/RAM_reg_0_15_0_0__8/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.451     4.823    ram4/RAM_reg_0_15_0_0__8/WCLK
    SLICE_X56Y13         RAMS32                                       r  ram4/RAM_reg_0_15_0_0__8/SP/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram4/RAM_reg_0_15_0_0__9/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.435ns  (logic 2.016ns (11.561%)  route 15.420ns (88.439%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=184, routed)        13.269    14.809    ram4/usr_sw_IBUF[0]
    SLICE_X57Y29         LUT2 (Prop_lut2_I0_O)        0.150    14.959 f  ram4/RAM_reg_0_15_0_0_i_2__0/O
                         net (fo=1, routed)           0.855    15.814    ram4/RAM_reg_0_15_0_0_i_2__0_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I5_O)        0.326    16.140 r  ram4/RAM_reg_0_15_0_0_i_1__0/O
                         net (fo=12, routed)          1.295    17.435    ram4/RAM_reg_0_15_0_0__9/WE
    SLICE_X56Y13         RAMS32                                       r  ram4/RAM_reg_0_15_0_0__9/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.451     4.823    ram4/RAM_reg_0_15_0_0__9/WCLK
    SLICE_X56Y13         RAMS32                                       r  ram4/RAM_reg_0_15_0_0__9/SP/CLK

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.376ns  (logic 2.658ns (15.297%)  route 14.718ns (84.703%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT4=5 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=90, routed)          4.316     4.772    vs0/pixel_x[0]
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.150     4.922 r  vs0/pixel_addr_score[7]_i_10/O
                         net (fo=20, routed)          2.247     7.169    vs0/pixel_addr_score[7]_i_10_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.326     7.495 r  vs0/pixel_addr_score2[12]_i_10/O
                         net (fo=9, routed)           2.546    10.041    vs0/pixel_addr_score2[12]_i_10_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    10.165 r  vs0/pixel_addr_pika_bot_reg_i_86/O
                         net (fo=1, routed)           0.512    10.677    vs0/pixel_addr_pika_bot_reg_i_86_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.203 r  vs0/pixel_addr_pika_bot_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.203    vs0/pixel_addr_pika_bot_reg_i_70_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  vs0/pixel_addr_pika_bot_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000    11.317    vs0/pixel_addr_pika_bot_reg_i_56_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  vs0/pixel_addr_pika_bot_reg_i_46/CO[3]
                         net (fo=1, routed)           1.340    12.771    vs0/regn_pika_bot1
    SLICE_X41Y65         LUT4 (Prop_lut4_I2_O)        0.124    12.895 f  vs0/pixel_addr_pika_bot_reg_i_17/O
                         net (fo=1, routed)           0.819    13.714    vs0/pixel_addr_pika_bot_reg_i_17_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.838 r  vs0/pixel_addr_pika_bot_reg_i_1/O
                         net (fo=5, routed)           0.721    14.559    vs0/p_67_in
    SLICE_X44Y56         LUT4 (Prop_lut4_I2_O)        0.150    14.709 f  vs0/rgb_reg[11]_i_9/O
                         net (fo=12, routed)          1.059    15.768    ram4/rgb_reg_reg[1]
    SLICE_X47Y36         LUT4 (Prop_lut4_I0_O)        0.326    16.094 f  ram4/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           1.158    17.252    ram3/rgb_reg_reg[3]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.376 r  ram3/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    17.376    ram3_n_8
    SLICE_X44Y53         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.435     4.806    clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_4096_4351_3_3/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.350ns  (logic 1.664ns (9.589%)  route 15.686ns (90.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=184, routed)        12.564    14.104    ram6/usr_sw_IBUF[0]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.228 r  ram6/RAM_reg_4096_4351_0_0_i_1__0/O
                         net (fo=48, routed)          3.121    17.350    ram6/RAM_reg_4096_4351_3_3/WE
    SLICE_X46Y16         RAMS64E                                      r  ram6/RAM_reg_4096_4351_3_3/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.444     4.816    ram6/RAM_reg_4096_4351_3_3/WCLK
    SLICE_X46Y16         RAMS64E                                      r  ram6/RAM_reg_4096_4351_3_3/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_4096_4351_3_3/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.350ns  (logic 1.664ns (9.589%)  route 15.686ns (90.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=184, routed)        12.564    14.104    ram6/usr_sw_IBUF[0]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.228 r  ram6/RAM_reg_4096_4351_0_0_i_1__0/O
                         net (fo=48, routed)          3.121    17.350    ram6/RAM_reg_4096_4351_3_3/WE
    SLICE_X46Y16         RAMS64E                                      r  ram6/RAM_reg_4096_4351_3_3/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.444     4.816    ram6/RAM_reg_4096_4351_3_3/WCLK
    SLICE_X46Y16         RAMS64E                                      r  ram6/RAM_reg_4096_4351_3_3/RAMS64E_B/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_4096_4351_3_3/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.350ns  (logic 1.664ns (9.589%)  route 15.686ns (90.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=184, routed)        12.564    14.104    ram6/usr_sw_IBUF[0]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.228 r  ram6/RAM_reg_4096_4351_0_0_i_1__0/O
                         net (fo=48, routed)          3.121    17.350    ram6/RAM_reg_4096_4351_3_3/WE
    SLICE_X46Y16         RAMS64E                                      r  ram6/RAM_reg_4096_4351_3_3/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.444     4.816    ram6/RAM_reg_4096_4351_3_3/WCLK
    SLICE_X46Y16         RAMS64E                                      r  ram6/RAM_reg_4096_4351_3_3/RAMS64E_C/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_4096_4351_3_3/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.350ns  (logic 1.664ns (9.589%)  route 15.686ns (90.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=184, routed)        12.564    14.104    ram6/usr_sw_IBUF[0]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.228 r  ram6/RAM_reg_4096_4351_0_0_i_1__0/O
                         net (fo=48, routed)          3.121    17.350    ram6/RAM_reg_4096_4351_3_3/WE
    SLICE_X46Y16         RAMS64E                                      r  ram6/RAM_reg_4096_4351_3_3/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.444     4.816    ram6/RAM_reg_4096_4351_3_3/WCLK
    SLICE_X46Y16         RAMS64E                                      r  ram6/RAM_reg_4096_4351_3_3/RAMS64E_D/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_score2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.039%)  route 0.477ns (71.961%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=90, routed)          0.477     0.618    vs0/pixel_x[0]
    SLICE_X58Y41         LUT3 (Prop_lut3_I1_O)        0.045     0.663 r  vs0/pixel_addr_score2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.663    sram_addr_score2[0]
    SLICE_X58Y41         FDRE                                         r  pixel_addr_score2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.865     2.023    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  pixel_addr_score2_reg[0]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cloud2_reg/D[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.525%)  route 0.620ns (81.475%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[9]/C
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[9]/Q
                         net (fo=27, routed)          0.620     0.761    pixel_y[9]
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.927     2.085    clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/CLK

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cloud2_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.226ns (29.530%)  route 0.539ns (70.470%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[3]/C
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=35, routed)          0.177     0.305    vs0/v_count_reg_reg[9]_0[2]
    SLICE_X58Y40         LUT6 (Prop_lut6_I4_O)        0.098     0.403 r  vs0/pixel_addr_cloud2_reg_i_1/O
                         net (fo=2, routed)           0.362     0.765    p_76_in
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.927     2.085    clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/CLK

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cloud2_reg/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.885%)  route 0.647ns (82.115%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[1]/C
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=34, routed)          0.647     0.788    pixel_y[1]
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.927     2.085    clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/CLK

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cloud2_reg/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.764%)  route 0.653ns (82.236%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[7]/C
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=30, routed)          0.653     0.794    pixel_y[7]
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.927     2.085    clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/CLK

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_score2_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.407%)  route 0.609ns (76.593%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=90, routed)          0.609     0.750    vs0/pixel_x[0]
    SLICE_X58Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.795 r  vs0/pixel_addr_score2[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.795    vs0_n_166
    SLICE_X58Y45         FDRE                                         r  pixel_addr_score2_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.866     2.024    clk_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  pixel_addr_score2_reg[0]_rep/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cloud2_reg/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.397%)  route 0.669ns (82.603%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[4]/C
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=33, routed)          0.669     0.810    pixel_y[4]
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.927     2.085    clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/CLK

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cloud2_reg/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.128ns (15.783%)  route 0.683ns (84.217%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[8]/C
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=27, routed)          0.683     0.811    pixel_y[8]
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.927     2.085    clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/CLK

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.128ns (15.647%)  route 0.690ns (84.353%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=64, routed)          0.690     0.818    pixel_x[2]
    SLICE_X48Y42         FDRE                                         r  pixel_addr_bg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.837     1.995    clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  pixel_addr_bg_reg[1]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cloud2_reg/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.128ns (15.489%)  route 0.698ns (84.511%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[3]/C
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=35, routed)          0.698     0.826    pixel_y[3]
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.927     2.085    clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  pixel_addr_cloud2_reg/CLK





