INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:147]
WARNING: [VRFC 10-2938] 'pcSource_E' is already implicitly declared on line 40 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:148]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:240]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:243]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 123 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:273]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 126 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:275]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 121 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:276]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 189 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
WARNING: [VRFC 10-2938] 'stall_F' is already implicitly declared on line 49 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:308]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
