-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity process_ipv4_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_axis_rx_data_TVALID : IN STD_LOGIC;
    rx_process2dropFifo_1_1_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    rx_process2dropFifo_1_1_full_n : IN STD_LOGIC;
    rx_process2dropFifo_1_1_write : OUT STD_LOGIC;
    rx_process2dropFifo_2_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    rx_process2dropFifo_2_0_full_n : IN STD_LOGIC;
    rx_process2dropFifo_2_0_write : OUT STD_LOGIC;
    rx_process2dropFifo_s_2_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    rx_process2dropFifo_s_2_full_n : IN STD_LOGIC;
    rx_process2dropFifo_s_2_write : OUT STD_LOGIC;
    rx_process2dropLengt_1_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    rx_process2dropLengt_1_full_n : IN STD_LOGIC;
    rx_process2dropLengt_1_write : OUT STD_LOGIC;
    MetaOut_V_TREADY : IN STD_LOGIC;
    s_axis_rx_data_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axis_rx_data_TREADY : OUT STD_LOGIC;
    s_axis_rx_data_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    s_axis_rx_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    MetaOut_V_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    MetaOut_V_TVALID : OUT STD_LOGIC );
end;


architecture behav of process_ipv4_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv23_40 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_const_lv23_A0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010100000";
    constant ap_const_lv22_3F : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000111111";
    constant ap_const_lv22_9F : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010011111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_9F : STD_LOGIC_VECTOR (7 downto 0) := "10011111";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv160_lc_2 : STD_LOGIC_VECTOR (159 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_106_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op58 : STD_LOGIC;
    signal tmp_reg_535 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_reg_580 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op58_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_reg_535_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_reg_580_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_load_reg_589 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op69_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal MetaOut_V_1_ack_in : STD_LOGIC;
    signal ap_predicate_op74_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal MetaOut_V_1_ack_out : STD_LOGIC;
    signal MetaOut_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal tmp_reg_535_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_reg_580_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_load_reg_589_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op85_write_state4 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal MetaOut_V_1_data_out : STD_LOGIC_VECTOR (47 downto 0);
    signal MetaOut_V_1_vld_in : STD_LOGIC;
    signal MetaOut_V_1_vld_out : STD_LOGIC;
    signal MetaOut_V_1_payload_A : STD_LOGIC_VECTOR (47 downto 0);
    signal MetaOut_V_1_payload_B : STD_LOGIC_VECTOR (47 downto 0);
    signal MetaOut_V_1_sel_rd : STD_LOGIC := '0';
    signal MetaOut_V_1_sel_wr : STD_LOGIC := '0';
    signal MetaOut_V_1_sel : STD_LOGIC;
    signal MetaOut_V_1_load_A : STD_LOGIC;
    signal MetaOut_V_1_load_B : STD_LOGIC;
    signal MetaOut_V_1_state_cmp_full : STD_LOGIC;
    signal header_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal header_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal header_header_V : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000101";
    signal metaWritten : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal headerWordsDropped_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal s_axis_rx_data_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal MetaOut_V_TDATA_blk_n : STD_LOGIC;
    signal rx_process2dropFifo_1_1_blk_n : STD_LOGIC;
    signal rx_process2dropFifo_2_0_blk_n : STD_LOGIC;
    signal rx_process2dropFifo_s_2_blk_n : STD_LOGIC;
    signal rx_process2dropLengt_1_blk_n : STD_LOGIC;
    signal tmp_data_V_reg_539 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_keep_V_reg_545 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_reg_550 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_550_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal header_ready_load_load_fu_201_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal header_ready_load_reg_557 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln58_fu_210_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln58_reg_561 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln58_1_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_566 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln58_1_fu_258_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln58_1_reg_574 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln73_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln63_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln63_reg_584 : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_load_load_fu_442_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln63_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_505_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_phi_ln73_phi_fu_158_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln73_reg_155 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_fu_269_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_write_flag_1_i_i_phi_fu_167_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_164 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln58_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_metaWritten_flag_1_i_phi_fu_178_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_174 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_174 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln63_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln63_fu_294_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln58_fu_430_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal select_ln63_1_fu_522_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal Lo_assign_fu_214_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln58_fu_222_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln58_fu_226_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln58_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_fu_238_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln58_fu_244_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_1_fu_321_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln58_fu_328_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln58_1_fu_334_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln58_3_fu_346_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln58_2_fu_340_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln58_1_fu_353_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_1_fu_318_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln58_1_fu_359_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal shl_ln58_fu_371_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal tmp_2_fu_377_p4 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln58_2_fu_363_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln58_3_fu_367_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal shl_ln58_1_fu_394_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal lshr_ln58_fu_400_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal and_ln58_fu_406_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal xor_ln58_1_fu_412_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal select_ln58_4_fu_387_p3 : STD_LOGIC_VECTOR (159 downto 0);
    signal and_ln58_1_fu_418_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal and_ln58_2_fu_424_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal trunc_ln647_fu_464_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_1_i_i_fu_495_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i_i21_i_fu_485_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_their_address_V_fu_475_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln700_fu_516_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_574 : BOOLEAN;
    signal ap_condition_213 : BOOLEAN;
    signal ap_condition_143 : BOOLEAN;


begin




    MetaOut_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                MetaOut_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = MetaOut_V_1_vld_out) and (ap_const_logic_1 = MetaOut_V_1_ack_out))) then 
                                        MetaOut_V_1_sel_rd <= not(MetaOut_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    MetaOut_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                MetaOut_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = MetaOut_V_1_ack_in) and (ap_const_logic_1 = MetaOut_V_1_vld_in))) then 
                                        MetaOut_V_1_sel_wr <= not(MetaOut_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    MetaOut_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                MetaOut_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = MetaOut_V_1_vld_in) and (ap_const_logic_1 = MetaOut_V_1_ack_out) and (ap_const_lv2_3 = MetaOut_V_1_state)) or ((ap_const_logic_0 = MetaOut_V_1_vld_in) and (ap_const_lv2_2 = MetaOut_V_1_state)))) then 
                    MetaOut_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_0 = MetaOut_V_TREADY) and (ap_const_lv2_1 = MetaOut_V_1_state)) or ((ap_const_logic_0 = MetaOut_V_TREADY) and (ap_const_logic_1 = MetaOut_V_1_vld_in) and (ap_const_lv2_3 = MetaOut_V_1_state)))) then 
                    MetaOut_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = MetaOut_V_1_ack_out) and (ap_const_lv2_1 = MetaOut_V_1_state)) or (not(((ap_const_logic_0 = MetaOut_V_1_vld_in) and (ap_const_logic_1 = MetaOut_V_1_ack_out))) and not(((ap_const_logic_0 = MetaOut_V_TREADY) and (ap_const_logic_1 = MetaOut_V_1_vld_in))) and (ap_const_lv2_3 = MetaOut_V_1_state)) or ((ap_const_logic_1 = MetaOut_V_1_vld_in) and (ap_const_lv2_2 = MetaOut_V_1_state)))) then 
                    MetaOut_V_1_state <= ap_const_lv2_3;
                else 
                    MetaOut_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_143)) then
                if (((or_ln73_fu_276_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_106_p5 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_174 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_174 <= ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_174;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = MetaOut_V_1_load_A)) then
                MetaOut_V_1_payload_A <= tmp_3_fu_505_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = MetaOut_V_1_load_B)) then
                MetaOut_V_1_payload_B <= tmp_3_fu_505_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_535_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                headerWordsDropped_V <= select_ln63_1_fu_522_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((header_ready_load_reg_557 = ap_const_lv1_0) and (tmp_reg_535 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_header_V <= or_ln58_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_106_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_idx <= select_ln63_fu_294_p3;
                header_ready <= and_ln63_fu_288_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_106_p5 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_ready_load_reg_557 <= header_ready;
                or_ln73_reg_580 <= or_ln73_fu_276_p2;
                tmp_data_V_reg_539 <= s_axis_rx_data_TDATA;
                tmp_keep_V_reg_545 <= s_axis_rx_data_TKEEP;
                tmp_last_V_reg_550 <= s_axis_rx_data_TLAST;
                xor_ln63_reg_584 <= xor_ln63_fu_282_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((header_ready_load_load_fu_201_p1 = ap_const_lv1_0) and (tmp_nbreadreq_fu_106_p5 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln58_1_reg_566 <= icmp_ln58_1_fu_252_p2;
                    trunc_ln58_1_reg_574(7 downto 5) <= trunc_ln58_1_fu_258_p1(7 downto 5);
                trunc_ln58_reg_561 <= trunc_ln58_fu_210_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_535 = ap_const_lv1_1) and (or_ln63_fu_446_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                metaWritten <= xor_ln63_reg_584;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_535 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                metaWritten_load_reg_589 <= metaWritten;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                metaWritten_load_reg_589_pp0_iter2_reg <= metaWritten_load_reg_589;
                or_ln73_reg_580_pp0_iter2_reg <= or_ln73_reg_580_pp0_iter1_reg;
                tmp_reg_535_pp0_iter2_reg <= tmp_reg_535_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln73_reg_580_pp0_iter1_reg <= or_ln73_reg_580;
                tmp_last_V_reg_550_pp0_iter1_reg <= tmp_last_V_reg_550;
                tmp_reg_535 <= tmp_nbreadreq_fu_106_p5;
                tmp_reg_535_pp0_iter1_reg <= tmp_reg_535;
            end if;
        end if;
    end process;
    trunc_ln58_1_reg_574(4 downto 0) <= "11111";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Lo_assign_fu_214_p3 <= (header_idx & ap_const_lv6_0);
    MetaOut_V_1_ack_in <= MetaOut_V_1_state(1);
    MetaOut_V_1_ack_out <= MetaOut_V_TREADY;

    MetaOut_V_1_data_out_assign_proc : process(MetaOut_V_1_payload_A, MetaOut_V_1_payload_B, MetaOut_V_1_sel)
    begin
        if ((ap_const_logic_1 = MetaOut_V_1_sel)) then 
            MetaOut_V_1_data_out <= MetaOut_V_1_payload_B;
        else 
            MetaOut_V_1_data_out <= MetaOut_V_1_payload_A;
        end if; 
    end process;

    MetaOut_V_1_load_A <= (not(MetaOut_V_1_sel_wr) and MetaOut_V_1_state_cmp_full);
    MetaOut_V_1_load_B <= (MetaOut_V_1_state_cmp_full and MetaOut_V_1_sel_wr);
    MetaOut_V_1_sel <= MetaOut_V_1_sel_rd;
    MetaOut_V_1_state_cmp_full <= '0' when (MetaOut_V_1_state = ap_const_lv2_1) else '1';

    MetaOut_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op74_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op74_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            MetaOut_V_1_vld_in <= ap_const_logic_1;
        else 
            MetaOut_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    MetaOut_V_1_vld_out <= MetaOut_V_1_state(0);
    MetaOut_V_TDATA <= MetaOut_V_1_data_out;

    MetaOut_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_predicate_op74_write_state3, MetaOut_V_1_state, ap_predicate_op85_write_state4, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op85_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op74_write_state3 = ap_const_boolean_1)))) then 
            MetaOut_V_TDATA_blk_n <= MetaOut_V_1_state(1);
        else 
            MetaOut_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    MetaOut_V_TVALID <= MetaOut_V_1_state(0);
    add_ln58_fu_226_p2 <= std_logic_vector(unsigned(zext_ln58_fu_222_p1) + unsigned(ap_const_lv23_40));
    add_ln67_fu_269_p2 <= std_logic_vector(unsigned(header_idx) + unsigned(ap_const_lv16_1));
    add_ln700_fu_516_p2 <= std_logic_vector(unsigned(headerWordsDropped_V) + unsigned(ap_const_lv4_2));
    and_ln58_1_fu_418_p2 <= (xor_ln58_1_fu_412_p2 and header_header_V);
    and_ln58_2_fu_424_p2 <= (select_ln58_4_fu_387_p3 and and_ln58_fu_406_p2);
    and_ln58_fu_406_p2 <= (shl_ln58_1_fu_394_p2 and lshr_ln58_fu_400_p2);
    and_ln63_fu_288_p2 <= (xor_ln63_fu_282_p2 and or_ln73_fu_276_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, s_axis_rx_data_TVALID, tmp_nbreadreq_fu_106_p5, io_acc_block_signal_op58, ap_predicate_op58_write_state2, rx_process2dropLengt_1_full_n, ap_predicate_op69_write_state3, MetaOut_V_TREADY, MetaOut_V_1_state)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((rx_process2dropLengt_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op69_write_state3 = ap_const_boolean_1)) or ((io_acc_block_signal_op58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op58_write_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_106_p5 = ap_const_lv1_1) and (s_axis_rx_data_TVALID = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((ap_const_lv2_1 = MetaOut_V_1_state) or ((ap_const_logic_0 = MetaOut_V_TREADY) and (ap_const_lv2_3 = MetaOut_V_1_state)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, s_axis_rx_data_TVALID, tmp_nbreadreq_fu_106_p5, io_acc_block_signal_op58, ap_predicate_op58_write_state2, rx_process2dropLengt_1_full_n, ap_predicate_op69_write_state3, MetaOut_V_TREADY, ap_block_state3_io, MetaOut_V_1_state, ap_block_state4_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op58_write_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_106_p5 = ap_const_lv1_1) and (s_axis_rx_data_TVALID = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state4_io) or (ap_const_lv2_1 = MetaOut_V_1_state) or ((ap_const_logic_0 = MetaOut_V_TREADY) and (ap_const_lv2_3 = MetaOut_V_1_state)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or ((rx_process2dropLengt_1_full_n = ap_const_logic_0) and (ap_predicate_op69_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, s_axis_rx_data_TVALID, tmp_nbreadreq_fu_106_p5, io_acc_block_signal_op58, ap_predicate_op58_write_state2, rx_process2dropLengt_1_full_n, ap_predicate_op69_write_state3, MetaOut_V_TREADY, ap_block_state3_io, MetaOut_V_1_state, ap_block_state4_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op58_write_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_106_p5 = ap_const_lv1_1) and (s_axis_rx_data_TVALID = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state4_io) or (ap_const_lv2_1 = MetaOut_V_1_state) or ((ap_const_logic_0 = MetaOut_V_TREADY) and (ap_const_lv2_3 = MetaOut_V_1_state)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or ((rx_process2dropLengt_1_full_n = ap_const_logic_0) and (ap_predicate_op69_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, s_axis_rx_data_TVALID, tmp_nbreadreq_fu_106_p5)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_106_p5 = ap_const_lv1_1) and (s_axis_rx_data_TVALID = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(io_acc_block_signal_op58, ap_predicate_op58_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((io_acc_block_signal_op58 = ap_const_logic_0) and (ap_predicate_op58_write_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_io_assign_proc : process(MetaOut_V_1_ack_in, ap_predicate_op74_write_state3)
    begin
                ap_block_state3_io <= ((ap_const_logic_0 = MetaOut_V_1_ack_in) and (ap_predicate_op74_write_state3 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(rx_process2dropLengt_1_full_n, ap_predicate_op69_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((rx_process2dropLengt_1_full_n = ap_const_logic_0) and (ap_predicate_op69_write_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_io_assign_proc : process(MetaOut_V_1_ack_in, ap_predicate_op85_write_state4)
    begin
                ap_block_state4_io <= ((ap_const_logic_0 = MetaOut_V_1_ack_in) and (ap_predicate_op85_write_state4 = ap_const_boolean_1));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(MetaOut_V_TREADY, MetaOut_V_1_state)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((ap_const_lv2_1 = MetaOut_V_1_state) or ((ap_const_logic_0 = MetaOut_V_TREADY) and (ap_const_lv2_3 = MetaOut_V_1_state)));
    end process;


    ap_condition_143_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_143 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_213_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_106_p5, ap_block_pp0_stage0)
    begin
                ap_condition_213 <= ((tmp_nbreadreq_fu_106_p5 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_574_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_535, or_ln73_reg_580, ap_block_pp0_stage0)
    begin
                ap_condition_574 <= ((or_ln73_reg_580 = ap_const_lv1_1) and (tmp_reg_535 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_metaWritten_flag_1_i_phi_fu_178_p6_assign_proc : process(metaWritten_load_load_fu_442_p1, ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_174, ap_condition_574)
    begin
        if ((ap_const_boolean_1 = ap_condition_574)) then
            if ((metaWritten_load_load_fu_442_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_metaWritten_flag_1_i_phi_fu_178_p6 <= ap_const_lv1_1;
            elsif ((metaWritten_load_load_fu_442_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_metaWritten_flag_1_i_phi_fu_178_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_metaWritten_flag_1_i_phi_fu_178_p6 <= ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_174;
            end if;
        else 
            ap_phi_mux_metaWritten_flag_1_i_phi_fu_178_p6 <= ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_174;
        end if; 
    end process;


    ap_phi_mux_phi_ln73_phi_fu_158_p4_assign_proc : process(header_idx, header_ready_load_load_fu_201_p1, ap_phi_reg_pp0_iter0_phi_ln73_reg_155, add_ln67_fu_269_p2, ap_condition_213)
    begin
        if ((ap_const_boolean_1 = ap_condition_213)) then
            if ((header_ready_load_load_fu_201_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_phi_ln73_phi_fu_158_p4 <= add_ln67_fu_269_p2;
            elsif ((header_ready_load_load_fu_201_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_phi_ln73_phi_fu_158_p4 <= header_idx;
            else 
                ap_phi_mux_phi_ln73_phi_fu_158_p4 <= ap_phi_reg_pp0_iter0_phi_ln73_reg_155;
            end if;
        else 
            ap_phi_mux_phi_ln73_phi_fu_158_p4 <= ap_phi_reg_pp0_iter0_phi_ln73_reg_155;
        end if; 
    end process;


    ap_phi_mux_write_flag_1_i_i_phi_fu_167_p4_assign_proc : process(header_ready_load_load_fu_201_p1, ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_164, xor_ln58_fu_262_p2, ap_condition_213)
    begin
        if ((ap_const_boolean_1 = ap_condition_213)) then
            if ((header_ready_load_load_fu_201_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_write_flag_1_i_i_phi_fu_167_p4 <= xor_ln58_fu_262_p2;
            elsif ((header_ready_load_load_fu_201_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_write_flag_1_i_i_phi_fu_167_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_write_flag_1_i_i_phi_fu_167_p4 <= ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_164;
            end if;
        else 
            ap_phi_mux_write_flag_1_i_i_phi_fu_167_p4 <= ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_164;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_174 <= "X";
    ap_phi_reg_pp0_iter0_phi_ln73_reg_155 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_164 <= "X";

    ap_predicate_op58_write_state2_assign_proc : process(tmp_reg_535, or_ln73_reg_580)
    begin
                ap_predicate_op58_write_state2 <= ((or_ln73_reg_580 = ap_const_lv1_1) and (tmp_reg_535 = ap_const_lv1_1));
    end process;


    ap_predicate_op69_write_state3_assign_proc : process(tmp_reg_535_pp0_iter1_reg, or_ln73_reg_580_pp0_iter1_reg, metaWritten_load_reg_589)
    begin
                ap_predicate_op69_write_state3 <= ((metaWritten_load_reg_589 = ap_const_lv1_0) and (or_ln73_reg_580_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_535_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op74_write_state3_assign_proc : process(tmp_reg_535_pp0_iter1_reg, or_ln73_reg_580_pp0_iter1_reg, metaWritten_load_reg_589)
    begin
                ap_predicate_op74_write_state3 <= ((metaWritten_load_reg_589 = ap_const_lv1_0) and (or_ln73_reg_580_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_535_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op85_write_state4_assign_proc : process(tmp_reg_535_pp0_iter2_reg, or_ln73_reg_580_pp0_iter2_reg, metaWritten_load_reg_589_pp0_iter2_reg)
    begin
                ap_predicate_op85_write_state4 <= ((metaWritten_load_reg_589_pp0_iter2_reg = ap_const_lv1_0) and (or_ln73_reg_580_pp0_iter2_reg = ap_const_lv1_1) and (tmp_reg_535_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    header_ready_load_load_fu_201_p1 <= header_ready;
    icmp_ln58_1_fu_252_p2 <= "1" when (unsigned(Lo_assign_fu_214_p3) > unsigned(select_ln58_fu_244_p3)) else "0";
    icmp_ln58_fu_232_p2 <= "1" when (unsigned(add_ln58_fu_226_p2) < unsigned(ap_const_lv23_A0)) else "0";
    io_acc_block_signal_op58 <= (rx_process2dropFifo_s_2_full_n and rx_process2dropFifo_2_0_full_n and rx_process2dropFifo_1_1_full_n);
    lshr_ln58_fu_400_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv160_lc_2),to_integer(unsigned('0' & zext_ln58_3_fu_367_p1(31-1 downto 0)))));
    metaWritten_load_load_fu_442_p1 <= metaWritten;
    or_ln58_fu_430_p2 <= (and_ln58_2_fu_424_p2 or and_ln58_1_fu_418_p2);
    or_ln60_fu_238_p2 <= (ap_const_lv22_3F or Lo_assign_fu_214_p3);
    or_ln63_fu_446_p2 <= (tmp_last_V_reg_550 or ap_phi_mux_metaWritten_flag_1_i_phi_fu_178_p6);
    or_ln73_fu_276_p2 <= (header_ready or ap_phi_mux_write_flag_1_i_i_phi_fu_167_p4);
    p_Result_2_1_i_i_fu_495_p4 <= header_header_V(23 downto 16);
    p_Result_2_i_i21_i_fu_485_p4 <= header_header_V(31 downto 24);

    rx_process2dropFifo_1_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_process2dropFifo_1_1_full_n, ap_predicate_op58_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_write_state2 = ap_const_boolean_1))) then 
            rx_process2dropFifo_1_1_blk_n <= rx_process2dropFifo_1_1_full_n;
        else 
            rx_process2dropFifo_1_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_process2dropFifo_1_1_din <= tmp_data_V_reg_539;

    rx_process2dropFifo_1_1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op58_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_process2dropFifo_1_1_write <= ap_const_logic_1;
        else 
            rx_process2dropFifo_1_1_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_process2dropFifo_2_0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_process2dropFifo_2_0_full_n, ap_predicate_op58_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_write_state2 = ap_const_boolean_1))) then 
            rx_process2dropFifo_2_0_blk_n <= rx_process2dropFifo_2_0_full_n;
        else 
            rx_process2dropFifo_2_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_process2dropFifo_2_0_din <= tmp_keep_V_reg_545;

    rx_process2dropFifo_2_0_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op58_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_process2dropFifo_2_0_write <= ap_const_logic_1;
        else 
            rx_process2dropFifo_2_0_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_process2dropFifo_s_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_process2dropFifo_s_2_full_n, ap_predicate_op58_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_write_state2 = ap_const_boolean_1))) then 
            rx_process2dropFifo_s_2_blk_n <= rx_process2dropFifo_s_2_full_n;
        else 
            rx_process2dropFifo_s_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_process2dropFifo_s_2_din <= tmp_last_V_reg_550;

    rx_process2dropFifo_s_2_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op58_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_process2dropFifo_s_2_write <= ap_const_logic_1;
        else 
            rx_process2dropFifo_s_2_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_process2dropLengt_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rx_process2dropLengt_1_full_n, ap_predicate_op69_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op69_write_state3 = ap_const_boolean_1))) then 
            rx_process2dropLengt_1_blk_n <= rx_process2dropLengt_1_full_n;
        else 
            rx_process2dropLengt_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_process2dropLengt_1_din <= std_logic_vector(unsigned(trunc_ln647_fu_464_p1) - unsigned(headerWordsDropped_V));

    rx_process2dropLengt_1_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op69_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op69_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_process2dropLengt_1_write <= ap_const_logic_1;
        else 
            rx_process2dropLengt_1_write <= ap_const_logic_0;
        end if; 
    end process;


    s_axis_rx_data_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, s_axis_rx_data_TVALID, tmp_nbreadreq_fu_106_p5, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_106_p5 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            s_axis_rx_data_TDATA_blk_n <= s_axis_rx_data_TVALID;
        else 
            s_axis_rx_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_axis_rx_data_TREADY_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_106_p5, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_nbreadreq_fu_106_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            s_axis_rx_data_TREADY <= ap_const_logic_1;
        else 
            s_axis_rx_data_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    select_ln58_1_fu_334_p3 <= 
        tmp_1_fu_321_p3 when (icmp_ln58_1_reg_566(0) = '1') else 
        trunc_ln58_1_reg_574;
    select_ln58_2_fu_340_p3 <= 
        trunc_ln58_1_reg_574 when (icmp_ln58_1_reg_566(0) = '1') else 
        tmp_1_fu_321_p3;
    select_ln58_3_fu_346_p3 <= 
        sub_ln58_fu_328_p2 when (icmp_ln58_1_reg_566(0) = '1') else 
        tmp_1_fu_321_p3;
    select_ln58_4_fu_387_p3 <= 
        tmp_2_fu_377_p4 when (icmp_ln58_1_reg_566(0) = '1') else 
        shl_ln58_fu_371_p2;
    select_ln58_fu_244_p3 <= 
        or_ln60_fu_238_p2 when (icmp_ln58_fu_232_p2(0) = '1') else 
        ap_const_lv22_9F;
    select_ln63_1_fu_522_p3 <= 
        ap_const_lv4_0 when (tmp_last_V_reg_550_pp0_iter1_reg(0) = '1') else 
        add_ln700_fu_516_p2;
    select_ln63_fu_294_p3 <= 
        ap_const_lv16_0 when (s_axis_rx_data_TLAST(0) = '1') else 
        ap_phi_mux_phi_ln73_phi_fu_158_p4;
    shl_ln58_1_fu_394_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv160_lc_2),to_integer(unsigned('0' & zext_ln58_2_fu_363_p1(31-1 downto 0)))));
    shl_ln58_fu_371_p2 <= std_logic_vector(shift_left(unsigned(tmp_V_1_fu_318_p1),to_integer(unsigned('0' & zext_ln58_1_fu_359_p1(31-1 downto 0)))));
    sub_ln58_1_fu_353_p2 <= std_logic_vector(signed(ap_const_lv8_9F) - signed(select_ln58_1_fu_334_p3));
    sub_ln58_fu_328_p2 <= std_logic_vector(signed(ap_const_lv8_9F) - signed(tmp_1_fu_321_p3));
    tmp_1_fu_321_p3 <= (trunc_ln58_reg_561 & ap_const_lv6_0);
    
    tmp_2_fu_377_p4_proc : process(shl_ln58_fu_371_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(160+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(160+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(160 - 1 downto 0);
    variable tmp_2_fu_377_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(160 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(160 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(160 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(8 - 1 downto 0) := ap_const_lv32_9F(8 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(8 - 1 downto 0) := ap_const_lv32_0(8 - 1 downto 0);
        v0_cpy := shl_ln58_fu_371_p2;
        if (vlo_cpy(8 - 1 downto 0) > vhi_cpy(8 - 1 downto 0)) then
            vhi_cpy(8-1 downto 0) := std_logic_vector(160-1-unsigned(ap_const_lv32_0(8-1 downto 0)));
            vlo_cpy(8-1 downto 0) := std_logic_vector(160-1-unsigned(ap_const_lv32_9F(8-1 downto 0)));
            for tmp_2_fu_377_p4_i in 0 to 160-1 loop
                v0_cpy(tmp_2_fu_377_p4_i) := shl_ln58_fu_371_p2(160-1-tmp_2_fu_377_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(8-1 downto 0)))));

        section := (others=>'0');
        section(8-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(8-1 downto 0)) - unsigned(vlo_cpy(8-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(160-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_2_fu_377_p4 <= resvalue(160-1 downto 0);
    end process;

    tmp_3_fu_505_p4 <= ((p_Result_2_1_i_i_fu_495_p4 & p_Result_2_i_i21_i_fu_485_p4) & tmp_their_address_V_fu_475_p4);
    tmp_V_1_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_data_V_reg_539),160));
    tmp_nbreadreq_fu_106_p5 <= (0=>(s_axis_rx_data_TVALID), others=>'-');
    tmp_their_address_V_fu_475_p4 <= header_header_V(127 downto 96);
    trunc_ln58_1_fu_258_p1 <= select_ln58_fu_244_p3(8 - 1 downto 0);
    trunc_ln58_fu_210_p1 <= header_idx(2 - 1 downto 0);
    trunc_ln647_fu_464_p1 <= header_header_V(4 - 1 downto 0);
    xor_ln58_1_fu_412_p2 <= (ap_const_lv160_lc_2 xor and_ln58_fu_406_p2);
    xor_ln58_fu_262_p2 <= (icmp_ln58_fu_232_p2 xor ap_const_lv1_1);
    xor_ln63_fu_282_p2 <= (s_axis_rx_data_TLAST xor ap_const_lv1_1);
    zext_ln58_1_fu_359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln58_3_fu_346_p3),160));
    zext_ln58_2_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln58_2_fu_340_p3),160));
    zext_ln58_3_fu_367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln58_1_fu_353_p2),160));
    zext_ln58_fu_222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_fu_214_p3),23));
end behav;
