#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Apr 21 03:40:40 2025
# Process ID: 4228
# Current directory: C:/Users/ahmed/Documents/project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12228 C:\Users\ahmed\Documents\project_5\project_5.xpr
# Log file: C:/Users/ahmed/Documents/project_5/vivado.log
# Journal file: C:/Users/ahmed/Documents/project_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ahmed/Documents/project_5/project_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
update_files -from_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v -to_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/ALU_Control.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/ALU_Control.v' with file 'C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v'.
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v}
WARNING: [filemgmt 56-12] File 'C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/ALU_64_bit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/Control_Unit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/Data_Memory.v] -no_script -reset -force -quiet
remove_files  {C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/ALU_64_bit.v C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/Control_Unit.v C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/Data_Memory.v}
add_files -norecurse C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/21Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/21Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.387 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/21Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.387 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/21Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/21Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.621 ; gain = 61.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/21Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1151.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/21Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1151.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/21Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/21Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1151.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/21Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1151.844 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 21 04:06:20 2025...
