{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618092467663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618092467665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 16:07:47 2021 " "Processing started: Sat Apr 10 16:07:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618092467665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092467665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSPModem -c modem_testbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSPModem -c modem_testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092467665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618092467914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618092467914 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "switch_led_emulator.qsys " "Elaborating Platform Designer system entity \"switch_led_emulator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092476411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:07:59 Progress: Loading DSPModem/switch_led_emulator.qsys " "2021.04.10.16:07:59 Progress: Loading DSPModem/switch_led_emulator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092480014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:00 Progress: Reading input file " "2021.04.10.16:08:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092480331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:00 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2021.04.10.16:08:00 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092480370 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092480585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:00 Progress: Parameterizing module in_system_sources_probes_0 " "2021.04.10.16:08:00 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092480585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:00 Progress: Building connections " "2021.04.10.16:08:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092480588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:00 Progress: Parameterizing connections " "2021.04.10.16:08:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092480588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:00 Progress: Validating " "2021.04.10.16:08:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092480610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:01 Progress: Done reading input file " "2021.04.10.16:08:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092481297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_led_emulator: Generating switch_led_emulator \"switch_led_emulator\" for QUARTUS_SYNTH " "Switch_led_emulator: Generating switch_led_emulator \"switch_led_emulator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092482107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"switch_led_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"switch_led_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092482253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_led_emulator: Done \"switch_led_emulator\" with 2 modules, 2 files " "Switch_led_emulator: Done \"switch_led_emulator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092482257 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "switch_led_emulator.qsys " "Finished elaborating Platform Designer system entity \"switch_led_emulator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092482930 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "key_emulator.qsys " "Elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092482951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:06 Progress: Loading DSPModem/key_emulator.qsys " "2021.04.10.16:08:06 Progress: Loading DSPModem/key_emulator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092486438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:06 Progress: Reading input file " "2021.04.10.16:08:06 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092486744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:06 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2021.04.10.16:08:06 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092486777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092486971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:06 Progress: Parameterizing module in_system_sources_probes_0 " "2021.04.10.16:08:06 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092486972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:06 Progress: Building connections " "2021.04.10.16:08:06 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092486976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:06 Progress: Parameterizing connections " "2021.04.10.16:08:06 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092486979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:07 Progress: Validating " "2021.04.10.16:08:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092487040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:08:07 Progress: Done reading input file " "2021.04.10.16:08:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092487706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH " "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092488648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092488804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files " "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092488808 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "key_emulator.qsys " "Finished elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092489514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KeyCCT.v 1 1 " "Found 1 design units, including 1 entities, in source file KeyCCT.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyCCT " "Found entity 1: KeyCCT" {  } { { "KeyCCT.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/KeyCCT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 upsampler " "Found entity 1: upsampler" {  } { { "upsampler.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/upsampler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "slicer.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/slicer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reference_measure.v 1 1 " "Found 1 design units, including 1 entities, in source file reference_measure.v" { { "Info" "ISGN_ENTITY_NAME" "1 reference_measure " "Found entity 1: reference_measure" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps_filter_practical.v 1 1 " "Found 1 design units, including 1 entities, in source file ps_filter_practical.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps_filter_practical " "Found entity 1: ps_filter_practical" {  } { { "ps_filter_practical.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/ps_filter_practical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modem_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modem_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 modem_testbench " "Found entity 1: modem_testbench" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matched_filter_grm011.v 2 2 " "Found 2 design units, including 2 entities, in source file matched_filter_grm011.v" { { "Info" "ISGN_ENTITY_NAME" "1 shared_multiplier " "Found entity 1: shared_multiplier" {  } { { "matched_filter_grm011.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/matched_filter_grm011.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489589 ""} { "Info" "ISGN_ENTITY_NAME" "2 matched_filter_grm011 " "Found entity 2: matched_filter_grm011" {  } { { "matched_filter_grm011.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/matched_filter_grm011.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_short.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_short.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_short " "Found entity 1: lfsr_short" {  } { { "lfsr_short.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/lfsr_short.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper " "Found entity 1: mapper" {  } { { "mapper.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/mapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_rom_awgn.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_rom_awgn.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_rom_awgn " "Found entity 1: dual_port_rom_awgn" {  } { { "dual_port_rom_awgn.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/dual_port_rom_awgn.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file downsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 downsampler " "Found entity 1: downsampler" {  } { { "downsampler.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/downsampler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_enable_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_enable_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_enable_gen " "Found entity 1: clk_enable_gen" {  } { { "clk_enable_gen.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/clk_enable_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel.v 1 1 " "Found 1 design units, including 1 entities, in source file channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "channel.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/channel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "awgn_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file awgn_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 awgn_generator " "Found entity 1: awgn_generator" {  } { { "awgn_generator.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/awgn_generator.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switch_led_emulator/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switch_led_emulator/switch_led_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/switch_led_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_led_emulator " "Found entity 1: switch_led_emulator" {  } { { "db/ip/switch_led_emulator/switch_led_emulator.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/switch_led_emulator/switch_led_emulator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/key_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/key_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_emulator " "Found entity 1: key_emulator" {  } { { "db/ip/key_emulator/key_emulator.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/key_emulator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092489672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092489672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modem_testbench " "Elaborating entity \"modem_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618092489798 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW modem_testbench.v(95) " "Verilog HDL or VHDL warning at modem_testbench.v(95): object \"SW\" assigned a value but never read" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618092489799 "|modem_testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "KEY modem_testbench.v(96) " "Verilog HDL or VHDL warning at modem_testbench.v(96): object \"KEY\" assigned a value but never read" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618092489799 "|modem_testbench"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDG 0 modem_testbench.v(8) " "Net \"LEDG\" at modem_testbench.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDR 0 modem_testbench.v(9) " "Net \"LEDR\" at modem_testbench.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_DA modem_testbench.v(13) " "Output port \"DAC_DA\" at modem_testbench.v(13) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_DB modem_testbench.v(14) " "Output port \"DAC_DB\" at modem_testbench.v(14) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CLK_A modem_testbench.v(15) " "Output port \"ADC_CLK_A\" at modem_testbench.v(15) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CLK_B modem_testbench.v(16) " "Output port \"ADC_CLK_B\" at modem_testbench.v(16) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_OEB_A modem_testbench.v(17) " "Output port \"ADC_OEB_A\" at modem_testbench.v(17) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_OEB_B modem_testbench.v(18) " "Output port \"ADC_OEB_B\" at modem_testbench.v(18) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_CLK_A modem_testbench.v(19) " "Output port \"DAC_CLK_A\" at modem_testbench.v(19) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_CLK_B modem_testbench.v(20) " "Output port \"DAC_CLK_B\" at modem_testbench.v(20) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_MODE modem_testbench.v(21) " "Output port \"DAC_MODE\" at modem_testbench.v(21) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_WRT_A modem_testbench.v(22) " "Output port \"DAC_WRT_A\" at modem_testbench.v(22) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_WRT_B modem_testbench.v(24) " "Output port \"DAC_WRT_B\" at modem_testbench.v(24) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092489801 "|modem_testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_enable_gen clk_enable_gen:clk_gen " "Elaborating entity \"clk_enable_gen\" for hierarchy \"clk_enable_gen:clk_gen\"" {  } { { "modem_testbench.v" "clk_gen" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092489820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:lfsr_i " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:lfsr_i\"" {  } { { "modem_testbench.v" "lfsr_i" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092489842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:tx_sys " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:tx_sys\"" {  } { { "modem_testbench.v" "tx_sys" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092489870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps_filter_practical transmitter:tx_sys\|ps_filter_practical:tx_filt_i " "Elaborating entity \"ps_filter_practical\" for hierarchy \"transmitter:tx_sys\|ps_filter_practical:tx_filt_i\"" {  } { { "transmitter.v" "tx_filt_i" { Text "/home/grm011/engr-ece/School/DSPModem/transmitter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092489890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ps_filter_practical.v(94) " "Verilog HDL assignment warning at ps_filter_practical.v(94): truncated value with size 4 to match size of target (3)" {  } { { "ps_filter_practical.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/ps_filter_practical.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092489901 "|modem_testbench|transmitter:tx_sys|ps_filter_practical:tx_filt_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upsampler transmitter:tx_sys\|upsampler:upsamp_i " "Elaborating entity \"upsampler\" for hierarchy \"transmitter:tx_sys\|upsampler:upsamp_i\"" {  } { { "transmitter.v" "upsamp_i" { Text "/home/grm011/engr-ece/School/DSPModem/transmitter.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092490369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel channel:ch_sys " "Elaborating entity \"channel\" for hierarchy \"channel:ch_sys\"" {  } { { "modem_testbench.v" "ch_sys" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092490412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 channel.v(24) " "Verilog HDL assignment warning at channel.v(24): truncated value with size 32 to match size of target (18)" {  } { { "channel.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/channel.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092490413 "|modem_testbench|channel:ch_sys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "awgn_generator channel:ch_sys\|awgn_generator:noise_gen " "Elaborating entity \"awgn_generator\" for hierarchy \"channel:ch_sys\|awgn_generator:noise_gen\"" {  } { { "channel.v" "noise_gen" { Text "/home/grm011/engr-ece/School/DSPModem/channel.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092490435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_rom_awgn channel:ch_sys\|awgn_generator:noise_gen\|dual_port_rom_awgn:awgn_rom_inst_1 " "Elaborating entity \"dual_port_rom_awgn\" for hierarchy \"channel:ch_sys\|awgn_generator:noise_gen\|dual_port_rom_awgn:awgn_rom_inst_1\"" {  } { { "awgn_generator.v" "awgn_rom_inst_1" { Text "/home/grm011/engr-ece/School/DSPModem/awgn_generator.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092490530 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 dual_port_rom_awgn.v(14) " "Net \"rom.data_a\" at dual_port_rom_awgn.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "dual_port_rom_awgn.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/dual_port_rom_awgn.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618092490729 "|modem_testbench|channel:ch_sys|awgn_generator:noise_gen|dual_port_rom_awgn:awgn_rom_inst_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 dual_port_rom_awgn.v(14) " "Net \"rom.waddr_a\" at dual_port_rom_awgn.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "dual_port_rom_awgn.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/dual_port_rom_awgn.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618092490729 "|modem_testbench|channel:ch_sys|awgn_generator:noise_gen|dual_port_rom_awgn:awgn_rom_inst_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 dual_port_rom_awgn.v(14) " "Net \"rom.we_a\" at dual_port_rom_awgn.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "dual_port_rom_awgn.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/dual_port_rom_awgn.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618092490729 "|modem_testbench|channel:ch_sys|awgn_generator:noise_gen|dual_port_rom_awgn:awgn_rom_inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:rx_sys " "Elaborating entity \"receiver\" for hierarchy \"receiver:rx_sys\"" {  } { { "modem_testbench.v" "rx_sys" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092490751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downsampler receiver:rx_sys\|downsampler:downsampler_i " "Elaborating entity \"downsampler\" for hierarchy \"receiver:rx_sys\|downsampler:downsampler_i\"" {  } { { "receiver.v" "downsampler_i" { Text "/home/grm011/engr-ece/School/DSPModem/receiver.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092490772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matched_filter_grm011 receiver:rx_sys\|matched_filter_grm011:matched_filt_i " "Elaborating entity \"matched_filter_grm011\" for hierarchy \"receiver:rx_sys\|matched_filter_grm011:matched_filt_i\"" {  } { { "receiver.v" "matched_filt_i" { Text "/home/grm011/engr-ece/School/DSPModem/receiver.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092490957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer receiver:rx_sys\|slicer:slicer_i " "Elaborating entity \"slicer\" for hierarchy \"receiver:rx_sys\|slicer:slicer_i\"" {  } { { "receiver.v" "slicer_i" { Text "/home/grm011/engr-ece/School/DSPModem/receiver.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092491671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reference_measure receiver:rx_sys\|reference_measure:ref_lev " "Elaborating entity \"reference_measure\" for hierarchy \"receiver:rx_sys\|reference_measure:ref_lev\"" {  } { { "receiver.v" "ref_lev" { Text "/home/grm011/engr-ece/School/DSPModem/receiver.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092491686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 reference_measure.v(28) " "Verilog HDL assignment warning at reference_measure.v(28): truncated value with size 16 to match size of target (1)" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092491687 "|modem_testbench|receiver:rx_sys|reference_measure:ref_lev"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 34 reference_measure.v(54) " "Verilog HDL assignment warning at reference_measure.v(54): truncated value with size 36 to match size of target (34)" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092491688 "|modem_testbench|receiver:rx_sys|reference_measure:ref_lev"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 34 reference_measure.v(56) " "Verilog HDL assignment warning at reference_measure.v(56): truncated value with size 36 to match size of target (34)" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092491688 "|modem_testbench|receiver:rx_sys|reference_measure:ref_lev"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 34 reference_measure.v(61) " "Verilog HDL assignment warning at reference_measure.v(61): truncated value with size 36 to match size of target (34)" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092491688 "|modem_testbench|receiver:rx_sys|reference_measure:ref_lev"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 34 reference_measure.v(63) " "Verilog HDL assignment warning at reference_measure.v(63): truncated value with size 36 to match size of target (34)" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092491688 "|modem_testbench|receiver:rx_sys|reference_measure:ref_lev"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper receiver:rx_sys\|reference_measure:ref_lev\|mapper:remap_i " "Elaborating entity \"mapper\" for hierarchy \"receiver:rx_sys\|reference_measure:ref_lev\|mapper:remap_i\"" {  } { { "reference_measure.v" "remap_i" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092491750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_led_emulator switch_led_emulator:switch_led_emulator_inst " "Elaborating entity \"switch_led_emulator\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\"" {  } { { "modem_testbench.v" "switch_led_emulator_inst" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092491768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/switch_led_emulator/switch_led_emulator.v" "in_system_sources_probes_0" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/switch_led_emulator/switch_led_emulator.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092491784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092491803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092491818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092491818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092491818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092491818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092491818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092491818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092491818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id SW " "Parameter \"instance_id\" = \"SW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092491818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 50 " "Parameter \"probe_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092491818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 50 " "Parameter \"source_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092491818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092491818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092491818 ""}  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618092491818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092492348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092492548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092492622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\"" {  } { { "altsource_probe_body.vhd" "\\equal_width_gen:equal_width_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092492651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092492829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_emulator key_emulator:key_emulator_inst " "Elaborating entity \"key_emulator\" for hierarchy \"key_emulator:key_emulator_inst\"" {  } { { "modem_testbench.v" "key_emulator_inst" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092492900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/key_emulator/key_emulator.v" "in_system_sources_probes_0" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/key_emulator.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092492914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092492934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092492962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092492962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092492962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092492962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092492962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092492962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092492962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id KEYS " "Parameter \"instance_id\" = \"KEYS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092492962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092492962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 4 " "Parameter \"source_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092492962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value F " "Parameter \"source_initial_value\" = \"F\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092492962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092492962 ""}  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618092492962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092492966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092492986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyCCT KeyCCT:k0 " "Elaborating entity \"KeyCCT\" for hierarchy \"KeyCCT:k0\"" {  } { { "modem_testbench.v" "k0" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092493014 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1618092494410 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.10.16:08:18 Progress: Loading sld35871a27/alt_sld_fab_wrapper_hw.tcl " "2021.04.10.16:08:18 Progress: Loading sld35871a27/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092498269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092500577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092500740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092501841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092502027 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092502206 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092502399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092502415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092502418 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1618092503143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35871a27/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35871a27/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld35871a27/alt_sld_fab.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/sld35871a27/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092503460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092503460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092503610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092503610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092503614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092503614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092503730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092503730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092503886 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092503886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092503886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/sld35871a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092504024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092504024 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1618092506787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[0\] GND " "Pin \"DAC_DA\[0\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[1\] GND " "Pin \"DAC_DA\[1\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[2\] GND " "Pin \"DAC_DA\[2\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[3\] GND " "Pin \"DAC_DA\[3\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[4\] GND " "Pin \"DAC_DA\[4\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[5\] GND " "Pin \"DAC_DA\[5\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[6\] GND " "Pin \"DAC_DA\[6\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[7\] GND " "Pin \"DAC_DA\[7\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[8\] GND " "Pin \"DAC_DA\[8\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[9\] GND " "Pin \"DAC_DA\[9\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[10\] GND " "Pin \"DAC_DA\[10\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[11\] GND " "Pin \"DAC_DA\[11\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[12\] GND " "Pin \"DAC_DA\[12\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[13\] GND " "Pin \"DAC_DA\[13\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[0\] GND " "Pin \"DAC_DB\[0\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[1\] GND " "Pin \"DAC_DB\[1\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[2\] GND " "Pin \"DAC_DB\[2\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[3\] GND " "Pin \"DAC_DB\[3\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[4\] GND " "Pin \"DAC_DB\[4\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[5\] GND " "Pin \"DAC_DB\[5\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[6\] GND " "Pin \"DAC_DB\[6\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[7\] GND " "Pin \"DAC_DB\[7\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[8\] GND " "Pin \"DAC_DB\[8\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[9\] GND " "Pin \"DAC_DB\[9\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[10\] GND " "Pin \"DAC_DB\[10\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[11\] GND " "Pin \"DAC_DB\[11\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[12\] GND " "Pin \"DAC_DB\[12\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[13\] GND " "Pin \"DAC_DB\[13\]\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_DB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CLK_A GND " "Pin \"ADC_CLK_A\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|ADC_CLK_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CLK_B GND " "Pin \"ADC_CLK_B\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|ADC_CLK_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A GND " "Pin \"ADC_OEB_A\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B GND " "Pin \"ADC_OEB_B\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_CLK_A GND " "Pin \"DAC_CLK_A\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_CLK_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_CLK_B GND " "Pin \"DAC_CLK_B\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_CLK_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE GND " "Pin \"DAC_MODE\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_WRT_A GND " "Pin \"DAC_WRT_A\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_WRT_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_WRT_B GND " "Pin \"DAC_WRT_B\" is stuck at GND" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618092506991 "|modem_testbench|DAC_WRT_B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618092506991 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092507160 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1618092507721 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1618092507721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092507876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618092509743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092509743 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "51 " "Design contains 51 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[0\] " "No output dependent on input pin \"PHYS_SW\[0\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[1\] " "No output dependent on input pin \"PHYS_SW\[1\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[2\] " "No output dependent on input pin \"PHYS_SW\[2\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[3\] " "No output dependent on input pin \"PHYS_SW\[3\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[4\] " "No output dependent on input pin \"PHYS_SW\[4\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[5\] " "No output dependent on input pin \"PHYS_SW\[5\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[6\] " "No output dependent on input pin \"PHYS_SW\[6\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[7\] " "No output dependent on input pin \"PHYS_SW\[7\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[8\] " "No output dependent on input pin \"PHYS_SW\[8\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[9\] " "No output dependent on input pin \"PHYS_SW\[9\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[10\] " "No output dependent on input pin \"PHYS_SW\[10\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[11\] " "No output dependent on input pin \"PHYS_SW\[11\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[12\] " "No output dependent on input pin \"PHYS_SW\[12\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[13\] " "No output dependent on input pin \"PHYS_SW\[13\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[14\] " "No output dependent on input pin \"PHYS_SW\[14\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[15\] " "No output dependent on input pin \"PHYS_SW\[15\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[16\] " "No output dependent on input pin \"PHYS_SW\[16\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[17\] " "No output dependent on input pin \"PHYS_SW\[17\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[0\] " "No output dependent on input pin \"PHYS_KEY\[0\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[1\] " "No output dependent on input pin \"PHYS_KEY\[1\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[2\] " "No output dependent on input pin \"PHYS_KEY\[2\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[3\] " "No output dependent on input pin \"PHYS_KEY\[3\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|PHYS_KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[0\] " "No output dependent on input pin \"ADC_DA\[0\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[1\] " "No output dependent on input pin \"ADC_DA\[1\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[2\] " "No output dependent on input pin \"ADC_DA\[2\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[3\] " "No output dependent on input pin \"ADC_DA\[3\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[4\] " "No output dependent on input pin \"ADC_DA\[4\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[5\] " "No output dependent on input pin \"ADC_DA\[5\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[6\] " "No output dependent on input pin \"ADC_DA\[6\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[7\] " "No output dependent on input pin \"ADC_DA\[7\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[8\] " "No output dependent on input pin \"ADC_DA\[8\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[9\] " "No output dependent on input pin \"ADC_DA\[9\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[10\] " "No output dependent on input pin \"ADC_DA\[10\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[11\] " "No output dependent on input pin \"ADC_DA\[11\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[12\] " "No output dependent on input pin \"ADC_DA\[12\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[13\] " "No output dependent on input pin \"ADC_DA\[13\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[0\] " "No output dependent on input pin \"ADC_DB\[0\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[1\] " "No output dependent on input pin \"ADC_DB\[1\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[2\] " "No output dependent on input pin \"ADC_DB\[2\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[3\] " "No output dependent on input pin \"ADC_DB\[3\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[4\] " "No output dependent on input pin \"ADC_DB\[4\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[5\] " "No output dependent on input pin \"ADC_DB\[5\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[6\] " "No output dependent on input pin \"ADC_DB\[6\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[7\] " "No output dependent on input pin \"ADC_DB\[7\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[8\] " "No output dependent on input pin \"ADC_DB\[8\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[9\] " "No output dependent on input pin \"ADC_DB\[9\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[10\] " "No output dependent on input pin \"ADC_DB\[10\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[11\] " "No output dependent on input pin \"ADC_DB\[11\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[12\] " "No output dependent on input pin \"ADC_DB\[12\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[13\] " "No output dependent on input pin \"ADC_DB\[13\]\"" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618092509965 "|modem_testbench|ADC_DB[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618092509965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "455 " "Implemented 455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618092509967 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618092509967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "340 " "Implemented 340 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618092509967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618092509967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "625 " "Peak virtual memory: 625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618092510001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 16:08:30 2021 " "Processing ended: Sat Apr 10 16:08:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618092510001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618092510001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618092510001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092510001 ""}
