\hypertarget{stm32h7xx__hal__cortex_8c_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+cortex.\+c}
\label{stm32h7xx__hal__cortex_8c_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_cortex.c@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_cortex.c}}
\mbox{\hyperlink{stm32h7xx__hal__cortex_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00082}00082\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00083}00083\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal_8h}{stm32h7xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00084}00084\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00094}00094\ \textcolor{preprocessor}{\#ifdef\ HAL\_CORTEX\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00096}00096\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00097}00097\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00098}00098\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00099}00099\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00100}00100\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00101}00101\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00143}00143\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gad9be53e08b1498adea006e5e037f238f}{HAL\_NVIC\_SetPriorityGrouping}}(uint32\_t\ PriorityGroup)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00144}00144\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00145}00145\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00146}00146\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga6569304a39fe4f91bd59b6a586c8ede9}{IS\_NVIC\_PRIORITY\_GROUP}}(PriorityGroup));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00147}00147\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00148}00148\ \ \ \textcolor{comment}{/*\ Set\ the\ PRIGROUP[10:8]\ bits\ according\ to\ the\ PriorityGroup\ parameter\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00149}00149\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0e798d5aec68cdd8263db86a76df788f}{NVIC\_SetPriorityGrouping}}(PriorityGroup);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00150}00150\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00165}00165\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga8581a82025a4780efd00876a66e3e91b}{HAL\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ PreemptPriority,\ uint32\_t\ SubPriority)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00166}00166\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00167}00167\ \ \ uint32\_t\ prioritygroup;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00168}00168\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00169}00169\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00170}00170\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga010705bc997dcff935b965b372cba61d}{IS\_NVIC\_SUB\_PRIORITY}}(SubPriority));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00171}00171\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_gaf30fd8f5960c2e28a772d8f16bb156dd}{IS\_NVIC\_PREEMPTION\_PRIORITY}}(PreemptPriority));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00172}00172\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00173}00173\ \ \ prioritygroup\ =\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga4eeb9214f2264fc23c34ad5de2d3fa11}{NVIC\_GetPriorityGrouping}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00174}00174\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00175}00175\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{NVIC\_SetPriority}}(IRQn,\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}}(prioritygroup,\ PreemptPriority,\ SubPriority));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00176}00176\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00177}00177\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00187}00187\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gaaad4492c1b25e006d69948a15790352a}{HAL\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00188}00188\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00189}00189\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00190}00190\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00191}00191\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00192}00192\ \ \ \textcolor{comment}{/*\ Enable\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00193}00193\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga57b3064413dbc7459d9646020fdd8bef}{NVIC\_EnableIRQ}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00194}00194\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00203}00203\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga50ca6290e068821cb84aa168f3e13967}{HAL\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00204}00204\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00205}00205\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00206}00206\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00207}00207\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00208}00208\ \ \ \textcolor{comment}{/*\ Disable\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00209}00209\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga73b4e251f59cab4e9a5e234aac02ae57}{NVIC\_DisableIRQ}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00210}00210\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00211}00211\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00216}00216\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac83d89028fabdf5d4c38ecf4fbfbefdc}{HAL\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00217}00217\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00218}00218\ \ \ \textcolor{comment}{/*\ System\ Reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00219}00219\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6aa0367d3642575610476bf0366f0c48}{NVIC\_SystemReset}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00220}00220\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00221}00221\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00229}00229\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac3a3f0d53c315523a8e6e7bcac1940cf}{HAL\_SYSTICK\_Config}}(uint32\_t\ TicksNumb)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00230}00230\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00231}00231\ \ \ \ \textcolor{keywordflow}{return}\ SysTick\_Config(TicksNumb);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00232}00232\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00252}00252\ \textcolor{preprocessor}{\#if\ (\_\_MPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00257}00257\ \textcolor{keywordtype}{void}\ HAL\_MPU\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00258}00258\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00259}00259\ \ \ \textcolor{comment}{/*\ Make\ sure\ outstanding\ transfers\ are\ done\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00260}00260\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga671101179b5943990785f36f8c1e2269}{\_\_DMB}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00261}00261\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00262}00262\ \ \ \textcolor{comment}{/*\ Disable\ fault\ exceptions\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00263}00263\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHCSR\ \&=\ \string~SCB\_SHCSR\_MEMFAULTENA\_Msk;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00264}00264\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00265}00265\ \ \ \textcolor{comment}{/*\ Disable\ the\ MPU\ and\ clear\ the\ control\ register*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00266}00266\ \ \ MPU-\/>CTRL\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00267}00267\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00268}00268\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00280}00280\ \textcolor{keywordtype}{void}\ HAL\_MPU\_Enable(uint32\_t\ MPU\_Control)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00281}00281\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00282}00282\ \ \ \textcolor{comment}{/*\ Enable\ the\ MPU\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00283}00283\ \ \ MPU-\/>CTRL\ =\ MPU\_Control\ |\ MPU\_CTRL\_ENABLE\_Msk;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00284}00284\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00285}00285\ \ \ \textcolor{comment}{/*\ Enable\ fault\ exceptions\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00286}00286\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHCSR\ |=\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}{SCB\_SHCSR\_MEMFAULTENA\_Msk}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00287}00287\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00288}00288\ \ \ \textcolor{comment}{/*\ Ensure\ MPU\ setting\ take\ effects\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00289}00289\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00290}00290\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00291}00291\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00298}00298\ \textcolor{keywordtype}{void}\ HAL\_MPU\_ConfigRegion(MPU\_Region\_InitTypeDef\ *MPU\_Init)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00299}00299\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00300}00300\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00301}00301\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_REGION\_NUMBER(MPU\_Init-\/>Number));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00302}00302\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_REGION\_ENABLE(MPU\_Init-\/>Enable));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00303}00303\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00304}00304\ \ \ \textcolor{comment}{/*\ Set\ the\ Region\ number\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00305}00305\ \ \ MPU-\/>RNR\ =\ MPU\_Init-\/>Number;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00306}00306\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00307}00307\ \ \ \textcolor{keywordflow}{if}\ ((MPU\_Init-\/>Enable)\ !=\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00308}00308\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00309}00309\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00310}00310\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_INSTRUCTION\_ACCESS(MPU\_Init-\/>DisableExec));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00311}00311\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_REGION\_PERMISSION\_ATTRIBUTE(MPU\_Init-\/>AccessPermission));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00312}00312\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_TEX\_LEVEL(MPU\_Init-\/>TypeExtField));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00313}00313\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_ACCESS\_SHAREABLE(MPU\_Init-\/>IsShareable));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00314}00314\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_ACCESS\_CACHEABLE(MPU\_Init-\/>IsCacheable));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00315}00315\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_ACCESS\_BUFFERABLE(MPU\_Init-\/>IsBufferable));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00316}00316\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_SUB\_REGION\_DISABLE(MPU\_Init-\/>SubRegionDisable));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00317}00317\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_REGION\_SIZE(MPU\_Init-\/>Size));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00318}00318\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00319}00319\ \ \ \ \ MPU-\/>RBAR\ =\ MPU\_Init-\/>BaseAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00320}00320\ \ \ \ \ MPU-\/>RASR\ =\ ((uint32\_t)MPU\_Init-\/>DisableExec\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_XN\_Pos)\ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00321}00321\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>AccessPermission\ \ \ \ \ \ \ \ <<\ MPU\_RASR\_AP\_Pos)\ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00322}00322\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>TypeExtField\ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_TEX\_Pos)\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00323}00323\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>IsShareable\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_S\_Pos)\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00324}00324\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>IsCacheable\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_C\_Pos)\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00325}00325\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>IsBufferable\ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_B\_Pos)\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00326}00326\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>SubRegionDisable\ \ \ \ \ \ \ \ <<\ MPU\_RASR\_SRD\_Pos)\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00327}00327\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>Size\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_SIZE\_Pos)\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00328}00328\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_ENABLE\_Pos);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00329}00329\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00330}00330\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00331}00331\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00332}00332\ \ \ \ \ MPU-\/>RBAR\ =\ 0x00;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00333}00333\ \ \ \ \ MPU-\/>RASR\ =\ 0x00;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00334}00334\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00335}00335\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00336}00336\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_MPU\_PRESENT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00337}00337\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00342}00342\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaa02bc953fd4fce22248c491a93c4ce40}{HAL\_NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00343}00343\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00344}00344\ \ \ \textcolor{comment}{/*\ Get\ the\ PRIGROUP[10:8]\ field\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00345}00345\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga4eeb9214f2264fc23c34ad5de2d3fa11}{NVIC\_GetPriorityGrouping}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00346}00346\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00347}00347\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00369}00369\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga6a21c9d904b0bcf4cb060f7c5c39b6f5}{HAL\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ PriorityGroup,\ uint32\_t\ *pPreemptPriority,\ uint32\_t\ *pSubPriority)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00370}00370\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00371}00371\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00372}00372\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga6569304a39fe4f91bd59b6a586c8ede9}{IS\_NVIC\_PRIORITY\_GROUP}}(PriorityGroup));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00373}00373\ \ \textcolor{comment}{/*\ Get\ priority\ for\ Cortex-\/M\ system\ or\ device\ specific\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00374}00374\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}}(\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaf59b9d0a791d2157abb319753953eceb}{NVIC\_GetPriority}}(IRQn),\ PriorityGroup,\ pPreemptPriority,\ pSubPriority);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00375}00375\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00376}00376\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00384}00384\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaecf50f6c6d0e1fa5f8bd8c1b45309f18}{HAL\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00385}00385\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00386}00386\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00387}00387\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00388}00388\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00389}00389\ \ \ \textcolor{comment}{/*\ Set\ interrupt\ pending\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00390}00390\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2b47e2e52cf5c48a5c3348636434b3ac}{NVIC\_SetPendingIRQ}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00391}00391\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00392}00392\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00402}00402\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3bd5802a96f0dcbc00ac3b89b134da3b}{HAL\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00403}00403\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00404}00404\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00405}00405\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00406}00406\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00407}00407\ \ \ \textcolor{comment}{/*\ Return\ 1\ if\ pending\ else\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00408}00408\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gac608957a239466e9e0cbc30aa64feb3b}{NVIC\_GetPendingIRQ}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00409}00409\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00410}00410\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00418}00418\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga0c7d007acf1339ca1bb46f3c6e018ff5}{HAL\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00419}00419\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00420}00420\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00421}00421\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00422}00422\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00423}00423\ \ \ \textcolor{comment}{/*\ Clear\ pending\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00424}00424\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga590cf113000a079b1f0ea3dcd5b5316c}{NVIC\_ClearPendingIRQ}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00425}00425\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00426}00426\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00435}00435\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gad3f7598e54fb3d74eaf9abedef704c57}{HAL\_NVIC\_GetActive}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00436}00436\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00437}00437\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00438}00438\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00439}00439\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00440}00440\ \ \ \textcolor{comment}{/*\ Return\ 1\ if\ active\ else\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00441}00441\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga58ad3f352f832235ab3b192ff4745320}{NVIC\_GetActive}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00442}00442\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00443}00443\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00452}00452\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3284dc8428996f5b6aa6b3b99e643788}{HAL\_SYSTICK\_CLKSourceConfig}}(uint32\_t\ CLKSource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00453}00453\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00454}00454\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00455}00455\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga22d6291f6aed29442cf4cd9098fa0784}{IS\_SYSTICK\_CLK\_SOURCE}}(CLKSource));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00456}00456\ \ \ \textcolor{keywordflow}{if}\ (CLKSource\ ==\ \mbox{\hyperlink{group___c_o_r_t_e_x___sys_tick__clock__source_ga6f6582df23b6fbc578325e453b9893b7}{SYSTICK\_CLKSOURCE\_HCLK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00457}00457\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00458}00458\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL\ |=\ \mbox{\hyperlink{group___c_o_r_t_e_x___sys_tick__clock__source_ga6f6582df23b6fbc578325e453b9893b7}{SYSTICK\_CLKSOURCE\_HCLK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00459}00459\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00460}00460\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00461}00461\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00462}00462\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL\ \&=\ \string~SYSTICK\_CLKSOURCE\_HCLK;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00463}00463\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00464}00464\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00465}00465\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00470}00470\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5b66b62383261c1e0acef98d344aa4c1}{HAL\_SYSTICK\_IRQHandler}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00471}00471\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00472}00472\ \ \ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5033855e81ba2071231b60599a3ce9a1}{HAL\_SYSTICK\_Callback}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00473}00473\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00474}00474\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00479}00479\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5033855e81ba2071231b60599a3ce9a1}{HAL\_SYSTICK\_Callback}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00480}00480\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00481}00481\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00482}00482\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SYSTICK\_Callback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00483}00483\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00484}00484\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00485}00485\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00486}00486\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00487}00487\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00492}00492\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00493}00493\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00494}00494\ \ \ \textcolor{keywordflow}{if}\ (((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CPUID\ \&\ 0x000000F0U)\ >>\ 4\ )==\ 0x7U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00495}00495\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00496}00496\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{CM7\_CPUID}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00497}00497\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00498}00498\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00499}00499\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00500}00500\ \ \ \ \ \textcolor{keywordflow}{return}\ CM4\_CPUID;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00501}00501\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00502}00502\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00503}00503\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00504}00504\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00505}00505\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00510}00510\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00511}00511\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00512}00512\ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{CM7\_CPUID}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00513}00513\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00514}00514\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00515}00515\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00524}00524\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_CORTEX\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8c_source_l00533}00533\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
