#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Sep  2 10:51:00 2022
# Process ID: 6956
# Current directory: D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.runs/synth_1
# Command line: vivado.exe -log cpu_project.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_project.tcl
# Log file: D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.runs/synth_1/cpu_project.vds
# Journal file: D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_project.tcl -notrace
Command: synth_design -top cpu_project -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12448 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 349.887 ; gain = 99.047
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/alu.vhd:53]
INFO: [Synth 8-638] synthesizing module 'cpu_project' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:19]
INFO: [Synth 8-3491] module 'mux_6' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_6.vhd:34' bound to instance 'mux_ca' of component 'mux_6' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:358]
INFO: [Synth 8-638] synthesizing module 'mux_6' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_6.vhd:43]
INFO: [Synth 8-226] default block is never used [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_6.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux_6' (1#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_6.vhd:43]
INFO: [Synth 8-3491] module 'mux1_8' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux1_8.vhd:36' bound to instance 'mux_mc' of component 'mux1_8' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:366]
INFO: [Synth 8-638] synthesizing module 'mux1_8' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux1_8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mux1_8' (2#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux1_8.vhd:44]
INFO: [Synth 8-3491] module 'map_rom' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/map_rom.vhd:35' bound to instance 'MIR' of component 'map_rom' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:380]
INFO: [Synth 8-638] synthesizing module 'map_rom' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/map_rom.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'map_rom' (3#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/map_rom.vhd:41]
INFO: [Synth 8-3491] module 'counter' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/counter.vhd:27' bound to instance 'CAR' of component 'counter' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:386]
INFO: [Synth 8-638] synthesizing module 'counter' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-3491] module 'mov_decoder' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mov_decoder.vhd:34' bound to instance 'mov_decoder_1' of component 'mov_decoder' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:394]
INFO: [Synth 8-638] synthesizing module 'mov_decoder' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mov_decoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mov_decoder' (5#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mov_decoder.vhd:42]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:35' bound to instance 'mux_mov_IR' of component 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:401]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:43]
INFO: [Synth 8-226] default block is never used [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux' (6#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:43]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:35' bound to instance 'mux_mov_a' of component 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:408]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:35' bound to instance 'mux_mov_b' of component 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:415]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:35' bound to instance 'mux_mov_PH' of component 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:422]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:35' bound to instance 'mux_mov_PL' of component 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:430]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:35' bound to instance 'mux_mov_H' of component 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:437]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:35' bound to instance 'mux_mov_L' of component 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:444]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:35' bound to instance 'mux_mov_AR1' of component 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:451]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:35' bound to instance 'mux_mov_AR0' of component 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:458]
INFO: [Synth 8-3491] module 'uop_rom' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/uop_rom.vhd:5' bound to instance 'control_rom' of component 'uop_rom' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:465]
INFO: [Synth 8-638] synthesizing module 'uop_rom' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/uop_rom.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'uop_rom' (7#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/uop_rom.vhd:39]
INFO: [Synth 8-3491] module 'S4P' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:27' bound to instance 'S4p_comp' of component 'S4P' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:501]
INFO: [Synth 8-638] synthesizing module 'S4P' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:73]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:34' bound to instance 'IR' of component 'reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:213]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:45]
WARNING: [Synth 8-3848] Net r_out in module/entity Reg does not have driver. [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Reg' (8#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:45]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:34' bound to instance 'A' of component 'reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:221]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:34' bound to instance 'B' of component 'reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:229]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:34' bound to instance 'H' of component 'reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:237]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:34' bound to instance 'L' of component 'reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:245]
INFO: [Synth 8-3491] module 'flp' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/flp.vhd:34' bound to instance 'C' of component 'flp' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:253]
INFO: [Synth 8-638] synthesizing module 'flp' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/flp.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'flp' (9#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/flp.vhd:44]
INFO: [Synth 8-3491] module 'flp' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/flp.vhd:34' bound to instance 'Z' of component 'flp' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:260]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:34' bound to instance 'AR_0' of component 'reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:267]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:34' bound to instance 'AR_1' of component 'reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:275]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/alu.vhd:36' bound to instance 'ALU_1' of component 'alu' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:283]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/alu.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/alu.vhd:49]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:35' bound to instance 'mux_c' of component 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:293]
INFO: [Synth 8-3491] module 'mux_8' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_8.vhd:9' bound to instance 'mux_add_1' of component 'mux_8' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:300]
INFO: [Synth 8-638] synthesizing module 'mux_8' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_8.vhd:17]
INFO: [Synth 8-226] default block is never used [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_8.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mux_8' (11#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_8.vhd:17]
INFO: [Synth 8-3491] module 'mux_idb' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux_idb.vhd:36' bound to instance 'mux_idb_1' of component 'mux_idb' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:314]
INFO: [Synth 8-638] synthesizing module 'mux_idb' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux_idb.vhd:53]
INFO: [Synth 8-226] default block is never used [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux_idb.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'mux_idb' (12#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux_idb.vhd:53]
INFO: [Synth 8-3491] module 'pc_cnt' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/pc_cnt.vhd:35' bound to instance 'pc_cnt_1' of component 'pc_cnt' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:328]
INFO: [Synth 8-638] synthesizing module 'pc_cnt' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/pc_cnt.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'pc_cnt' (13#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/pc_cnt.vhd:48]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:35' bound to instance 'mux_z' of component 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:339]
INFO: [Synth 8-3491] module 'cmp' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/cmp.vhd:36' bound to instance 'cmp_1' of component 'cmp' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cmp' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/cmp.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'cmp' (14#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/cmp.vhd:44]
INFO: [Synth 8-3491] module 'buf_8' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/buf_8.vhd:34' bound to instance 'buf_in' of component 'buf_8' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:352]
INFO: [Synth 8-638] synthesizing module 'buf_8' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/buf_8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'buf_8' (15#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/buf_8.vhd:44]
INFO: [Synth 8-3491] module 'buf_8' declared at 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/buf_8.vhd:34' bound to instance 'buf_out' of component 'buf_8' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:358]
WARNING: [Synth 8-3848] Net bRD in module/entity S4P does not have driver. [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:39]
WARNING: [Synth 8-3848] Net bWR in module/entity S4P does not have driver. [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:40]
WARNING: [Synth 8-3848] Net AS1 in module/entity S4P does not have driver. [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:57]
WARNING: [Synth 8-3848] Net AS0 in module/entity S4P does not have driver. [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'S4P' (16#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:73]
WARNING: [Synth 8-3848] Net addr_s in module/entity cpu_project does not have driver. [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:213]
WARNING: [Synth 8-3848] Net clk_s in module/entity cpu_project does not have driver. [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:218]
WARNING: [Synth 8-3848] Net A_s_in in module/entity cpu_project does not have driver. [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:269]
WARNING: [Synth 8-3848] Net NA in module/entity cpu_project does not have driver. [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:345]
INFO: [Synth 8-256] done synthesizing module 'cpu_project' (17#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:19]
WARNING: [Synth 8-3917] design cpu_project has port bRD driven by constant 1
WARNING: [Synth 8-3917] design cpu_project has port bWR driven by constant 1
WARNING: [Synth 8-3331] design pc_cnt has unconnected port PH[3]
WARNING: [Synth 8-3331] design pc_cnt has unconnected port PH[2]
WARNING: [Synth 8-3331] design pc_cnt has unconnected port PH[1]
WARNING: [Synth 8-3331] design pc_cnt has unconnected port PH[0]
WARNING: [Synth 8-3331] design Reg has unconnected port r_out[3]
WARNING: [Synth 8-3331] design Reg has unconnected port r_out[2]
WARNING: [Synth 8-3331] design Reg has unconnected port r_out[1]
WARNING: [Synth 8-3331] design Reg has unconnected port r_out[0]
WARNING: [Synth 8-3331] design S4P has unconnected port bRD
WARNING: [Synth 8-3331] design S4P has unconnected port bWR
WARNING: [Synth 8-3331] design S4P has unconnected port AS1
WARNING: [Synth 8-3331] design S4P has unconnected port AS0
WARNING: [Synth 8-3331] design S4P has unconnected port CA_sel
WARNING: [Synth 8-3331] design S4P has unconnected port Mmc_sel[2]
WARNING: [Synth 8-3331] design S4P has unconnected port Mmc_sel[1]
WARNING: [Synth 8-3331] design S4P has unconnected port Mmc_sel[0]
WARNING: [Synth 8-3331] design S4P has unconnected port Z_sel
WARNING: [Synth 8-3331] design counter has unconnected port inc
WARNING: [Synth 8-3331] design mux1_8 has unconnected port m_in[7]
WARNING: [Synth 8-3331] design mux1_8 has unconnected port m_in[6]
WARNING: [Synth 8-3331] design mux1_8 has unconnected port m_in[5]
WARNING: [Synth 8-3331] design mux1_8 has unconnected port m_in[4]
WARNING: [Synth 8-3331] design cpu_project has unconnected port m_clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 403.227 ; gain = 152.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 403.227 ; gain = 152.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
INFO: [Device 21-403] Loading part xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 403.227 ; gain = 152.387
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mov_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/alu.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/alu.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'Co_reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/alu.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/alu.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'JZ_reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:375]
WARNING: [Synth 8-327] inferring latch for variable 'JC_reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:376]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 403.227 ; gain = 152.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu_project 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mux_6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mux1_8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mov_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module flp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 2     
Module mux_8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module pc_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design cpu_project has port bRD driven by constant 1
WARNING: [Synth 8-3917] design cpu_project has port bWR driven by constant 1
WARNING: [Synth 8-3331] design cpu_project has unconnected port m_clk
WARNING: [Synth 8-3332] Sequential element (S4p_comp/ALU_1/Co_reg) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/ALU_1/Z_reg) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/IR/r_reg[3]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/IR/r_reg[2]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/IR/r_reg[1]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/IR/r_reg[0]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/A/r_reg[3]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/A/r_reg[2]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/A/r_reg[1]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/A/r_reg[0]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/B/r_reg[3]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/B/r_reg[2]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/B/r_reg[1]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/B/r_reg[0]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/H/r_reg[3]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/H/r_reg[2]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/H/r_reg[1]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/H/r_reg[0]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/L/r_reg[3]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/L/r_reg[2]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/L/r_reg[1]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/L/r_reg[0]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/AR_0/r_reg[3]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/AR_0/r_reg[2]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/AR_0/r_reg[1]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/AR_0/r_reg[0]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/AR_1/r_reg[3]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/AR_1/r_reg[2]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/AR_1/r_reg[1]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/AR_1/r_reg[0]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/C/r_reg) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/C/r_out_reg) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/Z/r_reg) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/Z/r_out_reg) is unused and will be removed from module cpu_project.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 548.820 ; gain = 297.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 548.820 ; gain = 297.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (S4p_comp/ALU_1/F_reg[3]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/ALU_1/F_reg[2]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/ALU_1/F_reg[1]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/ALU_1/F_reg[0]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/ALU_1/F_reg[3]__0) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/ALU_1/F_reg[2]__0) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/ALU_1/F_reg[1]__0) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/ALU_1/F_reg[0]__0) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/pc_cnt_1/ph_sig_reg[3]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/pc_cnt_1/ph_sig_reg[2]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/pc_cnt_1/ph_sig_reg[1]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/pc_cnt_1/ph_sig_reg[0]) is unused and will be removed from module cpu_project.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 548.820 ; gain = 297.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 548.820 ; gain = 297.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 548.820 ; gain = 297.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 548.820 ; gain = 297.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 548.820 ; gain = 297.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 548.820 ; gain = 297.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 548.820 ; gain = 297.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     8|
|2     |OBUF  |     2|
|3     |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    18|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 548.820 ; gain = 297.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 548.820 ; gain = 297.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 548.820 ; gain = 297.980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 647.453 ; gain = 409.348
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.runs/synth_1/cpu_project.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_project_utilization_synth.rpt -pb cpu_project_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 647.453 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep  2 10:51:17 2022...
