Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 20 15:30:14 2020
| Host         : Barry running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_for_board_control_sets_placed.rpt
| Design       : top_for_board
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |              28 |            8 |
| No           | Yes                   | No                     |              39 |           14 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------------+-----------------------------+------------------+----------------+
|   Clock Signal  |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------+-----------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG  | debkey/cnt_50ms[31]_i_1_n_0 |                             |                1 |              1 |
|  clk_IBUF_BUFG  |                             | display/ans[7]_i_1_n_0      |                3 |              4 |
|  clk_IBUF_BUFG  |                             | display/count_reg[2]        |                3 |              4 |
|  clk_IBUF_BUFG  |                             |                             |                5 |              6 |
|  debkey/clk_out |                             | rst_IBUF                    |                2 |              7 |
|  clk_IBUF_BUFG  |                             | rst_IBUF                    |                6 |             21 |
|  clk_IBUF_BUFG  |                             | debkey/cnt_50ms[31]_i_1_n_0 |                8 |             31 |
+-----------------+-----------------------------+-----------------------------+------------------+----------------+


