<profile>

<section name = "Vitis HLS Report for 'gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2'" level="0">
<item name = "Date">Sun Dec 17 06:33:03 2023
</item>
<item name = "Version">2020.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">gau</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">262149, 262149, 0.874 ms, 0.874 ms, 262149, 262149, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_32_1_VITIS_LOOP_33_2">262147, 262147, 5, 1, 1, 262144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1514, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 167, -</column>
<column name="Register">-, -, 2458, 128, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln32_fu_278_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln33_fu_322_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln63_1_fu_581_p2">+, 0, 0, 17, 12, 12</column>
<column name="add_ln63_2_fu_503_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln63_3_fu_513_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln63_fu_497_p2">+, 0, 0, 19, 12, 12</column>
<column name="pix_gauss_1_fu_586_p2">+, 0, 0, 17, 12, 12</column>
<column name="tmp146_fu_479_p2">+, 0, 0, 17, 10, 10</column>
<column name="tmp1_fu_459_p2">+, 0, 0, 16, 9, 9</column>
<column name="tmp2_fu_469_p2">+, 0, 0, 16, 9, 9</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op57_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln32_fu_272_p2">icmp, 0, 0, 14, 19, 20</column>
<column name="icmp_ln33_fu_287_p2">icmp, 0, 0, 11, 10, 11</column>
<column name="icmp_ln45_fu_310_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="icmp_ln71_fu_316_p2">icmp, 0, 0, 10, 6, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln32_1_fu_386_p3">select, 0, 0, 423, 1, 1</column>
<column name="select_ln32_2_fu_560_p3">select, 0, 0, 423, 1, 1</column>
<column name="select_ln32_fu_293_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln71_fu_628_p3">select, 0, 0, 423, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_35_phi_fu_205_p4">14, 3, 512, 1536</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 19, 38</column>
<column name="ap_sig_allocacmp_xi_load">9, 2, 10, 20</column>
<column name="empty_31_fu_136">9, 2, 8, 16</column>
<column name="empty_32_fu_148">9, 2, 8, 16</column>
<column name="empty_33_fu_152">9, 2, 8, 16</column>
<column name="empty_34_fu_156">9, 2, 8, 16</column>
<column name="empty_fu_132">9, 2, 8, 16</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_144">9, 2, 19, 38</column>
<column name="line_buf_we0">9, 2, 3, 6</column>
<column name="phi_ln71_fu_120">9, 2, 504, 1008</column>
<column name="pix_gauss_fu_128">9, 2, 8, 16</column>
<column name="shiftreg_fu_124">9, 2, 504, 1008</column>
<column name="xi_fu_140">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln63_3_reg_777">10, 0, 10, 0</column>
<column name="add_ln63_reg_772">12, 0, 12, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="empty_31_fu_136">8, 0, 8, 0</column>
<column name="empty_32_fu_148">8, 0, 8, 0</column>
<column name="empty_33_fu_152">8, 0, 8, 0</column>
<column name="empty_34_fu_156">8, 0, 8, 0</column>
<column name="empty_fu_132">8, 0, 8, 0</column>
<column name="gmem0_addr_read_reg_757">512, 0, 512, 0</column>
<column name="icmp_ln32_reg_720">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_724">1, 0, 1, 0</column>
<column name="icmp_ln45_reg_736">1, 0, 1, 0</column>
<column name="icmp_ln71_reg_740">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_144">19, 0, 19, 0</column>
<column name="line_buf_addr_reg_730">9, 0, 9, 0</column>
<column name="line_buf_addr_reg_730_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="or_ln_reg_787">512, 0, 512, 0</column>
<column name="p_load13_reg_767">8, 0, 8, 0</column>
<column name="phi_ln71_fu_120">504, 0, 504, 0</column>
<column name="pix_gauss_fu_128">8, 0, 8, 0</column>
<column name="shiftreg_fu_124">504, 0, 504, 0</column>
<column name="tmp_1_reg_751">8, 0, 8, 0</column>
<column name="tmp_reg_762">16, 0, 16, 0</column>
<column name="tmp_s_reg_745">8, 0, 8, 0</column>
<column name="xi_fu_140">10, 0, 10, 0</column>
<column name="icmp_ln32_reg_720">64, 32, 1, 0</column>
<column name="icmp_ln33_reg_724">64, 32, 1, 0</column>
<column name="icmp_ln45_reg_736">64, 32, 1, 0</column>
<column name="icmp_ln71_reg_740">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="sext_ln32_1">in, 58, ap_none, sext_ln32_1, scalar</column>
<column name="sext_ln32">in, 58, ap_none, sext_ln32, scalar</column>
<column name="line_buf_address0">out, 9, ap_memory, line_buf, array</column>
<column name="line_buf_ce0">out, 1, ap_memory, line_buf, array</column>
<column name="line_buf_we0">out, 3, ap_memory, line_buf, array</column>
<column name="line_buf_d0">out, 24, ap_memory, line_buf, array</column>
<column name="line_buf_address1">out, 9, ap_memory, line_buf, array</column>
<column name="line_buf_ce1">out, 1, ap_memory, line_buf, array</column>
<column name="line_buf_q1">in, 24, ap_memory, line_buf, array</column>
</table>
</item>
</section>
</profile>
