Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/ise/exp10/testTOP_isim_beh.exe -prj C:/ise/exp10/testTOP_beh.prj work.testTOP work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/ise/exp10/ipcore_dir/ROM_2.v" into library work
Analyzing Verilog file "C:/ise/exp10/RegFile.v" into library work
Analyzing Verilog file "C:/ise/exp10/READ.v" into library work
Analyzing Verilog file "C:/ise/exp10/ipcore_dir/RAM_1.v" into library work
Analyzing Verilog file "C:/ise/exp10/DECODER.v" into library work
WARNING:HDLCompiler:751 - "C:/ise/exp10/DECODER.v" Line 33: Redeclaration of ansi port OP is not allowed
WARNING:HDLCompiler:751 - "C:/ise/exp10/DECODER.v" Line 34: Redeclaration of ansi port ZF is not allowed
WARNING:HDLCompiler:751 - "C:/ise/exp10/DECODER.v" Line 35: Redeclaration of ansi port imm_s is not allowed
WARNING:HDLCompiler:751 - "C:/ise/exp10/DECODER.v" Line 36: Redeclaration of ansi port w_r_s is not allowed
WARNING:HDLCompiler:751 - "C:/ise/exp10/DECODER.v" Line 37: Redeclaration of ansi port ALU_OP is not allowed
Analyzing Verilog file "C:/ise/exp10/ALU.v" into library work
Analyzing Verilog file "C:/ise/exp10/CPU.v" into library work
Analyzing Verilog file "C:/ise/exp10/top.v" into library work
Analyzing Verilog file "C:/ise/exp10/testTOP.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module ROM_2
Compiling module READ
Compiling module RegFile_default
Compiling module ALU
Compiling module DECODER
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module RAM_1
Compiling module CPU
Compiling module top
Compiling module testTOP
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable C:/ise/exp10/testTOP_isim_beh.exe
Fuse Memory Usage: 32988 KB
Fuse CPU Usage: 593 ms
