

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Oct  4 16:00:38 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Pool_Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    11.719|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  60385|  60385|  60385|  60385|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |  60384|  60384|      1887|          -|          -|    32|    no    |
        | + Row_Loop           |   1885|   1885|       145|          -|          -|    13|    no    |
        |  ++ Col_Loop         |    143|    143|        11|          -|          -|    13|    no    |
        |   +++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    496|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        -|      -|     158|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     224|    881|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_283_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln28_fu_267_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_237_p2       |     +    |      0|  0|  15|           8|           4|
    |add_ln23_1_fu_463_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln23_fu_319_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln26_1_fu_469_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln26_fu_325_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln28_1_fu_351_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_2_fu_478_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_3_fu_495_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_fu_334_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln35_1_fu_527_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln35_fu_509_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_295_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_223_p2              |     +    |      0|  0|  15|           6|           1|
    |r_fu_249_p2              |     +    |      0|  0|  13|           4|           1|
    |and_ln28_1_fu_439_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_609_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_615_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_433_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_217_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln13_fu_243_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_289_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln23_1_fu_457_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_313_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_403_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_415_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_421_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_573_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_579_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_591_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_597_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_397_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_fu_273_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_427_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_585_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_603_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_409_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_621_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_445_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 496|         277|         207|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |c_0_reg_152          |   9|          2|    4|          8|
    |conv_1_out_address0  |  15|          3|   15|         45|
    |f_0_reg_118          |   9|          2|    6|         12|
    |grp_fu_210_p1        |  15|          3|   32|         96|
    |max_1_0_reg_164      |   9|          2|   32|         64|
    |max_1_1_reg_187      |   9|          2|   32|         64|
    |mpc_0_0_reg_176      |   9|          2|    2|          4|
    |mpc_0_1_reg_199      |   9|          2|    2|          4|
    |phi_mul_reg_140      |   9|          2|    8|         16|
    |r_0_reg_129          |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 146|         31|  138|        330|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln13_reg_648     |   8|   0|    8|          0|
    |add_ln23_1_reg_706   |   2|   0|    2|          0|
    |add_ln23_reg_688     |   2|   0|    2|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_0_reg_152          |   4|   0|    4|          0|
    |c_reg_674            |   4|   0|    4|          0|
    |f_0_reg_118          |   6|   0|    6|          0|
    |f_reg_632            |   6|   0|    6|          0|
    |max_1_0_reg_164      |  32|   0|   32|          0|
    |max_1_1_reg_187      |  32|   0|   32|          0|
    |mpc_0_0_reg_176      |   2|   0|    2|          0|
    |mpc_0_1_reg_199      |   2|   0|    2|          0|
    |mul_ln28_1_reg_666   |   9|   0|   10|          1|
    |mul_ln28_reg_661     |   9|   0|   10|          1|
    |phi_mul_reg_140      |   8|   0|    8|          0|
    |r_0_reg_129          |   4|   0|    4|          0|
    |r_reg_656            |   4|   0|    4|          0|
    |shl_ln1_reg_679      |   4|   0|    5|          1|
    |zext_ln13_1_reg_643  |   6|   0|   14|          8|
    |zext_ln13_reg_637    |   6|   0|   16|         10|
    +---------------------+----+----+-----+-----------+
    |Total                | 158|   0|  179|         21|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 7 
6 --> 5 
7 --> 8 4 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 13 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%icmp_ln10 = icmp eq i6 %f_0, -32" [pool/pooling.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [pool/pooling.cpp:10]   --->   Operation 16 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %6, label %Filter_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %f_0 to i16" [pool/pooling.cpp:13]   --->   Operation 20 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i6 %f_0 to i14" [pool/pooling.cpp:13]   --->   Operation 21 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 22 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 23 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 24 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [pool/pooling.cpp:13]   --->   Operation 25 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul, 13" [pool/pooling.cpp:13]   --->   Operation 26 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 27 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [pool/pooling.cpp:13]   --->   Operation 29 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [pool/pooling.cpp:13]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [pool/pooling.cpp:14]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [pool/pooling.cpp:14]   --->   Operation 32 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [pool/pooling.cpp:25]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %shl_ln to i10" [pool/pooling.cpp:28]   --->   Operation 34 'zext' 'zext_ln28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.78ns)   --->   "%mul_ln28 = mul i10 %zext_ln28, 26" [pool/pooling.cpp:28]   --->   Operation 35 'mul' 'mul_ln28' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln25 = or i5 %shl_ln, 1" [pool/pooling.cpp:25]   --->   Operation 36 'or' 'or_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %or_ln25 to i10" [pool/pooling.cpp:28]   --->   Operation 37 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.78ns)   --->   "%mul_ln28_1 = mul i10 %zext_ln28_1, 26" [pool/pooling.cpp:28]   --->   Operation 38 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 39 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [pool/pooling.cpp:38]   --->   Operation 40 'specregionend' 'empty_11' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 41 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Pool_Row_Loop_end ]"   --->   Operation 42 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [pool/pooling.cpp:16]   --->   Operation 43 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 44 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [pool/pooling.cpp:16]   --->   Operation 45 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Pool_Row_Loop_begin" [pool/pooling.cpp:16]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:17]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [pool/pooling.cpp:26]   --->   Operation 48 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [pool/pooling.cpp:21]   --->   Operation 49 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.76ns)   --->   "br label %4" [pool/pooling.cpp:23]   --->   Operation 50 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [pool/pooling.cpp:37]   --->   Operation 51 'specregionend' 'empty_10' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 52 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.70>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%max_1_0 = phi float [ 0x3810000000000000, %Pool_Row_Loop_begin ], [ %select_ln28, %._crit_edge.0 ]" [pool/pooling.cpp:28]   --->   Operation 53 'phi' 'max_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]" [pool/pooling.cpp:23]   --->   Operation 54 'phi' 'mpc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0_0 to i5" [pool/pooling.cpp:23]   --->   Operation 55 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0_0, -2" [pool/pooling.cpp:23]   --->   Operation 56 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 57 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.56ns)   --->   "%add_ln23 = add i2 %mpc_0_0, 1" [pool/pooling.cpp:23]   --->   Operation 58 'add' 'add_ln23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop, label %._crit_edge.0" [pool/pooling.cpp:23]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %shl_ln1, %zext_ln23" [pool/pooling.cpp:26]   --->   Operation 60 'add' 'add_ln26' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %add_ln26 to i10" [pool/pooling.cpp:28]   --->   Operation 61 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %zext_ln28_2, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 62 'add' 'add_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_10 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 63 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i15 %tmp_10 to i16" [pool/pooling.cpp:28]   --->   Operation 64 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.94ns)   --->   "%add_ln28_1 = add i16 %zext_ln13, %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 65 'add' 'add_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i16 %add_ln28_1 to i64" [pool/pooling.cpp:28]   --->   Operation 66 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 67 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 68 'load' 'conv_1_out_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_3) nounwind" [pool/pooling.cpp:33]   --->   Operation 69 'specregionend' 'empty_6' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [pool/pooling.cpp:21]   --->   Operation 70 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.76ns)   --->   "br label %5" [pool/pooling.cpp:23]   --->   Operation 71 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 11.7>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 73 'load' 'conv_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pool/pooling.cpp:28]   --->   Operation 74 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 75 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 76 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_1_0 to i32" [pool/pooling.cpp:28]   --->   Operation 77 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 78 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 79 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [pool/pooling.cpp:28]   --->   Operation 80 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pool/pooling.cpp:28]   --->   Operation 81 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 82 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 83 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 84 'icmp' 'icmp_ln28_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 85 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pool/pooling.cpp:28]   --->   Operation 86 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %conv_1_out_load, %max_1_0" [pool/pooling.cpp:28]   --->   Operation 87 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_6" [pool/pooling.cpp:28]   --->   Operation 88 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %max_1_0" [pool/pooling.cpp:28]   --->   Operation 89 'select' 'select_ln28' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %4" [pool/pooling.cpp:23]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 8.70>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%max_1_1 = phi float [ %max_1_0, %Pool_Row_Loop ], [ %select_ln28_1, %._crit_edge.1 ]" [pool/pooling.cpp:28]   --->   Operation 91 'phi' 'max_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop ], [ %add_ln23_1, %._crit_edge.1 ]" [pool/pooling.cpp:23]   --->   Operation 92 'phi' 'mpc_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i2 %mpc_0_1 to i5" [pool/pooling.cpp:23]   --->   Operation 93 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.95ns)   --->   "%icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2" [pool/pooling.cpp:23]   --->   Operation 94 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 95 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.56ns)   --->   "%add_ln23_1 = add i2 %mpc_0_1, 1" [pool/pooling.cpp:23]   --->   Operation 96 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %Pool_Row_Loop_end, label %._crit_edge.1" [pool/pooling.cpp:23]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %shl_ln1, %zext_ln23_1" [pool/pooling.cpp:26]   --->   Operation 98 'add' 'add_ln26_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i5 %add_ln26_1 to i10" [pool/pooling.cpp:28]   --->   Operation 99 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.73ns)   --->   "%add_ln28_2 = add i10 %zext_ln28_5, %mul_ln28_1" [pool/pooling.cpp:28]   --->   Operation 100 'add' 'add_ln28_2' <Predicate = (!icmp_ln23_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_12 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_2, i5 0)" [pool/pooling.cpp:28]   --->   Operation 101 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i15 %tmp_12 to i16" [pool/pooling.cpp:28]   --->   Operation 102 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.94ns)   --->   "%add_ln28_3 = add i16 %zext_ln13, %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 103 'add' 'add_ln28_3' <Predicate = (!icmp_ln23_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i16 %add_ln28_3 to i64" [pool/pooling.cpp:28]   --->   Operation 104 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 105 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 106 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln23_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_4) nounwind" [pool/pooling.cpp:33]   --->   Operation 107 'specregionend' 'empty_8' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i8" [pool/pooling.cpp:35]   --->   Operation 108 'zext' 'zext_ln35' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.91ns)   --->   "%add_ln35 = add i8 %phi_mul, %zext_ln35" [pool/pooling.cpp:35]   --->   Operation 109 'add' 'add_ln35' <Predicate = (icmp_ln23_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 110 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i13 %tmp_11 to i14" [pool/pooling.cpp:35]   --->   Operation 111 'zext' 'zext_ln35_1' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.67ns)   --->   "%add_ln35_1 = add i14 %zext_ln35_1, %zext_ln13_1" [pool/pooling.cpp:35]   --->   Operation 112 'add' 'add_ln35_1' <Predicate = (icmp_ln23_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i14 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 113 'zext' 'zext_ln35_2' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 114 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (3.25ns)   --->   "store float %max_1_1, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 115 'store' <Predicate = (icmp_ln23_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 116 'br' <Predicate = (icmp_ln23_1)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 11.7>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 117 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 118 'load' 'conv_1_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 119 'bitcast' 'bitcast_ln28_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 120 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 121 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %max_1_1 to i32" [pool/pooling.cpp:28]   --->   Operation 122 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 123 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 124 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_7, -1" [pool/pooling.cpp:28]   --->   Operation 125 'icmp' 'icmp_ln28_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 126 'icmp' 'icmp_ln28_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 127 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 128 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 129 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 130 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pool/pooling.cpp:28]   --->   Operation 131 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %conv_1_out_load_1, %max_1_1" [pool/pooling.cpp:28]   --->   Operation 132 'fcmp' 'tmp_9' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_9" [pool/pooling.cpp:28]   --->   Operation 133 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %max_1_1" [pool/pooling.cpp:28]   --->   Operation 134 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "br label %5" [pool/pooling.cpp:23]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000]
br_ln10             (br               ) [ 011111111]
f_0                 (phi              ) [ 001000000]
icmp_ln10           (icmp             ) [ 001111111]
empty               (speclooptripcount) [ 000000000]
f                   (add              ) [ 011111111]
br_ln10             (br               ) [ 000000000]
specloopname_ln11   (specloopname     ) [ 000000000]
tmp                 (specregionbegin  ) [ 000111111]
zext_ln13           (zext             ) [ 000111111]
zext_ln13_1         (zext             ) [ 000111111]
br_ln13             (br               ) [ 001111111]
ret_ln39            (ret              ) [ 000000000]
r_0                 (phi              ) [ 000100000]
phi_mul             (phi              ) [ 000101111]
add_ln13            (add              ) [ 001111111]
icmp_ln13           (icmp             ) [ 001111111]
empty_4             (speclooptripcount) [ 000000000]
r                   (add              ) [ 001111111]
br_ln13             (br               ) [ 000000000]
specloopname_ln14   (specloopname     ) [ 000000000]
tmp_2               (specregionbegin  ) [ 000011111]
shl_ln              (bitconcatenate   ) [ 000000000]
zext_ln28           (zext             ) [ 000000000]
mul_ln28            (mul              ) [ 000011111]
or_ln25             (or               ) [ 000000000]
zext_ln28_1         (zext             ) [ 000000000]
mul_ln28_1          (mul              ) [ 000011111]
br_ln16             (br               ) [ 001111111]
empty_11            (specregionend    ) [ 000000000]
br_ln10             (br               ) [ 011111111]
c_0                 (phi              ) [ 000011111]
icmp_ln16           (icmp             ) [ 001111111]
empty_5             (speclooptripcount) [ 000000000]
c                   (add              ) [ 001111111]
br_ln16             (br               ) [ 000000000]
specloopname_ln17   (specloopname     ) [ 000000000]
shl_ln1             (bitconcatenate   ) [ 000001111]
tmp_3               (specregionbegin  ) [ 000001100]
br_ln23             (br               ) [ 001111111]
empty_10            (specregionend    ) [ 000000000]
br_ln13             (br               ) [ 001111111]
max_1_0             (phi              ) [ 000001111]
mpc_0_0             (phi              ) [ 000001000]
zext_ln23           (zext             ) [ 000000000]
icmp_ln23           (icmp             ) [ 001111111]
empty_7             (speclooptripcount) [ 000000000]
add_ln23            (add              ) [ 001111111]
br_ln23             (br               ) [ 000000000]
add_ln26            (add              ) [ 000000000]
zext_ln28_2         (zext             ) [ 000000000]
add_ln28            (add              ) [ 000000000]
tmp_10              (bitconcatenate   ) [ 000000000]
zext_ln28_3         (zext             ) [ 000000000]
add_ln28_1          (add              ) [ 000000000]
zext_ln28_4         (zext             ) [ 000000000]
conv_1_out_addr     (getelementptr    ) [ 000000100]
empty_6             (specregionend    ) [ 000000000]
tmp_4               (specregionbegin  ) [ 000000011]
br_ln23             (br               ) [ 001111111]
specloopname_ln24   (specloopname     ) [ 000000000]
conv_1_out_load     (load             ) [ 000000000]
bitcast_ln28        (bitcast          ) [ 000000000]
tmp_1               (partselect       ) [ 000000000]
trunc_ln28          (trunc            ) [ 000000000]
bitcast_ln28_1      (bitcast          ) [ 000000000]
tmp_5               (partselect       ) [ 000000000]
trunc_ln28_1        (trunc            ) [ 000000000]
icmp_ln28           (icmp             ) [ 000000000]
icmp_ln28_1         (icmp             ) [ 000000000]
or_ln28             (or               ) [ 000000000]
icmp_ln28_2         (icmp             ) [ 000000000]
icmp_ln28_3         (icmp             ) [ 000000000]
or_ln28_1           (or               ) [ 000000000]
and_ln28            (and              ) [ 000000000]
tmp_6               (fcmp             ) [ 000000000]
and_ln28_1          (and              ) [ 000000000]
select_ln28         (select           ) [ 001111111]
br_ln23             (br               ) [ 001111111]
max_1_1             (phi              ) [ 000000011]
mpc_0_1             (phi              ) [ 000000010]
zext_ln23_1         (zext             ) [ 000000000]
icmp_ln23_1         (icmp             ) [ 001111111]
empty_9             (speclooptripcount) [ 000000000]
add_ln23_1          (add              ) [ 001111111]
br_ln23             (br               ) [ 000000000]
add_ln26_1          (add              ) [ 000000000]
zext_ln28_5         (zext             ) [ 000000000]
add_ln28_2          (add              ) [ 000000000]
tmp_12              (bitconcatenate   ) [ 000000000]
zext_ln28_6         (zext             ) [ 000000000]
add_ln28_3          (add              ) [ 000000000]
zext_ln28_7         (zext             ) [ 000000000]
conv_1_out_addr_1   (getelementptr    ) [ 000000001]
empty_8             (specregionend    ) [ 000000000]
zext_ln35           (zext             ) [ 000000000]
add_ln35            (add              ) [ 000000000]
tmp_11              (bitconcatenate   ) [ 000000000]
zext_ln35_1         (zext             ) [ 000000000]
add_ln35_1          (add              ) [ 000000000]
zext_ln35_2         (zext             ) [ 000000000]
max_pool_1_out_addr (getelementptr    ) [ 000000000]
store_ln35          (store            ) [ 000000000]
br_ln16             (br               ) [ 001111111]
specloopname_ln24   (specloopname     ) [ 000000000]
conv_1_out_load_1   (load             ) [ 000000000]
bitcast_ln28_2      (bitcast          ) [ 000000000]
tmp_7               (partselect       ) [ 000000000]
trunc_ln28_2        (trunc            ) [ 000000000]
bitcast_ln28_3      (bitcast          ) [ 000000000]
tmp_8               (partselect       ) [ 000000000]
trunc_ln28_3        (trunc            ) [ 000000000]
icmp_ln28_4         (icmp             ) [ 000000000]
icmp_ln28_5         (icmp             ) [ 000000000]
or_ln28_2           (or               ) [ 000000000]
icmp_ln28_6         (icmp             ) [ 000000000]
icmp_ln28_7         (icmp             ) [ 000000000]
or_ln28_3           (or               ) [ 000000000]
and_ln28_2          (and              ) [ 000000000]
tmp_9               (fcmp             ) [ 000000000]
and_ln28_3          (and              ) [ 000000000]
select_ln28_1       (select           ) [ 001111111]
br_ln23             (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="conv_1_out_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="16" slack="0"/>
<pin id="88" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="15" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/5 conv_1_out_load_1/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="conv_1_out_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="16" slack="0"/>
<pin id="101" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="max_pool_1_out_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="14" slack="0"/>
<pin id="109" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln35_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="13" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/7 "/>
</bind>
</comp>

<comp id="118" class="1005" name="f_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="1"/>
<pin id="120" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="f_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="r_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="r_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="phi_mul_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="1"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="phi_mul_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="c_0_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="c_0_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="max_1_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="max_1_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_0/5 "/>
</bind>
</comp>

<comp id="176" class="1005" name="mpc_0_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="mpc_0_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="2" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_0/5 "/>
</bind>
</comp>

<comp id="187" class="1005" name="max_1_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_1 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="max_1_1_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_1/7 "/>
</bind>
</comp>

<comp id="199" class="1005" name="mpc_0_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="1"/>
<pin id="201" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="mpc_0_1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="2" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_1/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/6 tmp_9/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln10_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="f_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln13_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln13_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln13_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="5" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln13_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="r_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shl_ln_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln28_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="mul_ln28_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="or_ln25_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln28_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="mul_ln28_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln16_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="c_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="shl_ln1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln23_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln23_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln23_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln26_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="1"/>
<pin id="327" dir="0" index="1" bw="2" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln28_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln28_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="10" slack="2"/>
<pin id="337" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_10_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="15" slack="0"/>
<pin id="341" dir="0" index="1" bw="10" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln28_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="15" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln28_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="3"/>
<pin id="353" dir="0" index="1" bw="15" slack="0"/>
<pin id="354" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln28_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="bitcast_ln28_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln28_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="bitcast_ln28_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln28_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln28_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln28_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="23" slack="0"/>
<pin id="405" dir="0" index="1" bw="23" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln28_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln28_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln28_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="23" slack="0"/>
<pin id="423" dir="0" index="1" bw="23" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln28_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="and_ln28_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="and_ln28_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln28_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="32" slack="1"/>
<pin id="449" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln23_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln23_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="0" index="1" bw="2" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln23_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln26_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="2"/>
<pin id="471" dir="0" index="1" bw="2" slack="0"/>
<pin id="472" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln28_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln28_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="10" slack="3"/>
<pin id="481" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_12_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="15" slack="0"/>
<pin id="485" dir="0" index="1" bw="10" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln28_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="15" slack="0"/>
<pin id="493" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln28_3_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="4"/>
<pin id="497" dir="0" index="1" bw="15" slack="0"/>
<pin id="498" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln28_7_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln35_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="2"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln35_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="3"/>
<pin id="511" dir="0" index="1" bw="4" slack="0"/>
<pin id="512" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_11_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="13" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln35_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="13" slack="0"/>
<pin id="525" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln35_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="13" slack="0"/>
<pin id="529" dir="0" index="1" bw="6" slack="4"/>
<pin id="530" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln35_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="14" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="bitcast_ln28_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_7_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="0" index="3" bw="6" slack="0"/>
<pin id="546" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln28_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="bitcast_ln28_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_8_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="0"/>
<pin id="563" dir="0" index="3" bw="6" slack="0"/>
<pin id="564" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln28_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln28_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln28_5_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="23" slack="0"/>
<pin id="581" dir="0" index="1" bw="23" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln28_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln28_6_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln28_7_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="23" slack="0"/>
<pin id="599" dir="0" index="1" bw="23" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln28_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="and_ln28_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="and_ln28_3_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln28_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="32" slack="1"/>
<pin id="625" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/8 "/>
</bind>
</comp>

<comp id="632" class="1005" name="f_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="0"/>
<pin id="634" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="637" class="1005" name="zext_ln13_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="3"/>
<pin id="639" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="643" class="1005" name="zext_ln13_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="14" slack="4"/>
<pin id="645" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="add_ln13_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="656" class="1005" name="r_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="661" class="1005" name="mul_ln28_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="2"/>
<pin id="663" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="666" class="1005" name="mul_ln28_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="3"/>
<pin id="668" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln28_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="c_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="0"/>
<pin id="676" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="679" class="1005" name="shl_ln1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="1"/>
<pin id="681" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="add_ln23_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="0"/>
<pin id="690" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="693" class="1005" name="conv_1_out_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="15" slack="1"/>
<pin id="695" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="select_ln28_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln23_1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="conv_1_out_addr_1_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="15" slack="1"/>
<pin id="713" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="select_ln28_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="68" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="68" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="68" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="196"><net_src comp="164" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="112" pin=1"/></net>

<net id="198"><net_src comp="190" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="91" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="164" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="187" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="122" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="122" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="122" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="122" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="144" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="133" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="133" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="133" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="255" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="156" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="156" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="156" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="180" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="180" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="58" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="180" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="309" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="66" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="364"><net_src comp="91" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="74" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="76" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="361" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="164" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="72" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="74" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="76" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="379" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="365" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="78" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="375" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="80" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="397" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="383" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="78" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="393" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="80" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="415" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="409" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="210" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="91" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="164" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="203" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="203" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="58" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="203" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="62" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="453" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="64" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="66" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="508"><net_src comp="152" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="140" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="82" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="509" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="66" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="540"><net_src comp="91" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="72" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="74" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="76" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="554"><net_src comp="537" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="187" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="72" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="555" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="74" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="76" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="572"><net_src comp="555" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="541" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="78" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="551" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="80" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="573" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="559" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="78" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="569" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="80" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="591" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="585" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="210" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="91" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="187" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="635"><net_src comp="223" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="640"><net_src comp="229" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="646"><net_src comp="233" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="651"><net_src comp="237" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="659"><net_src comp="249" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="664"><net_src comp="267" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="669"><net_src comp="283" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="677"><net_src comp="295" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="682"><net_src comp="301" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="691"><net_src comp="319" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="696"><net_src comp="84" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="701"><net_src comp="445" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="709"><net_src comp="463" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="714"><net_src comp="97" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="719"><net_src comp="621" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="190" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {7 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {5 6 7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
		zext_ln28 : 2
		mul_ln28 : 3
		or_ln25 : 2
		zext_ln28_1 : 2
		mul_ln28_1 : 3
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln1 : 1
	State 5
		zext_ln23 : 1
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		add_ln26 : 2
		zext_ln28_2 : 3
		add_ln28 : 4
		tmp_10 : 5
		zext_ln28_3 : 6
		add_ln28_1 : 7
		zext_ln28_4 : 8
		conv_1_out_addr : 9
		conv_1_out_load : 10
	State 6
		bitcast_ln28 : 1
		tmp_1 : 2
		trunc_ln28 : 2
		tmp_5 : 1
		trunc_ln28_1 : 1
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 4
		tmp_6 : 1
		and_ln28_1 : 4
		select_ln28 : 4
	State 7
		zext_ln23_1 : 1
		icmp_ln23_1 : 1
		add_ln23_1 : 1
		br_ln23 : 2
		add_ln26_1 : 2
		zext_ln28_5 : 3
		add_ln28_2 : 4
		tmp_12 : 5
		zext_ln28_6 : 6
		add_ln28_3 : 7
		zext_ln28_7 : 8
		conv_1_out_addr_1 : 9
		conv_1_out_load_1 : 10
		add_ln35 : 1
		tmp_11 : 2
		zext_ln35_1 : 3
		add_ln35_1 : 4
		zext_ln35_2 : 5
		max_pool_1_out_addr : 6
		store_ln35 : 7
	State 8
		bitcast_ln28_2 : 1
		tmp_7 : 2
		trunc_ln28_2 : 2
		tmp_8 : 1
		trunc_ln28_3 : 1
		icmp_ln28_4 : 3
		icmp_ln28_5 : 3
		or_ln28_2 : 4
		icmp_ln28_6 : 2
		icmp_ln28_7 : 2
		or_ln28_3 : 3
		and_ln28_2 : 4
		tmp_9 : 1
		and_ln28_3 : 4
		select_ln28_1 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_210      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_223       |    0    |    0    |    15   |
|          |    add_ln13_fu_237   |    0    |    0    |    15   |
|          |       r_fu_249       |    0    |    0    |    13   |
|          |       c_fu_295       |    0    |    0    |    13   |
|          |    add_ln23_fu_319   |    0    |    0    |    10   |
|          |    add_ln26_fu_325   |    0    |    0    |    15   |
|    add   |    add_ln28_fu_334   |    0    |    0    |    14   |
|          |   add_ln28_1_fu_351  |    0    |    0    |    21   |
|          |   add_ln23_1_fu_463  |    0    |    0    |    10   |
|          |   add_ln26_1_fu_469  |    0    |    0    |    15   |
|          |   add_ln28_2_fu_478  |    0    |    0    |    14   |
|          |   add_ln28_3_fu_495  |    0    |    0    |    21   |
|          |    add_ln35_fu_509   |    0    |    0    |    15   |
|          |   add_ln35_1_fu_527  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_217   |    0    |    0    |    11   |
|          |   icmp_ln13_fu_243   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_289   |    0    |    0    |    9    |
|          |   icmp_ln23_fu_313   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_397   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_403  |    0    |    0    |    18   |
|   icmp   |  icmp_ln28_2_fu_415  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_421  |    0    |    0    |    18   |
|          |  icmp_ln23_1_fu_457  |    0    |    0    |    8    |
|          |  icmp_ln28_4_fu_573  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_579  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_591  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_597  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln28_fu_445  |    0    |    0    |    32   |
|          | select_ln28_1_fu_621 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln28_fu_267   |    0    |    0    |    26   |
|          |   mul_ln28_1_fu_283  |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln25_fu_273    |    0    |    0    |    0    |
|          |    or_ln28_fu_409    |    0    |    0    |    2    |
|    or    |   or_ln28_1_fu_427   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_585   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_603   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln28_fu_433   |    0    |    0    |    2    |
|    and   |   and_ln28_1_fu_439  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_609  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_615  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_229   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_233  |    0    |    0    |    0    |
|          |   zext_ln28_fu_263   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_279  |    0    |    0    |    0    |
|          |   zext_ln23_fu_309   |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_330  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_347  |    0    |    0    |    0    |
|   zext   |  zext_ln28_4_fu_356  |    0    |    0    |    0    |
|          |  zext_ln23_1_fu_453  |    0    |    0    |    0    |
|          |  zext_ln28_5_fu_474  |    0    |    0    |    0    |
|          |  zext_ln28_6_fu_491  |    0    |    0    |    0    |
|          |  zext_ln28_7_fu_500  |    0    |    0    |    0    |
|          |   zext_ln35_fu_505   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_523  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_532  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_255    |    0    |    0    |    0    |
|          |    shl_ln1_fu_301    |    0    |    0    |    0    |
|bitconcatenate|     tmp_10_fu_339    |    0    |    0    |    0    |
|          |     tmp_12_fu_483    |    0    |    0    |    0    |
|          |     tmp_11_fu_515    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_365     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_383     |    0    |    0    |    0    |
|          |     tmp_7_fu_541     |    0    |    0    |    0    |
|          |     tmp_8_fu_559     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_375  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_1_fu_393 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_551 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_569 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    66   |   740   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln13_reg_648    |    8   |
|    add_ln23_1_reg_706   |    2   |
|     add_ln23_reg_688    |    2   |
|       c_0_reg_152       |    4   |
|        c_reg_674        |    4   |
|conv_1_out_addr_1_reg_711|   15   |
| conv_1_out_addr_reg_693 |   15   |
|       f_0_reg_118       |    6   |
|        f_reg_632        |    6   |
|     max_1_0_reg_164     |   32   |
|     max_1_1_reg_187     |   32   |
|     mpc_0_0_reg_176     |    2   |
|     mpc_0_1_reg_199     |    2   |
|    mul_ln28_1_reg_666   |   10   |
|     mul_ln28_reg_661    |   10   |
|     phi_mul_reg_140     |    8   |
|       r_0_reg_129       |    4   |
|        r_reg_656        |    4   |
|  select_ln28_1_reg_716  |   32   |
|   select_ln28_reg_698   |   32   |
|     shl_ln1_reg_679     |    5   |
|   zext_ln13_1_reg_643   |   14   |
|    zext_ln13_reg_637    |   16   |
+-------------------------+--------+
|          Total          |   265  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   4  |  15  |   60   ||    21   |
|  phi_mul_reg_140 |  p0  |   2  |   8  |   16   ||    9    |
|    c_0_reg_152   |  p0  |   2  |   4  |    8   ||    9    |
|  max_1_0_reg_164 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_210    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   212  ||  8.9365 ||    57   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   740  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   265  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   331  |   797  |
+-----------+--------+--------+--------+--------+
