{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685626074734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685626074734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 10:27:54 2023 " "Processing started: Thu Jun 01 10:27:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685626074734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626074734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off base_control -c base_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off base_control -c base_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626074734 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626075375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685626075437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685626075437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/psi3451/documents/t1/aula_10/base_control_5/fonte/wisdom_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/psi3451/documents/t1/aula_10/base_control_5/fonte/wisdom_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_package " "Found design unit 1: wisdom_package" {  } { { "../fonte/wisdom_package.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/wisdom_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685626085818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/psi3451/documents/t1/aula_10/base_control_5/fonte/fsm_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/psi3451/documents/t1/aula_10/base_control_5/fonte/fsm_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_main-arch " "Found design unit 1: fsm_main-arch" {  } { { "../fonte/fsm_main.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_main.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685626085833 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_main " "Found entity 1: fsm_main" {  } { { "../fonte/fsm_main.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_main.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685626085833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/psi3451/documents/t1/aula_10/base_control_5/fonte/fsm_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/psi3451/documents/t1/aula_10/base_control_5/fonte/fsm_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_init-arch " "Found design unit 1: fsm_init-arch" {  } { { "../fonte/fsm_init.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_init.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685626085833 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_init " "Found entity 1: fsm_init" {  } { { "../fonte/fsm_init.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_init.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685626085833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/psi3451/documents/t1/aula_10/base_control_5/fonte/fsm_guru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/psi3451/documents/t1/aula_10/base_control_5/fonte/fsm_guru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_guru-arch " "Found design unit 1: fsm_guru-arch" {  } { { "../fonte/fsm_guru.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_guru.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685626085833 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_guru " "Found entity 1: fsm_guru" {  } { { "../fonte/fsm_guru.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_guru.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685626085833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/psi3451/documents/t1/aula_10/base_control_5/fonte/counter_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/psi3451/documents/t1/aula_10/base_control_5/fonte/counter_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_trigger-arch " "Found design unit 1: counter_trigger-arch" {  } { { "../fonte/counter_trigger.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/counter_trigger.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685626085833 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_trigger " "Found entity 1: counter_trigger" {  } { { "../fonte/counter_trigger.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/counter_trigger.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685626085833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/psi3451/documents/t1/aula_10/base_control_5/fonte/base_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/psi3451/documents/t1/aula_10/base_control_5/fonte/base_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_control-arch " "Found design unit 1: base_control-arch" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685626085849 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_control " "Found entity 1: base_control" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685626085849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "base_control " "Elaborating entity \"base_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685626085896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_main fsm_main:main " "Elaborating entity \"fsm_main\" for hierarchy \"fsm_main:main\"" {  } { { "../fonte/base_control.vhd" "main" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685626085896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_trigger counter_trigger:cnt_prep " "Elaborating entity \"counter_trigger\" for hierarchy \"counter_trigger:cnt_prep\"" {  } { { "../fonte/base_control.vhd" "cnt_prep" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685626085896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_init fsm_init:init " "Elaborating entity \"fsm_init\" for hierarchy \"fsm_init:init\"" {  } { { "../fonte/base_control.vhd" "init" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685626085912 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_GURU_en fsm_init.vhd(26) " "Using initial value X (don't care) for net \"flags_2_dp.rb_GURU_en\" at fsm_init.vhd(26)" {  } { { "../fonte/fsm_init.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_init.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085912 "|base_control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_PRE_GURU_en fsm_init.vhd(26) " "Using initial value X (don't care) for net \"flags_2_dp.rb_PRE_GURU_en\" at fsm_init.vhd(26)" {  } { { "../fonte/fsm_init.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_init.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085912 "|base_control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_a_addr fsm_init.vhd(27) " "Using initial value X (don't care) for net \"flags_2_mem.mem_a_addr\" at fsm_init.vhd(27)" {  } { { "../fonte/fsm_init.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_init.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085912 "|base_control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_a fsm_init.vhd(27) " "Using initial value X (don't care) for net \"flags_2_mem.data_a\" at fsm_init.vhd(27)" {  } { { "../fonte/fsm_init.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_init.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085912 "|base_control|fsm_init:init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_guru fsm_guru:guru " "Elaborating entity \"fsm_guru\" for hierarchy \"fsm_guru:guru\"" {  } { { "../fonte/base_control.vhd" "guru" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685626085912 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_INIT_en fsm_guru.vhd(28) " "Using initial value X (don't care) for net \"flags_2_dp.rb_INIT_en\" at fsm_guru.vhd(28)" {  } { { "../fonte/fsm_guru.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_guru.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085912 "|base_control|fsm_guru:guru"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_a_addr fsm_guru.vhd(29) " "Using initial value X (don't care) for net \"flags_2_mem.mem_a_addr\" at fsm_guru.vhd(29)" {  } { { "../fonte/fsm_guru.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_guru.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085912 "|base_control|fsm_guru:guru"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_a fsm_guru.vhd(29) " "Using initial value X (don't care) for net \"flags_2_mem.data_a\" at fsm_guru.vhd(29)" {  } { { "../fonte/fsm_guru.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/fsm_guru.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626085912 "|base_control|fsm_guru:guru"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_dp.cg_sel.DISC GND " "Pin \"ctrl_2_dp.cg_sel.DISC\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_dp.cg_sel.DISC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_dp.rb_out_sel.DISC_PREV_OUT GND " "Pin \"ctrl_2_dp.rb_out_sel.DISC_PREV_OUT\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_dp.rb_out_sel.DISC_PREV_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_dp.rb_out_sel.DISC_OUT GND " "Pin \"ctrl_2_dp.rb_out_sel.DISC_OUT\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_dp.rb_out_sel.DISC_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.cg_sel.DISC GND " "Pin \"ctrl_2_mem.cg_sel.DISC\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.cg_sel.DISC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.data_a\[0\] GND " "Pin \"ctrl_2_mem.data_a\[0\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.data_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.data_a\[1\] GND " "Pin \"ctrl_2_mem.data_a\[1\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.data_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.data_a\[2\] GND " "Pin \"ctrl_2_mem.data_a\[2\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.data_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.data_a\[3\] GND " "Pin \"ctrl_2_mem.data_a\[3\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.data_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.data_a\[4\] GND " "Pin \"ctrl_2_mem.data_a\[4\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.data_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.data_a\[5\] GND " "Pin \"ctrl_2_mem.data_a\[5\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.data_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.data_a\[6\] GND " "Pin \"ctrl_2_mem.data_a\[6\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.data_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.data_a\[7\] GND " "Pin \"ctrl_2_mem.data_a\[7\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.data_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.mem_a_addr\[0\] GND " "Pin \"ctrl_2_mem.mem_a_addr\[0\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.mem_a_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.mem_a_addr\[1\] GND " "Pin \"ctrl_2_mem.mem_a_addr\[1\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.mem_a_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.mem_a_addr\[2\] GND " "Pin \"ctrl_2_mem.mem_a_addr\[2\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.mem_a_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.mem_a_addr\[3\] GND " "Pin \"ctrl_2_mem.mem_a_addr\[3\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.mem_a_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.mem_a_addr\[4\] GND " "Pin \"ctrl_2_mem.mem_a_addr\[4\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.mem_a_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_2_mem.mem_a_addr\[5\] GND " "Pin \"ctrl_2_mem.mem_a_addr\[5\]\" is stuck at GND" {  } { { "../fonte/base_control.vhd" "" { Text "C:/Users/psi3451/Documents/T1/aula_10/base_control_5/fonte/base_control.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685626086427 "|base_control|ctrl_2_mem.mem_a_addr[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685626086427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685626086505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685626086818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685626086818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685626086865 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685626086865 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685626086865 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685626086865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685626086880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 10:28:06 2023 " "Processing ended: Thu Jun 01 10:28:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685626086880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685626086880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685626086880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685626086880 ""}
