

================================================================
== Vitis HLS Report for 'TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3'
================================================================
* Date:           Wed May 25 23:55:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  7.816 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  1.980 us|  1.980 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_482_2_VITIS_LOOP_483_3  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     635|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      25|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      25|     707|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln482_1_fu_265_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln482_fu_277_p2       |         +|   0|  0|   12|           4|           1|
    |add_ln483_fu_332_p2       |         +|   0|  0|   12|           4|           1|
    |add_ln484_fu_321_p2       |         +|   0|  0|   13|           6|           6|
    |add_ln590_fu_442_p2       |         +|   0|  0|   19|          12|           5|
    |F2_fu_430_p2              |         -|   0|  0|   19|          11|          12|
    |man_V_5_fu_410_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln590_fu_448_p2       |         -|   0|  0|   19|           4|          12|
    |and_ln590_fu_570_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln591_fu_544_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln594_1_fu_596_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln594_fu_582_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln612_fu_622_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln595_fu_502_p2      |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln482_fu_259_p2      |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln483_fu_283_p2      |      icmp|   0|  0|    9|           4|           5|
    |icmp_ln580_fu_424_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln590_fu_436_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln591_fu_466_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln594_fu_476_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln612_fu_492_p2      |      icmp|   0|  0|   11|           8|           1|
    |or_ln590_fu_610_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln591_fu_558_p2        |        or|   0|  0|    2|           1|           1|
    |man_V_6_fu_416_p3         |    select|   0|  0|   52|           1|          54|
    |select_ln482_1_fu_297_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln482_fu_289_p3    |    select|   0|  0|    4|           1|           1|
    |select_ln580_fu_636_p3    |    select|   0|  0|   16|           1|           1|
    |select_ln591_fu_550_p3    |    select|   0|  0|   16|           1|          16|
    |select_ln594_1_fu_602_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln594_fu_588_p3    |    select|   0|  0|   16|           1|          16|
    |select_ln597_fu_520_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln612_fu_628_p3    |    select|   0|  0|   16|           1|          16|
    |sh_amt_fu_454_p3          |    select|   0|  0|   11|           1|          12|
    |shl_ln613_fu_532_p2       |       shl|   0|  0|   35|          16|          16|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln580_fu_538_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln590_fu_616_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln591_fu_564_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln594_fu_576_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  635|         259|         346|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load             |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |i_1_fu_116                            |   9|          2|    4|          8|
    |indvar_flatten_fu_120                 |   9|          2|    7|         14|
    |j_fu_112                              |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_fu_116               |  4|   0|    4|          0|
    |indvar_flatten_fu_120    |  7|   0|    7|          0|
    |j_fu_112                 |  4|   0|    4|          0|
    |select_ln482_reg_676     |  4|   0|    4|          0|
    |trunc_ln484_reg_681      |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 25|   0|   25|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3|  return value|
|Y_0_address0    |  out|    3|   ap_memory|                                             Y_0|         array|
|Y_0_ce0         |  out|    1|   ap_memory|                                             Y_0|         array|
|Y_0_we0         |  out|    1|   ap_memory|                                             Y_0|         array|
|Y_0_d0          |  out|   16|   ap_memory|                                             Y_0|         array|
|H_rvd_address0  |  out|    6|   ap_memory|                                           H_rvd|         array|
|H_rvd_ce0       |  out|    1|   ap_memory|                                           H_rvd|         array|
|H_rvd_q0        |   in|   64|   ap_memory|                                           H_rvd|         array|
|Y_1_address0    |  out|    3|   ap_memory|                                             Y_1|         array|
|Y_1_ce0         |  out|    1|   ap_memory|                                             Y_1|         array|
|Y_1_we0         |  out|    1|   ap_memory|                                             Y_1|         array|
|Y_1_d0          |  out|   16|   ap_memory|                                             Y_1|         array|
|Y_2_address0    |  out|    3|   ap_memory|                                             Y_2|         array|
|Y_2_ce0         |  out|    1|   ap_memory|                                             Y_2|         array|
|Y_2_we0         |  out|    1|   ap_memory|                                             Y_2|         array|
|Y_2_d0          |  out|   16|   ap_memory|                                             Y_2|         array|
|Y_3_address0    |  out|    3|   ap_memory|                                             Y_3|         array|
|Y_3_ce0         |  out|    1|   ap_memory|                                             Y_3|         array|
|Y_3_we0         |  out|    1|   ap_memory|                                             Y_3|         array|
|Y_3_d0          |  out|   16|   ap_memory|                                             Y_3|         array|
|Y_4_address0    |  out|    3|   ap_memory|                                             Y_4|         array|
|Y_4_ce0         |  out|    1|   ap_memory|                                             Y_4|         array|
|Y_4_we0         |  out|    1|   ap_memory|                                             Y_4|         array|
|Y_4_d0          |  out|   16|   ap_memory|                                             Y_4|         array|
|Y_5_address0    |  out|    3|   ap_memory|                                             Y_5|         array|
|Y_5_ce0         |  out|    1|   ap_memory|                                             Y_5|         array|
|Y_5_we0         |  out|    1|   ap_memory|                                             Y_5|         array|
|Y_5_d0          |  out|   16|   ap_memory|                                             Y_5|         array|
|Y_6_address0    |  out|    3|   ap_memory|                                             Y_6|         array|
|Y_6_ce0         |  out|    1|   ap_memory|                                             Y_6|         array|
|Y_6_we0         |  out|    1|   ap_memory|                                             Y_6|         array|
|Y_6_d0          |  out|   16|   ap_memory|                                             Y_6|         array|
|Y_7_address0    |  out|    3|   ap_memory|                                             Y_7|         array|
|Y_7_ce0         |  out|    1|   ap_memory|                                             Y_7|         array|
|Y_7_we0         |  out|    1|   ap_memory|                                             Y_7|         array|
|Y_7_d0          |  out|   16|   ap_memory|                                             Y_7|         array|
+----------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/QRD.cpp:482]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.81ns)   --->   "%icmp_ln482 = icmp_eq  i7 %indvar_flatten_load, i7 64" [src/QRD.cpp:482]   --->   Operation 22 'icmp' 'icmp_ln482' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.77ns)   --->   "%add_ln482_1 = add i7 %indvar_flatten_load, i7 1" [src/QRD.cpp:482]   --->   Operation 23 'add' 'add_ln482_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln482 = br i1 %icmp_ln482, void %.split11, void %.preheader3.preheader.exitStub" [src/QRD.cpp:482]   --->   Operation 24 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [src/QRD.cpp:483]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1_load = load i4 %i_1" [src/QRD.cpp:482]   --->   Operation 26 'load' 'i_1_load' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln482 = add i4 %i_1_load, i4 1" [src/QRD.cpp:482]   --->   Operation 27 'add' 'add_ln482' <Predicate = (!icmp_ln482)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.72ns)   --->   "%icmp_ln483 = icmp_eq  i4 %j_load, i4 8" [src/QRD.cpp:483]   --->   Operation 28 'icmp' 'icmp_ln483' <Predicate = (!icmp_ln482)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln482 = select i1 %icmp_ln483, i4 0, i4 %j_load" [src/QRD.cpp:482]   --->   Operation 29 'select' 'select_ln482' <Predicate = (!icmp_ln482)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%select_ln482_1 = select i1 %icmp_ln483, i4 %add_ln482, i4 %i_1_load" [src/QRD.cpp:482]   --->   Operation 30 'select' 'select_ln482_1' <Predicate = (!icmp_ln482)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln484 = trunc i4 %select_ln482_1" [src/QRD.cpp:484]   --->   Operation 31 'trunc' 'trunc_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln484, i3 0" [src/QRD.cpp:482]   --->   Operation 32 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln484 = zext i4 %select_ln482" [src/QRD.cpp:484]   --->   Operation 33 'zext' 'zext_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln484 = add i6 %tmp_cast, i6 %zext_ln484" [src/QRD.cpp:484]   --->   Operation 34 'add' 'add_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln484_1 = zext i6 %add_ln484" [src/QRD.cpp:484]   --->   Operation 35 'zext' 'zext_ln484_1' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%H_rvd_addr = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln484_1" [src/QRD.cpp:484]   --->   Operation 36 'getelementptr' 'H_rvd_addr' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%LD = load i6 %H_rvd_addr" [src/QRD.cpp:484]   --->   Operation 37 'load' 'LD' <Predicate = (!icmp_ln482)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "%switch_ln484 = switch i3 %trunc_ln484, void %arrayidx434.0.0.0801.case.7, i3 0, void %arrayidx434.0.0.0801.case.0, i3 1, void %arrayidx434.0.0.0801.case.1, i3 2, void %arrayidx434.0.0.0801.case.2, i3 3, void %arrayidx434.0.0.0801.case.3, i3 4, void %arrayidx434.0.0.0801.case.4, i3 5, void %arrayidx434.0.0.0801.case.5, i3 6, void %arrayidx434.0.0.0801.case.6" [src/QRD.cpp:484]   --->   Operation 38 'switch' 'switch_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.75>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln483 = add i4 %select_ln482, i4 1" [src/QRD.cpp:483]   --->   Operation 39 'add' 'add_ln483' <Predicate = (!icmp_ln482)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln482 = store i7 %add_ln482_1, i7 %indvar_flatten" [src/QRD.cpp:482]   --->   Operation 40 'store' 'store_ln482' <Predicate = (!icmp_ln482)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln482 = store i4 %select_ln482_1, i4 %i_1" [src/QRD.cpp:482]   --->   Operation 41 'store' 'store_ln482' <Predicate = (!icmp_ln482)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln483 = store i4 %add_ln483, i4 %j" [src/QRD.cpp:483]   --->   Operation 42 'store' 'store_ln483' <Predicate = (!icmp_ln482)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln482)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.81>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_482_2_VITIS_LOOP_483_3_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln482" [src/QRD.cpp:482]   --->   Operation 47 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/QRD.cpp:448]   --->   Operation 48 'specloopname' 'specloopname_ln448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%LD = load i6 %H_rvd_addr" [src/QRD.cpp:484]   --->   Operation 49 'load' 'LD' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %LD"   --->   Operation 50 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 51 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 52 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 53 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 54 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 55 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 56 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_3"   --->   Operation 57 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.10ns)   --->   "%man_V_5 = sub i54 0, i54 %zext_ln578"   --->   Operation 58 'sub' 'man_V_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.40ns)   --->   "%man_V_6 = select i1 %p_Result_s, i54 %man_V_5, i54 %zext_ln578"   --->   Operation 59 'select' 'man_V_6' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 60 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 61 'sub' 'F2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 62 'icmp' 'icmp_ln590' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %F2, i12 4088"   --->   Operation 63 'add' 'add_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 8, i12 %F2"   --->   Operation 64 'sub' 'sub_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 65 'select' 'sh_amt' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 66 'sext' 'sext_ln590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 8"   --->   Operation 67 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_6"   --->   Operation 68 'trunc' 'trunc_ln592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 69 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 70 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.84ns)   --->   "%icmp_ln612 = icmp_eq  i8 %tmp, i8 0"   --->   Operation 71 'icmp' 'icmp_ln612' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%zext_ln595 = zext i32 %sext_ln590"   --->   Operation 72 'zext' 'zext_ln595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%ashr_ln595 = ashr i54 %man_V_6, i54 %zext_ln595"   --->   Operation 73 'ashr' 'ashr_ln595' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 74 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 75 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%select_ln597 = select i1 %tmp_3, i16 65535, i16 0"   --->   Operation 76 'select' 'select_ln597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%sext_ln590cast = trunc i32 %sext_ln590"   --->   Operation 77 'trunc' 'sext_ln590cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%shl_ln613 = shl i16 %trunc_ln592, i16 %sext_ln590cast"   --->   Operation 78 'shl' 'shl_ln613' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 79 'xor' 'xor_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 80 'and' 'and_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%select_ln591 = select i1 %and_ln591, i16 %trunc_ln592, i16 0"   --->   Operation 81 'select' 'select_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.28ns)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 82 'or' 'or_ln591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 83 'xor' 'xor_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591"   --->   Operation 84 'and' 'and_ln590' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln594 = xor i1 %icmp_ln594, i1 1"   --->   Operation 85 'xor' 'xor_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln594 = and i1 %and_ln590, i1 %xor_ln594"   --->   Operation 86 'and' 'and_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln594 = select i1 %and_ln594, i16 %select_ln597, i16 %select_ln591"   --->   Operation 87 'select' 'select_ln594' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%and_ln594_1 = and i1 %and_ln590, i1 %icmp_ln594"   --->   Operation 88 'and' 'and_ln594_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_1 = select i1 %and_ln594_1, i16 %trunc_ln595, i16 %select_ln594"   --->   Operation 89 'select' 'select_ln594_1' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln612)   --->   "%or_ln590 = or i1 %or_ln591, i1 %icmp_ln590"   --->   Operation 90 'or' 'or_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln612)   --->   "%xor_ln590 = xor i1 %or_ln590, i1 1"   --->   Operation 91 'xor' 'xor_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590"   --->   Operation 92 'and' 'and_ln612' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%select_ln612 = select i1 %and_ln612, i16 %shl_ln613, i16 %select_ln594_1"   --->   Operation 93 'select' 'select_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580 = select i1 %icmp_ln580, i16 0, i16 %select_ln612"   --->   Operation 94 'select' 'select_ln580' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%Y_6_addr = getelementptr i16 %Y_6, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 95 'getelementptr' 'Y_6_addr' <Predicate = (trunc_ln484 == 6)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_6_addr" [src/QRD.cpp:484]   --->   Operation 96 'store' 'store_ln484' <Predicate = (trunc_ln484 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 97 'br' 'br_ln484' <Predicate = (trunc_ln484 == 6)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%Y_5_addr = getelementptr i16 %Y_5, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 98 'getelementptr' 'Y_5_addr' <Predicate = (trunc_ln484 == 5)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_5_addr" [src/QRD.cpp:484]   --->   Operation 99 'store' 'store_ln484' <Predicate = (trunc_ln484 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 100 'br' 'br_ln484' <Predicate = (trunc_ln484 == 5)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%Y_4_addr = getelementptr i16 %Y_4, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 101 'getelementptr' 'Y_4_addr' <Predicate = (trunc_ln484 == 4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_4_addr" [src/QRD.cpp:484]   --->   Operation 102 'store' 'store_ln484' <Predicate = (trunc_ln484 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 103 'br' 'br_ln484' <Predicate = (trunc_ln484 == 4)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%Y_3_addr = getelementptr i16 %Y_3, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 104 'getelementptr' 'Y_3_addr' <Predicate = (trunc_ln484 == 3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_3_addr" [src/QRD.cpp:484]   --->   Operation 105 'store' 'store_ln484' <Predicate = (trunc_ln484 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 106 'br' 'br_ln484' <Predicate = (trunc_ln484 == 3)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%Y_2_addr = getelementptr i16 %Y_2, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 107 'getelementptr' 'Y_2_addr' <Predicate = (trunc_ln484 == 2)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_2_addr" [src/QRD.cpp:484]   --->   Operation 108 'store' 'store_ln484' <Predicate = (trunc_ln484 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 109 'br' 'br_ln484' <Predicate = (trunc_ln484 == 2)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%Y_1_addr = getelementptr i16 %Y_1, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 110 'getelementptr' 'Y_1_addr' <Predicate = (trunc_ln484 == 1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_1_addr" [src/QRD.cpp:484]   --->   Operation 111 'store' 'store_ln484' <Predicate = (trunc_ln484 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 112 'br' 'br_ln484' <Predicate = (trunc_ln484 == 1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%Y_0_addr = getelementptr i16 %Y_0, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 113 'getelementptr' 'Y_0_addr' <Predicate = (trunc_ln484 == 0)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_0_addr" [src/QRD.cpp:484]   --->   Operation 114 'store' 'store_ln484' <Predicate = (trunc_ln484 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 115 'br' 'br_ln484' <Predicate = (trunc_ln484 == 0)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%Y_7_addr = getelementptr i16 %Y_7, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 116 'getelementptr' 'Y_7_addr' <Predicate = (trunc_ln484 == 7)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_7_addr" [src/QRD.cpp:484]   --->   Operation 117 'store' 'store_ln484' <Predicate = (trunc_ln484 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 118 'br' 'br_ln484' <Predicate = (trunc_ln484 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Y_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ H_rvd]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Y_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Y_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Y_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Y_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Y_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Y_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Y_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 010]
i_1                 (alloca           ) [ 010]
indvar_flatten      (alloca           ) [ 010]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
indvar_flatten_load (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln482          (icmp             ) [ 010]
add_ln482_1         (add              ) [ 000]
br_ln482            (br               ) [ 000]
j_load              (load             ) [ 000]
i_1_load            (load             ) [ 000]
add_ln482           (add              ) [ 000]
icmp_ln483          (icmp             ) [ 000]
select_ln482        (select           ) [ 011]
select_ln482_1      (select           ) [ 000]
trunc_ln484         (trunc            ) [ 011]
tmp_cast            (bitconcatenate   ) [ 000]
zext_ln484          (zext             ) [ 000]
add_ln484           (add              ) [ 000]
zext_ln484_1        (zext             ) [ 000]
H_rvd_addr          (getelementptr    ) [ 011]
switch_ln484        (switch           ) [ 000]
add_ln483           (add              ) [ 000]
store_ln482         (store            ) [ 000]
store_ln482         (store            ) [ 000]
store_ln483         (store            ) [ 000]
br_ln0              (br               ) [ 000]
specloopname_ln0    (specloopname     ) [ 000]
empty               (speclooptripcount) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
j_cast              (zext             ) [ 000]
specloopname_ln448  (specloopname     ) [ 000]
LD                  (load             ) [ 000]
ireg                (bitcast          ) [ 000]
trunc_ln564         (trunc            ) [ 000]
p_Result_s          (bitselect        ) [ 000]
exp_tmp             (partselect       ) [ 000]
zext_ln501          (zext             ) [ 000]
trunc_ln574         (trunc            ) [ 000]
p_Result_3          (bitconcatenate   ) [ 000]
zext_ln578          (zext             ) [ 000]
man_V_5             (sub              ) [ 000]
man_V_6             (select           ) [ 000]
icmp_ln580          (icmp             ) [ 000]
F2                  (sub              ) [ 000]
icmp_ln590          (icmp             ) [ 000]
add_ln590           (add              ) [ 000]
sub_ln590           (sub              ) [ 000]
sh_amt              (select           ) [ 000]
sext_ln590          (sext             ) [ 000]
icmp_ln591          (icmp             ) [ 000]
trunc_ln592         (trunc            ) [ 000]
icmp_ln594          (icmp             ) [ 000]
tmp                 (partselect       ) [ 000]
icmp_ln612          (icmp             ) [ 000]
zext_ln595          (zext             ) [ 000]
ashr_ln595          (ashr             ) [ 000]
trunc_ln595         (trunc            ) [ 000]
tmp_3               (bitselect        ) [ 000]
select_ln597        (select           ) [ 000]
sext_ln590cast      (trunc            ) [ 000]
shl_ln613           (shl              ) [ 000]
xor_ln580           (xor              ) [ 000]
and_ln591           (and              ) [ 000]
select_ln591        (select           ) [ 000]
or_ln591            (or               ) [ 000]
xor_ln591           (xor              ) [ 000]
and_ln590           (and              ) [ 000]
xor_ln594           (xor              ) [ 000]
and_ln594           (and              ) [ 000]
select_ln594        (select           ) [ 000]
and_ln594_1         (and              ) [ 000]
select_ln594_1      (select           ) [ 000]
or_ln590            (or               ) [ 000]
xor_ln590           (xor              ) [ 000]
and_ln612           (and              ) [ 000]
select_ln612        (select           ) [ 000]
select_ln580        (select           ) [ 000]
Y_6_addr            (getelementptr    ) [ 000]
store_ln484         (store            ) [ 000]
br_ln484            (br               ) [ 000]
Y_5_addr            (getelementptr    ) [ 000]
store_ln484         (store            ) [ 000]
br_ln484            (br               ) [ 000]
Y_4_addr            (getelementptr    ) [ 000]
store_ln484         (store            ) [ 000]
br_ln484            (br               ) [ 000]
Y_3_addr            (getelementptr    ) [ 000]
store_ln484         (store            ) [ 000]
br_ln484            (br               ) [ 000]
Y_2_addr            (getelementptr    ) [ 000]
store_ln484         (store            ) [ 000]
br_ln484            (br               ) [ 000]
Y_1_addr            (getelementptr    ) [ 000]
store_ln484         (store            ) [ 000]
br_ln484            (br               ) [ 000]
Y_0_addr            (getelementptr    ) [ 000]
store_ln484         (store            ) [ 000]
br_ln484            (br               ) [ 000]
Y_7_addr            (getelementptr    ) [ 000]
store_ln484         (store            ) [ 000]
br_ln484            (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Y_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="H_rvd">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_rvd"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Y_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Y_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Y_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Y_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Y_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Y_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_482_2_VITIS_LOOP_483_3_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="j_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="H_rvd_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LD/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="Y_6_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_6_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln484_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln484/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Y_5_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_5_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln484_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln484/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="Y_4_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_4_addr/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln484_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln484/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="Y_3_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_3_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln484_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln484/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="Y_2_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_2_addr/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln484_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln484/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="Y_1_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_1_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln484_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln484/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="Y_0_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_0_addr/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln484_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln484/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="Y_7_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_7_addr/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln484_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln484/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="7" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln482_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln482/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln482_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln482_1/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="j_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_1_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln482_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln482/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln483_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln483/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln482_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln482_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln484_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln484/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln484_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln484/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln484_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln484/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln484_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln484_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln483_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln483/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln482_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="7" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln482/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln482_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln482/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln483_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln483/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="j_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="ireg_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln564_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln564/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Result_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="0" index="2" bw="7" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="exp_tmp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="0" index="2" bw="7" slack="0"/>
<pin id="384" dir="0" index="3" bw="7" slack="0"/>
<pin id="385" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln501_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln501/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln574_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln574/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Result_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="53" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="52" slack="0"/>
<pin id="402" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln578_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="53" slack="0"/>
<pin id="408" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln578/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="man_V_5_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="53" slack="0"/>
<pin id="413" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_5/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="man_V_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="54" slack="0"/>
<pin id="419" dir="0" index="2" bw="54" slack="0"/>
<pin id="420" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_6/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln580_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="63" slack="0"/>
<pin id="426" dir="0" index="1" bw="63" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln580/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="F2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="0" index="1" bw="11" slack="0"/>
<pin id="433" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln590_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="0"/>
<pin id="438" dir="0" index="1" bw="12" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln590/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln590_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln590/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sub_ln590_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="0"/>
<pin id="451" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln590/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sh_amt_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="12" slack="0"/>
<pin id="457" dir="0" index="2" bw="12" slack="0"/>
<pin id="458" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln590_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln590/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln591_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="0" index="1" bw="12" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln591/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln592_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="54" slack="0"/>
<pin id="474" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln592/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln594_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="0" index="1" bw="12" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln594/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="12" slack="0"/>
<pin id="485" dir="0" index="2" bw="4" slack="0"/>
<pin id="486" dir="0" index="3" bw="5" slack="0"/>
<pin id="487" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln612_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln612/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln595_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="0"/>
<pin id="500" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln595/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="ashr_ln595_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="54" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln595/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln595_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="54" slack="0"/>
<pin id="510" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln595/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="0" index="2" bw="7" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln597_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="16" slack="0"/>
<pin id="523" dir="0" index="2" bw="16" slack="0"/>
<pin id="524" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln597/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sext_ln590cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="0"/>
<pin id="530" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln590cast/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="shl_ln613_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="0"/>
<pin id="534" dir="0" index="1" bw="16" slack="0"/>
<pin id="535" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln613/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="xor_ln580_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln580/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="and_ln591_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln591/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln591_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="0"/>
<pin id="553" dir="0" index="2" bw="16" slack="0"/>
<pin id="554" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln591/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln591_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln591/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln591_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln591/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="and_ln590_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln590/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xor_ln594_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln594/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="and_ln594_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln594/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="select_ln594_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="0" index="2" bw="16" slack="0"/>
<pin id="592" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln594/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="and_ln594_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln594_1/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln594_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="16" slack="0"/>
<pin id="605" dir="0" index="2" bw="16" slack="0"/>
<pin id="606" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln594_1/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_ln590_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="xor_ln590_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln590/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="and_ln612_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln612/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln612_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="16" slack="0"/>
<pin id="631" dir="0" index="2" bw="16" slack="0"/>
<pin id="632" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln612/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln580_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="16" slack="0"/>
<pin id="639" dir="0" index="2" bw="16" slack="0"/>
<pin id="640" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580/2 "/>
</bind>
</comp>

<comp id="652" class="1005" name="j_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="0"/>
<pin id="654" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="659" class="1005" name="i_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="indvar_flatten_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="7" slack="0"/>
<pin id="668" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="676" class="1005" name="select_ln482_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="1"/>
<pin id="678" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln482 "/>
</bind>
</comp>

<comp id="681" class="1005" name="trunc_ln484_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="3" slack="1"/>
<pin id="683" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln484 "/>
</bind>
</comp>

<comp id="685" class="1005" name="H_rvd_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="6" slack="1"/>
<pin id="687" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="50" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="271" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="271" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="283" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="277" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="274" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="289" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="309" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="336"><net_src comp="289" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="265" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="297" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="332" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="367"><net_src comp="131" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="74" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="364" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="76" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="386"><net_src comp="78" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="364" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="80" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="82" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="393"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="364" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="84" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="86" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="88" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="372" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="406" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="368" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="90" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="92" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="390" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="94" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="430" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="96" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="94" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="430" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="436" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="442" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="448" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="430" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="94" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="416" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="454" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="98" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="100" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="454" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="102" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="104" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="496"><net_src comp="482" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="106" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="462" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="416" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="74" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="364" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="76" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="512" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="108" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="110" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="462" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="472" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="424" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="86" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="466" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="472" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="110" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="424" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="466" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="86" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="436" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="476" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="86" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="570" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="520" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="550" pin="3"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="570" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="476" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="508" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="588" pin="3"/><net_sink comp="602" pin=2"/></net>

<net id="614"><net_src comp="558" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="436" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="86" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="492" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="532" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="602" pin="3"/><net_sink comp="628" pin=2"/></net>

<net id="641"><net_src comp="424" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="110" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="628" pin="3"/><net_sink comp="636" pin=2"/></net>

<net id="644"><net_src comp="636" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="645"><net_src comp="636" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="646"><net_src comp="636" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="647"><net_src comp="636" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="648"><net_src comp="636" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="649"><net_src comp="636" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="650"><net_src comp="636" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="651"><net_src comp="636" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="655"><net_src comp="112" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="662"><net_src comp="116" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="669"><net_src comp="120" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="679"><net_src comp="289" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="684"><net_src comp="305" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="124" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y_0 | {2 }
	Port: Y_1 | {2 }
	Port: Y_2 | {2 }
	Port: Y_3 | {2 }
	Port: Y_4 | {2 }
	Port: Y_5 | {2 }
	Port: Y_6 | {2 }
	Port: Y_7 | {2 }
 - Input state : 
	Port: TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 : Y_0 | {}
	Port: TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 : H_rvd | {1 2 }
	Port: TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 : Y_1 | {}
	Port: TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 : Y_2 | {}
	Port: TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 : Y_3 | {}
	Port: TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 : Y_4 | {}
	Port: TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 : Y_5 | {}
	Port: TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 : Y_6 | {}
	Port: TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 : Y_7 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln482 : 2
		add_ln482_1 : 2
		br_ln482 : 3
		j_load : 1
		i_1_load : 1
		add_ln482 : 2
		icmp_ln483 : 2
		select_ln482 : 3
		select_ln482_1 : 3
		trunc_ln484 : 4
		tmp_cast : 5
		zext_ln484 : 4
		add_ln484 : 6
		zext_ln484_1 : 7
		H_rvd_addr : 8
		LD : 9
		switch_ln484 : 5
		add_ln483 : 4
		store_ln482 : 3
		store_ln482 : 4
		store_ln483 : 5
	State 2
		ireg : 1
		trunc_ln564 : 2
		p_Result_s : 2
		exp_tmp : 2
		zext_ln501 : 3
		trunc_ln574 : 2
		p_Result_3 : 3
		zext_ln578 : 4
		man_V_5 : 5
		man_V_6 : 6
		icmp_ln580 : 3
		F2 : 4
		icmp_ln590 : 5
		add_ln590 : 5
		sub_ln590 : 5
		sh_amt : 6
		sext_ln590 : 7
		icmp_ln591 : 5
		trunc_ln592 : 7
		icmp_ln594 : 7
		tmp : 7
		icmp_ln612 : 8
		zext_ln595 : 8
		ashr_ln595 : 9
		trunc_ln595 : 10
		tmp_3 : 2
		select_ln597 : 3
		sext_ln590cast : 8
		shl_ln613 : 9
		xor_ln580 : 4
		and_ln591 : 6
		select_ln591 : 8
		or_ln591 : 6
		xor_ln591 : 6
		and_ln590 : 6
		xor_ln594 : 8
		and_ln594 : 6
		select_ln594 : 6
		and_ln594_1 : 6
		select_ln594_1 : 7
		or_ln590 : 6
		xor_ln590 : 6
		and_ln612 : 6
		select_ln612 : 8
		select_ln580 : 9
		Y_6_addr : 1
		store_ln484 : 10
		Y_5_addr : 1
		store_ln484 : 10
		Y_4_addr : 1
		store_ln484 : 10
		Y_3_addr : 1
		store_ln484 : 10
		Y_2_addr : 1
		store_ln484 : 10
		Y_1_addr : 1
		store_ln484 : 10
		Y_0_addr : 1
		store_ln484 : 10
		Y_7_addr : 1
		store_ln484 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |  select_ln482_fu_289  |    0    |    4    |
|          | select_ln482_1_fu_297 |    0    |    4    |
|          |     man_V_6_fu_416    |    0    |    52   |
|          |     sh_amt_fu_454     |    0    |    11   |
|  select  |  select_ln597_fu_520  |    0    |    16   |
|          |  select_ln591_fu_550  |    0    |    16   |
|          |  select_ln594_fu_588  |    0    |    16   |
|          | select_ln594_1_fu_602 |    0    |    16   |
|          |  select_ln612_fu_628  |    0    |    16   |
|          |  select_ln580_fu_636  |    0    |    16   |
|----------|-----------------------|---------|---------|
|   ashr   |   ashr_ln595_fu_502   |    0    |   159   |
|----------|-----------------------|---------|---------|
|          |     man_V_5_fu_410    |    0    |    60   |
|    sub   |       F2_fu_430       |    0    |    19   |
|          |    sub_ln590_fu_448   |    0    |    19   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln482_fu_259   |    0    |    10   |
|          |   icmp_ln483_fu_283   |    0    |    9    |
|          |   icmp_ln580_fu_424   |    0    |    28   |
|   icmp   |   icmp_ln590_fu_436   |    0    |    12   |
|          |   icmp_ln591_fu_466   |    0    |    12   |
|          |   icmp_ln594_fu_476   |    0    |    12   |
|          |   icmp_ln612_fu_492   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |   add_ln482_1_fu_265  |    0    |    14   |
|          |    add_ln482_fu_277   |    0    |    12   |
|    add   |    add_ln484_fu_321   |    0    |    13   |
|          |    add_ln483_fu_332   |    0    |    12   |
|          |    add_ln590_fu_442   |    0    |    19   |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln613_fu_532   |    0    |    35   |
|----------|-----------------------|---------|---------|
|          |    and_ln591_fu_544   |    0    |    2    |
|          |    and_ln590_fu_570   |    0    |    2    |
|    and   |    and_ln594_fu_582   |    0    |    2    |
|          |   and_ln594_1_fu_596  |    0    |    2    |
|          |    and_ln612_fu_622   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    xor_ln580_fu_538   |    0    |    2    |
|    xor   |    xor_ln591_fu_564   |    0    |    2    |
|          |    xor_ln594_fu_576   |    0    |    2    |
|          |    xor_ln590_fu_616   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |    or_ln591_fu_558    |    0    |    2    |
|          |    or_ln590_fu_610    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln484_fu_305  |    0    |    0    |
|          |   trunc_ln564_fu_368  |    0    |    0    |
|   trunc  |   trunc_ln574_fu_394  |    0    |    0    |
|          |   trunc_ln592_fu_472  |    0    |    0    |
|          |   trunc_ln595_fu_508  |    0    |    0    |
|          | sext_ln590cast_fu_528 |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|    tmp_cast_fu_309    |    0    |    0    |
|          |   p_Result_3_fu_398   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln484_fu_317   |    0    |    0    |
|          |  zext_ln484_1_fu_327  |    0    |    0    |
|   zext   |     j_cast_fu_353     |    0    |    0    |
|          |   zext_ln501_fu_390   |    0    |    0    |
|          |   zext_ln578_fu_406   |    0    |    0    |
|          |   zext_ln595_fu_498   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|   p_Result_s_fu_372   |    0    |    0    |
|          |      tmp_3_fu_512     |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     exp_tmp_fu_380    |    0    |    0    |
|          |       tmp_fu_482      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln590_fu_462   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   645   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  H_rvd_addr_reg_685  |    6   |
|      i_1_reg_659     |    4   |
|indvar_flatten_reg_666|    7   |
|       j_reg_652      |    4   |
| select_ln482_reg_676 |    4   |
|  trunc_ln484_reg_681 |    3   |
+----------------------+--------+
|         Total        |   28   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   645  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   28   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   28   |   654  |
+-----------+--------+--------+--------+
