m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA/18.1/Lab3/Lab3/dec_bfm/dec_bfm
vdec
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1641555345
!i10b 1
!s100 7DM_AcT4W_gPE33BI0?>@1
Idin9Kk7I:z]YG1kf:VhJR0
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 dec_sv_unit
S1
R0
Z3 w1641542152
8dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv
Fdec_test/testbench/dec_test_tb/simulation/submodules/dec.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1641555345.000000
!s107 dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv|
!s90 -reportprogress|300|-sv|dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv|-L|altera_common_sv_packages|-work|sem|
!i113 1
o-sv -L altera_common_sv_packages -work sem
Z6 tCvgOpt 0
vperiodram
R1
!i10b 1
!s100 b4fGngaz>NHCZ<lik;m1;0
Ia?[bEVSNQkICk5zJd]3e00
R2
R0
R3
8dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v
Fdec_test/testbench/dec_test_tb/simulation/submodules/periodram.v
L0 40
R4
r1
!s85 0
31
R5
!s107 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v|
!s90 -reportprogress|300|dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v|-work|sem|
!i113 1
o-work sem
R6
