# TCL File Generated by Component Editor 22.3
# Thu Mar 30 10:49:44 MYT 2023
# DO NOT MODIFY


# 
# conduit_split "conduit_split" v1.0
#  2023.03.30.10:49:44
# 
# 

# 
# request TCL package from ACDS 22.3
# 
package require -exact qsys 22.3


# 
# module conduit_split
# 
set_module_property DESCRIPTION ""
set_module_property NAME conduit_split
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property ICON_PATH ./
set_module_property DISPLAY_NAME conduit_split
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL conduit_split
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file conduit_split.sv SYSTEM_VERILOG PATH conduit_split.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL conduit_split
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file conduit_split.sv SYSTEM_VERILOG PATH conduit_split.sv


# 
# parameters
# 
add_parameter SIGNAL_WIDTH INTEGER 1
set_parameter_property SIGNAL_WIDTH DEFAULT_VALUE 1
set_parameter_property SIGNAL_WIDTH DISPLAY_NAME SIGNAL_WIDTH
set_parameter_property SIGNAL_WIDTH UNITS None
set_parameter_property SIGNAL_WIDTH AFFECTS_GENERATION false
set_parameter_property SIGNAL_WIDTH HDL_PARAMETER true
set_parameter_property SIGNAL_WIDTH EXPORT true


# 
# display items
# 


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock ""
set_interface_property conduit_end associatedReset ""
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""
set_interface_property conduit_end IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end SV_INTERFACE_TYPE ""
set_interface_property conduit_end SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end conduit_in lock Input "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_in VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_1
# 
add_interface conduit_end_1 conduit end
set_interface_property conduit_end_1 associatedClock ""
set_interface_property conduit_end_1 associatedReset ""
set_interface_property conduit_end_1 ENABLED true
set_interface_property conduit_end_1 EXPORT_OF ""
set_interface_property conduit_end_1 PORT_NAME_MAP ""
set_interface_property conduit_end_1 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_1 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_1 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_1 conduit_out_1 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_1 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_2
# 
add_interface conduit_end_2 conduit end
set_interface_property conduit_end_2 associatedClock ""
set_interface_property conduit_end_2 associatedReset ""
set_interface_property conduit_end_2 ENABLED true
set_interface_property conduit_end_2 EXPORT_OF ""
set_interface_property conduit_end_2 PORT_NAME_MAP ""
set_interface_property conduit_end_2 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_2 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_2 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_2 conduit_out_2 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_2 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_3
# 
add_interface conduit_end_3 conduit end
set_interface_property conduit_end_3 associatedClock ""
set_interface_property conduit_end_3 associatedReset ""
set_interface_property conduit_end_3 ENABLED true
set_interface_property conduit_end_3 EXPORT_OF ""
set_interface_property conduit_end_3 PORT_NAME_MAP ""
set_interface_property conduit_end_3 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_3 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_3 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_3 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_3 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_3 conduit_out_3 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_3 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_4
# 
add_interface conduit_end_4 conduit end
set_interface_property conduit_end_4 associatedClock ""
set_interface_property conduit_end_4 associatedReset ""
set_interface_property conduit_end_4 ENABLED true
set_interface_property conduit_end_4 EXPORT_OF ""
set_interface_property conduit_end_4 PORT_NAME_MAP ""
set_interface_property conduit_end_4 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_4 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_4 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_4 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_4 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_4 conduit_out_4 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_4 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_5
# 
add_interface conduit_end_5 conduit end
set_interface_property conduit_end_5 associatedClock ""
set_interface_property conduit_end_5 associatedReset ""
set_interface_property conduit_end_5 ENABLED true
set_interface_property conduit_end_5 EXPORT_OF ""
set_interface_property conduit_end_5 PORT_NAME_MAP ""
set_interface_property conduit_end_5 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_5 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_5 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_5 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_5 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_5 conduit_out_5 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_5 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_6
# 
add_interface conduit_end_6 conduit end
set_interface_property conduit_end_6 associatedClock ""
set_interface_property conduit_end_6 associatedReset ""
set_interface_property conduit_end_6 ENABLED true
set_interface_property conduit_end_6 EXPORT_OF ""
set_interface_property conduit_end_6 PORT_NAME_MAP ""
set_interface_property conduit_end_6 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_6 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_6 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_6 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_6 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_6 conduit_out_6 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_6 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_7
# 
add_interface conduit_end_7 conduit end
set_interface_property conduit_end_7 associatedClock ""
set_interface_property conduit_end_7 associatedReset ""
set_interface_property conduit_end_7 ENABLED true
set_interface_property conduit_end_7 EXPORT_OF ""
set_interface_property conduit_end_7 PORT_NAME_MAP ""
set_interface_property conduit_end_7 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_7 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_7 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_7 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_7 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_7 conduit_out_7 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_7 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_8
# 
add_interface conduit_end_8 conduit end
set_interface_property conduit_end_8 associatedClock ""
set_interface_property conduit_end_8 associatedReset ""
set_interface_property conduit_end_8 ENABLED true
set_interface_property conduit_end_8 EXPORT_OF ""
set_interface_property conduit_end_8 PORT_NAME_MAP ""
set_interface_property conduit_end_8 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_8 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_8 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_8 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_8 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_8 conduit_out_8 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_8 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_9
# 
add_interface conduit_end_9 conduit end
set_interface_property conduit_end_9 associatedClock ""
set_interface_property conduit_end_9 associatedReset ""
set_interface_property conduit_end_9 ENABLED true
set_interface_property conduit_end_9 EXPORT_OF ""
set_interface_property conduit_end_9 PORT_NAME_MAP ""
set_interface_property conduit_end_9 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_9 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_9 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_9 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_9 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_9 conduit_out_9 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_9 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_10
# 
add_interface conduit_end_10 conduit end
set_interface_property conduit_end_10 associatedClock ""
set_interface_property conduit_end_10 associatedReset ""
set_interface_property conduit_end_10 ENABLED true
set_interface_property conduit_end_10 EXPORT_OF ""
set_interface_property conduit_end_10 PORT_NAME_MAP ""
set_interface_property conduit_end_10 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_10 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_10 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_10 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_10 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_10 conduit_out_10 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_10 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_11
# 
add_interface conduit_end_11 conduit end
set_interface_property conduit_end_11 associatedClock ""
set_interface_property conduit_end_11 associatedReset ""
set_interface_property conduit_end_11 ENABLED true
set_interface_property conduit_end_11 EXPORT_OF ""
set_interface_property conduit_end_11 PORT_NAME_MAP ""
set_interface_property conduit_end_11 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_11 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_11 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_11 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_11 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_11 conduit_out_11 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_11 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_12
# 
add_interface conduit_end_12 conduit end
set_interface_property conduit_end_12 associatedClock ""
set_interface_property conduit_end_12 associatedReset ""
set_interface_property conduit_end_12 ENABLED true
set_interface_property conduit_end_12 EXPORT_OF ""
set_interface_property conduit_end_12 PORT_NAME_MAP ""
set_interface_property conduit_end_12 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_12 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_12 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_12 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_12 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_12 conduit_out_12 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_12 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_13
# 
add_interface conduit_end_13 conduit end
set_interface_property conduit_end_13 associatedClock ""
set_interface_property conduit_end_13 associatedReset ""
set_interface_property conduit_end_13 ENABLED true
set_interface_property conduit_end_13 EXPORT_OF ""
set_interface_property conduit_end_13 PORT_NAME_MAP ""
set_interface_property conduit_end_13 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_13 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_13 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_13 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_13 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_13 conduit_out_13 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_13 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_14
# 
add_interface conduit_end_14 conduit end
set_interface_property conduit_end_14 associatedClock ""
set_interface_property conduit_end_14 associatedReset ""
set_interface_property conduit_end_14 ENABLED true
set_interface_property conduit_end_14 EXPORT_OF ""
set_interface_property conduit_end_14 PORT_NAME_MAP ""
set_interface_property conduit_end_14 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_14 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_14 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_14 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_14 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_14 conduit_out_14 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_14 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_15
# 
add_interface conduit_end_15 conduit end
set_interface_property conduit_end_15 associatedClock ""
set_interface_property conduit_end_15 associatedReset ""
set_interface_property conduit_end_15 ENABLED true
set_interface_property conduit_end_15 EXPORT_OF ""
set_interface_property conduit_end_15 PORT_NAME_MAP ""
set_interface_property conduit_end_15 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_15 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_15 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_15 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_15 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_15 conduit_out_15 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_15 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_16
# 
add_interface conduit_end_16 conduit end
set_interface_property conduit_end_16 associatedClock ""
set_interface_property conduit_end_16 associatedReset ""
set_interface_property conduit_end_16 ENABLED true
set_interface_property conduit_end_16 EXPORT_OF ""
set_interface_property conduit_end_16 PORT_NAME_MAP ""
set_interface_property conduit_end_16 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_16 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_16 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_16 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_16 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_16 conduit_out_16 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_16 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_17
# 
add_interface conduit_end_17 conduit end
set_interface_property conduit_end_17 associatedClock ""
set_interface_property conduit_end_17 associatedReset ""
set_interface_property conduit_end_17 ENABLED true
set_interface_property conduit_end_17 EXPORT_OF ""
set_interface_property conduit_end_17 PORT_NAME_MAP ""
set_interface_property conduit_end_17 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_17 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_17 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_17 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_17 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_17 conduit_out_17 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_17 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_18
# 
add_interface conduit_end_18 conduit end
set_interface_property conduit_end_18 associatedClock ""
set_interface_property conduit_end_18 associatedReset ""
set_interface_property conduit_end_18 ENABLED true
set_interface_property conduit_end_18 EXPORT_OF ""
set_interface_property conduit_end_18 PORT_NAME_MAP ""
set_interface_property conduit_end_18 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_18 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_18 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_18 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_18 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_18 conduit_out_18 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_18 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_19
# 
add_interface conduit_end_19 conduit end
set_interface_property conduit_end_19 associatedClock ""
set_interface_property conduit_end_19 associatedReset ""
set_interface_property conduit_end_19 ENABLED true
set_interface_property conduit_end_19 EXPORT_OF ""
set_interface_property conduit_end_19 PORT_NAME_MAP ""
set_interface_property conduit_end_19 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_19 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_19 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_19 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_19 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_19 conduit_out_19 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_19 VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end_20
# 
add_interface conduit_end_20 conduit end
set_interface_property conduit_end_20 associatedClock ""
set_interface_property conduit_end_20 associatedReset ""
set_interface_property conduit_end_20 ENABLED true
set_interface_property conduit_end_20 EXPORT_OF ""
set_interface_property conduit_end_20 PORT_NAME_MAP ""
set_interface_property conduit_end_20 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_20 SVD_ADDRESS_GROUP ""
set_interface_property conduit_end_20 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property conduit_end_20 SV_INTERFACE_TYPE ""
set_interface_property conduit_end_20 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port conduit_end_20 conduit_out_20 lock Output "((SIGNAL_WIDTH - 1)) - (0) + 1"
set_port_property conduit_out_20 VHDL_TYPE STD_LOGIC_VECTOR

