===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.8588 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3177 ( 13.3%)    0.3177 ( 17.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2702 ( 11.3%)    0.2702 ( 14.5%)    Parse modules
    0.0441 (  1.8%)    0.0441 (  2.4%)    Verify circuit
    1.6321 ( 68.2%)    1.0979 ( 59.1%)  'firrtl.circuit' Pipeline
    0.1554 (  6.5%)    0.0797 (  4.3%)    'firrtl.module' Pipeline
    0.1415 (  5.9%)    0.0720 (  3.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0138 (  0.6%)    0.0076 (  0.4%)      LowerCHIRRTLPass
    0.0152 (  0.6%)    0.0152 (  0.8%)    InferWidths
    0.0819 (  3.4%)    0.0819 (  4.4%)    InferResets
    0.0059 (  0.2%)    0.0059 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0138 (  0.6%)    0.0138 (  0.7%)    WireDFT
    0.0142 (  0.6%)    0.0142 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1029 (  4.3%)    0.1029 (  5.5%)    LowerFIRRTLTypes
    0.9890 ( 41.3%)    0.5306 ( 28.5%)    'firrtl.module' Pipeline
    0.0974 (  4.1%)    0.0534 (  2.9%)      ExpandWhens
    0.0017 (  0.1%)    0.0009 (  0.0%)      RemoveInvalid
    0.8463 ( 35.4%)    0.4533 ( 24.4%)      Canonicalizer
    0.0435 (  1.8%)    0.0230 (  1.2%)      InferReadWrite
    0.0315 (  1.3%)    0.0315 (  1.7%)    Inliner
    0.0333 (  1.4%)    0.0333 (  1.8%)    IMConstProp
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0012 (  0.0%)    0.0012 (  0.1%)    BlackBoxReader
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1553 (  6.5%)    0.1553 (  8.4%)    'firrtl.module' Pipeline
    0.1553 (  6.5%)    0.1553 (  8.4%)      Canonicalizer
    0.0121 (  0.5%)    0.0121 (  0.7%)    RemoveUnusedPorts
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0114 (  0.5%)    0.0114 (  0.6%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1452 (  6.1%)    0.1452 (  7.8%)  LowerFIRRTLToHW
    0.0011 (  0.0%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1366 (  5.7%)    0.1366 (  7.3%)  'hw.module' Pipeline
    0.0307 (  1.3%)    0.0307 (  1.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0918 (  3.8%)    0.0918 (  4.9%)    Canonicalizer
    0.0141 (  0.6%)    0.0141 (  0.8%)    HWCleanup
    0.0224 (  0.9%)    0.0224 (  1.2%)  'hw.module' Pipeline
    0.0010 (  0.0%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0214 (  0.9%)    0.0214 (  1.2%)    PrettifyVerilog
    0.1315 (  5.5%)    0.1315 (  7.1%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    2.3930 (100.0%)    1.8588 (100.0%)  Total

{
  totalTime: 1.872,
  maxMemory: 71254016
}
