// license:BSD-3-Clause
// copyright-holders:hap

// uCOM-4 opcode handlers

#include "emu.h"
#include "ucom4.h"


// internal helpers

inline u8 ucom4_cpu_device::ram_r()
{
	u16 address = m_dph << 4 | m_dpl;
	return m_data->read_byte(address & m_datamask) & 0xf;
}

inline void ucom4_cpu_device::ram_w(u8 data)
{
	u16 address = m_dph << 4 | m_dpl;
	m_data->write_byte(address & m_datamask, data & 0xf);
}

void ucom4_cpu_device::pop_stack()
{
	m_pc = m_stack[0] & m_prgmask;
	for (int i = 0; i < m_stack_levels-1; i++)
		m_stack[i] = m_stack[i+1];
}

void ucom4_cpu_device::push_stack()
{
	for (int i = m_stack_levels-1; i >= 1; i--)
		m_stack[i] = m_stack[i-1];
	m_stack[0] = m_pc;
}



// basic instruction set

void ucom4_cpu_device::op_illegal()
{
	logerror("%s unknown opcode $%02X at $%03X\n", tag(), m_op, m_prev_pc);
}


// Load

void ucom4_cpu_device::op_li()
{
	// LI X: Load ACC with X
	// note: only execute the first one in a sequence of LI
	if ((m_prev_op & 0xf0) != (m_op & 0xf0))
		m_acc = m_op & 0x0f;
}

void ucom4_cpu_device::op_lm()
{
	// LM X: Load ACC with RAM, xor DPh with X
	m_acc = ram_r();
	m_dph ^= (m_op & 0x03);
}

void ucom4_cpu_device::op_ldi()
{
	// LDI X: Load DP with X
	m_dph = m_arg >> 4 & 0xf;
	m_dpl = m_arg & 0x0f;
}

void ucom4_cpu_device::op_ldz()
{
	// LDZ X: Load DPh with 0, Load DPl with X
	m_dph = 0;
	m_dpl = m_op & 0x0f;
}


// Store

void ucom4_cpu_device::op_s()
{
	// S: Store ACC into RAM
	ram_w(m_acc);
}


// Transfer

void ucom4_cpu_device::op_tal()
{
	// TAL: Transfer ACC to DPl
	m_dpl = m_acc;
}

void ucom4_cpu_device::op_tla()
{
	// TLA: Transfer DPl to ACC
	m_acc = m_dpl;
}


// Exchange

void ucom4_cpu_device::op_xm()
{
	// XM X: Exchange ACC with RAM, xor DPh with X
	u8 old_acc = m_acc;
	m_acc = ram_r();
	ram_w(old_acc);
	m_dph ^= (m_op & 0x03);
}

void ucom4_cpu_device::op_xmi()
{
	// XMI X: Exchange ACC with RAM, xor DPh with X, Increment DPl, skip next on carry
	op_xm();
	m_dpl = (m_dpl + 1) & 0xf;
	m_skip = (m_dpl == 0);
}

void ucom4_cpu_device::op_xmd()
{
	// XMD X: Exchange ACC with RAM, xor DPh with X, Decrement DPl, skip next on carry
	op_xm();
	m_dpl = (m_dpl - 1) & 0xf;
	m_skip = (m_dpl == 0xf);
}


// Arithmetic

void ucom4_cpu_device::op_ad()
{
	// AD: Add RAM to ACC, skip next on carry
	m_acc += ram_r();
	m_skip = ((m_acc & 0x10) != 0);
	m_acc &= 0xf;
}

void ucom4_cpu_device::op_adc()
{
	// ADC: Add RAM and carry to ACC, store Carry F/F
	m_acc += ram_r() + m_carry_f;
	m_carry_f = m_acc >> 4 & 1;
	m_acc &= 0xf;
}

void ucom4_cpu_device::op_ads()
{
	// ADS: Add RAM and carry to ACC, store Carry F/F, skip next on carry
	op_adc();
	m_skip = (m_carry_f != 0);
}

void ucom4_cpu_device::op_daa()
{
	// DAA: Add 6 to ACC to adjust decimal for BCD Addition
	m_acc = (m_acc + 6) & 0xf;
}

void ucom4_cpu_device::op_das()
{
	// DAS: Add 10 to ACC to adjust decimal for BCD Subtraction
	m_acc = (m_acc + 10) & 0xf;
}


// Logical

void ucom4_cpu_device::op_exl()
{
	// EXL: Xor ACC with RAM
	m_acc ^= ram_r();
}


// Accumulator

void ucom4_cpu_device::op_cma()
{
	// CMA: Complement ACC
	m_acc ^= 0xf;
}

void ucom4_cpu_device::op_cia()
{
	// CIA: Complement ACC, Increment ACC
	m_acc = ((m_acc ^ 0xf) + 1) & 0xf;
}


// Carry Flag

void ucom4_cpu_device::op_clc()
{
	// CLC: Reset Carry F/F
	m_carry_f = 0;
}

void ucom4_cpu_device::op_stc()
{
	// STC: Set Carry F/F
	m_carry_f = 1;
}

void ucom4_cpu_device::op_tc()
{
	// TC: skip next on Carry F/F
	m_skip = (m_carry_f != 0);
}


// Increment and Decrement

void ucom4_cpu_device::op_inc()
{
	// INC: Increment ACC, skip next on carry
	m_acc = (m_acc + 1) & 0xf;
	m_skip = (m_acc == 0);
}

void ucom4_cpu_device::op_dec()
{
	// DEC: Decrement ACC, skip next on carry
	m_acc = (m_acc - 1) & 0xf;
	m_skip = (m_acc == 0xf);
}

void ucom4_cpu_device::op_ind()
{
	// IND: Increment DPl, skip next on carry
	m_dpl = (m_dpl + 1) & 0xf;
	m_skip = (m_dpl == 0);
}

void ucom4_cpu_device::op_ded()
{
	// DED: Decrement DPl, skip next on carry
	m_dpl = (m_dpl - 1) & 0xf;
	m_skip = (m_dpl == 0xf);
}


// Bit Manipulation

void ucom4_cpu_device::op_rmb()
{
	// RMB B: Reset a single bit of RAM
	ram_w(ram_r() & ~m_bitmask);
}

void ucom4_cpu_device::op_smb()
{
	// SMB B: Set a single bit of RAM
	ram_w(ram_r() | m_bitmask);
}

void ucom4_cpu_device::op_reb()
{
	// REB B: Reset a single bit of output port E
	m_icount--;
	output_w(NEC_UCOM4_PORTE, m_port_out[NEC_UCOM4_PORTE] & ~m_bitmask);
}

void ucom4_cpu_device::op_seb()
{
	// SEB B: Set a single bit of output port E
	m_icount--;
	output_w(NEC_UCOM4_PORTE, m_port_out[NEC_UCOM4_PORTE] | m_bitmask);
}

void ucom4_cpu_device::op_rpb()
{
	// RPB B: Reset a single bit of output port (DPl)
	output_w(m_dpl, m_port_out[m_dpl] & ~m_bitmask);
}

void ucom4_cpu_device::op_spb()
{
	// SPB B: Set a single bit of output port (DPl)
	output_w(m_dpl, m_port_out[m_dpl] | m_bitmask);
}


// Jump, Call and Return

void ucom4_cpu_device::op_jmpcal()
{
	// JMP A: Jump to Address / CAL A: Call Address
	if (m_op & 0x08)
		push_stack();
	m_pc = ((m_op & 0x07) << 8 | m_arg) & m_prgmask;
}

void ucom4_cpu_device::op_jcp()
{
	// JCP A: Jump to Address in current page
	m_pc = (m_pc & ~0x3f) | (m_op & 0x3f);
}

void ucom4_cpu_device::op_jpa()
{
	// JPA: Jump to (ACC) in current page
	m_icount--;
	m_pc = (m_pc & ~0x3f) | (m_acc << 2);
}

void ucom4_cpu_device::op_czp()
{
	// CZP A: Call Address (short)
	push_stack();
	m_pc = (m_op & 0x0f) << 2;
}

void ucom4_cpu_device::op_rt()
{
	// RT: Return from subroutine
	m_icount--;
	pop_stack();
}

void ucom4_cpu_device::op_rts()
{
	// RTS: Return from subroutine, skip next
	op_rt();
	m_skip = true;
}


// Skip

void ucom4_cpu_device::op_ci()
{
	// CI X: skip next on ACC equals X
	m_skip = (m_acc == (m_arg & 0x0f));

	if ((m_arg & 0xf0) != 0xc0)
		logerror("%s CI opcode unexpected upper arg $%02X at $%03X\n", tag(), m_arg & 0xf0, m_prev_pc);
}

void ucom4_cpu_device::op_cm()
{
	// CM: skip next on ACC equals RAM
	m_skip = (m_acc == ram_r());
}

void ucom4_cpu_device::op_cmb()
{
	// CMB B: skip next on bit(ACC) equals bit(RAM)
	m_skip = ((m_acc & m_bitmask) == (ram_r() & m_bitmask));
}

void ucom4_cpu_device::op_tab()
{
	// TAB B: skip next on bit(ACC)
	m_skip = ((m_acc & m_bitmask) != 0);
}

void ucom4_cpu_device::op_cli()
{
	// CLI X: skip next on DPl equals X
	m_skip = (m_dpl == (m_arg & 0x0f));

	if ((m_arg & 0xf0) != 0xe0)
		logerror("%s CLI opcode unexpected upper arg $%02X at $%03X\n", tag(), m_arg & 0xf0, m_prev_pc);
}

void ucom4_cpu_device::op_tmb()
{
	// TMB B: skip next on bit(RAM)
	m_skip = ((ram_r() & m_bitmask) != 0);
}

void ucom4_cpu_device::op_tpa()
{
	// TPA B: skip next on bit(input port A)
	m_skip = ((input_r(NEC_UCOM4_PORTA) & m_bitmask) != 0);
}

void ucom4_cpu_device::op_tpb()
{
	// TPB B: skip next on bit(input port (DPl))
	m_skip = ((input_r(m_dpl) & m_bitmask) != 0);
}


// Interrupt

void ucom4_cpu_device::op_tit()
{
	// TIT: skip next on Interrupt F/F, reset Interrupt F/F
	m_skip = (m_int_f != 0);
	m_int_f = 0;
}


// Parallel I/O

void ucom4_cpu_device::op_ia()
{
	// IA: Input port A to ACC
	m_icount--;
	m_acc = input_r(NEC_UCOM4_PORTA);
}

void ucom4_cpu_device::op_ip()
{
	// IP: Input port (DPl) to ACC
	m_acc = input_r(m_dpl);
}

void ucom4_cpu_device::op_oe()
{
	// OE: Output ACC to port E
	m_icount--;
	output_w(NEC_UCOM4_PORTE, m_acc);
}

void ucom4_cpu_device::op_op()
{
	// OP: Output ACC to port (DPl)
	output_w(m_dpl, m_acc);
}

void ucom4_cpu_device::op_ocd()
{
	// OCD X: Output X to ports C and D
	output_w(NEC_UCOM4_PORTD, m_arg >> 4);
	output_w(NEC_UCOM4_PORTC, m_arg & 0xf);
}


// CPU Control

void ucom4_cpu_device::op_nop()
{
	// NOP: No Operation
}



// uCOM-43 extended instructions

inline bool ucom4_cpu_device::check_op_43()
{
	// these opcodes are officially only supported on uCOM-43
	if (m_family != NEC_UCOM43)
		logerror("%s using uCOM-43 opcode $%02X at $%03X\n", tag(), m_op, m_prev_pc);

	return (m_family == NEC_UCOM43);
}

TIMER_CALLBACK_MEMBER( ucom4_cpu_device::simple_timer_cb )
{
	m_timer_f = 1;
}

// extra registers reside in RAM
enum
{
	UCOM43_X = 0,
	UCOM43_Y,
	UCOM43_R,
	UCOM43_S,
	UCOM43_W,
	UCOM43_Z,
	UCOM43_F
};

inline u8 ucom4_cpu_device::ucom43_reg_r(int index)
{
	return m_data->read_byte(m_datamask - index) & 0xf;
}

inline void ucom4_cpu_device::ucom43_reg_w(int index, u8 data)
{
	m_data->write_byte(m_datamask - index, data & 0xf);
}



// Transfer

void ucom4_cpu_device::op_taw()
{
	if (!check_op_43()) return;

	// TAW: Transfer ACC to W
	m_icount--;
	ucom43_reg_w(UCOM43_W, m_acc);
}

void ucom4_cpu_device::op_taz()
{
	if (!check_op_43()) return;

	// TAZ: Transfer ACC to Z
	m_icount--;
	ucom43_reg_w(UCOM43_Z, m_acc);
}

void ucom4_cpu_device::op_thx()
{
	if (!check_op_43()) return;

	// THX: Transfer DPh to X
	m_icount--;
	ucom43_reg_w(UCOM43_X, m_dph);
}

void ucom4_cpu_device::op_tly()
{
	if (!check_op_43()) return;

	// TLY: Transfer DPl to Y
	m_icount--;
	ucom43_reg_w(UCOM43_Y, m_dpl);
}


// Exchange

void ucom4_cpu_device::op_xaw()
{
	if (!check_op_43()) return;

	// XAW: Exchange ACC with W
	m_icount--;
	u8 old_acc = m_acc;
	m_acc = ucom43_reg_r(UCOM43_W);
	ucom43_reg_w(UCOM43_W, old_acc);
}

void ucom4_cpu_device::op_xaz()
{
	if (!check_op_43()) return;

	// XAZ: Exchange ACC with Z
	m_icount--;
	u8 old_acc = m_acc;
	m_acc = ucom43_reg_r(UCOM43_Z);
	ucom43_reg_w(UCOM43_Z, old_acc);
}

void ucom4_cpu_device::op_xhr()
{
	if (!check_op_43()) return;

	// XHR: Exchange DPh with R
	m_icount--;
	u8 old_dph = m_dph;
	m_dph = ucom43_reg_r(UCOM43_R);
	ucom43_reg_w(UCOM43_R, old_dph);
}

void ucom4_cpu_device::op_xhx()
{
	if (!check_op_43()) return;

	// XHX: Exchange DPh with X
	m_icount--;
	u8 old_dph = m_dph;
	m_dph = ucom43_reg_r(UCOM43_X);
	ucom43_reg_w(UCOM43_X, old_dph);
}

void ucom4_cpu_device::op_xls()
{
	if (!check_op_43()) return;

	// XLS: Exchange DPl with S
	m_icount--;
	u8 old_dpl = m_dpl;
	m_dpl = ucom43_reg_r(UCOM43_S);
	ucom43_reg_w(UCOM43_S, old_dpl);
}

void ucom4_cpu_device::op_xly()
{
	if (!check_op_43()) return;

	// XLY: Exchange DPl with Y
	m_icount--;
	u8 old_dpl = m_dpl;
	m_dpl = ucom43_reg_r(UCOM43_Y);
	ucom43_reg_w(UCOM43_Y, old_dpl);
}

void ucom4_cpu_device::op_xc()
{
	if (!check_op_43()) return;

	// XC: Exchange Carry F/F with Carry Save F/F
	u8 c = m_carry_f;
	m_carry_f = m_carry_s_f;
	m_carry_s_f = c;
}


// Flag

void ucom4_cpu_device::op_sfb()
{
	if (!check_op_43()) return;

	// SFB B: Set a single bit of FLAG
	m_icount--;
	ucom43_reg_w(UCOM43_F, ucom43_reg_r(UCOM43_F) | m_bitmask);
}

void ucom4_cpu_device::op_rfb()
{
	if (!check_op_43()) return;

	// RFB B: Reset a single bit of FLAG
	m_icount--;
	ucom43_reg_w(UCOM43_F, ucom43_reg_r(UCOM43_F) & ~m_bitmask);
}

void ucom4_cpu_device::op_fbt()
{
	if (!check_op_43()) return;

	// FBT B: skip next on bit(FLAG)
	m_icount--;
	m_skip = ((ucom43_reg_r(UCOM43_F) & m_bitmask) != 0);
}

void ucom4_cpu_device::op_fbf()
{
	if (!check_op_43()) return;

	// FBF B: skip next on not bit(FLAG)
	m_icount--;
	m_skip = ((ucom43_reg_r(UCOM43_F) & m_bitmask) == 0);
}


// Accumulator

void ucom4_cpu_device::op_rar()
{
	if (!check_op_43()) return;

	// RAR: Rotate ACC Right through Carry F/F
	u8 c = m_acc & 1;
	m_acc = m_acc >> 1 | m_carry_f << 3;
	m_carry_f = c;
}


// Increment and Decrement

void ucom4_cpu_device::op_inm()
{
	if (!check_op_43()) return;

	// INM: Increment RAM, skip next on carry
	u8 val = (ram_r() + 1) & 0xf;
	ram_w(val);
	m_skip = (val == 0);
}

void ucom4_cpu_device::op_dem()
{
	if (!check_op_43()) return;

	// DEM: Decrement RAM, skip next on carry
	u8 val = (ram_r() - 1) & 0xf;
	ram_w(val);
	m_skip = (val == 0xf);
}


// Timer

void ucom4_cpu_device::op_stm()
{
	if (!check_op_43()) return;

	// STM X: Reset Timer F/F, Start Timer with X
	m_timer_f = 0;

	// on the default clockrate of 400kHz, the minimum time interval is
	// 630usec and the maximum interval is 40320usec(630*64)
	attotime base = attotime::from_ticks(4 * 63, unscaled_clock());
	m_timer->adjust(base * ((m_arg & 0x3f) + 1));

	if ((m_arg & 0xc0) != 0x80)
		logerror("%s STM opcode unexpected upper arg $%02X at $%03X\n", tag(), m_arg & 0xc0, m_prev_pc);
}

void ucom4_cpu_device::op_ttm()
{
	if (!check_op_43()) return;

	// TTM: skip next on Timer F/F
	m_skip = (m_timer_f != 0);
}


// Interrupt

void ucom4_cpu_device::op_ei()
{
	if (!check_op_43()) return;

	// EI: Set Interrupt Enable F/F
	m_inte_f = 1;
}

void ucom4_cpu_device::op_di()
{
	if (!check_op_43()) return;

	// DI: Reset Interrupt Enable F/F
	m_inte_f = 0;
}
