
Pult.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014e6c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c2c  0801510c  0801510c  0001610c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015d38  08015d38  00016d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015d40  08015d40  00016d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08015d44  08015d44  00016d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000190  24000000  08015d48  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002e80  240001a0  08015ed8  000171a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  24003020  08015ed8  00018020  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00017190  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002daff  00000000  00000000  000171be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000620a  00000000  00000000  00044cbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ff0  00000000  00000000  0004aec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000018af  00000000  00000000  0004ceb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e8b3  00000000  00000000  0004e767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000314c3  00000000  00000000  0008d01a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017009a  00000000  00000000  000be4dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0022e577  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008c78  00000000  00000000  0022e5bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000036  00000000  00000000  00237234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080150f4 	.word	0x080150f4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	080150f4 	.word	0x080150f4

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <Dispenser_Init>:
#define MAX_RETRIES 3

// ИСПРАВЛЕНИЕ: Флаг команды T
static uint8_t t_command_sent = 0;

void Dispenser_Init(void) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
    memset(&g_dispenser, 0, sizeof(Dispenser_t));
 80006c0:	2228      	movs	r2, #40	@ 0x28
 80006c2:	2100      	movs	r1, #0
 80006c4:	480c      	ldr	r0, [pc, #48]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006c6:	f013 fff1 	bl	80146ac <memset>
    g_dispenser.status = DS_IDLE;
 80006ca:	4b0b      	ldr	r3, [pc, #44]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	701a      	strb	r2, [r3, #0]
    g_dispenser.state = STATE_IDLE;
 80006d0:	4b09      	ldr	r3, [pc, #36]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	f883 2020 	strb.w	r2, [r3, #32]
    g_dispenser.state_entry_tick = HAL_GetTick();
 80006d8:	f003 fc3a 	bl	8003f50 <HAL_GetTick>
 80006dc:	4603      	mov	r3, r0
 80006de:	4a06      	ldr	r2, [pc, #24]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006e0:	6253      	str	r3, [r2, #36]	@ 0x24
    
    t_command_sent = 0;
 80006e2:	4b06      	ldr	r3, [pc, #24]	@ (80006fc <Dispenser_Init+0x40>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
    
    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 80006e8:	2240      	movs	r2, #64	@ 0x40
 80006ea:	4905      	ldr	r1, [pc, #20]	@ (8000700 <Dispenser_Init+0x44>)
 80006ec:	4805      	ldr	r0, [pc, #20]	@ (8000704 <Dispenser_Init+0x48>)
 80006ee:	f00f fd76 	bl	80101de <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	240001c0 	.word	0x240001c0
 80006fc:	240002ac 	.word	0x240002ac
 8000700:	24000228 	.word	0x24000228
 8000704:	2400116c 	.word	0x2400116c

08000708 <ChangeState>:

static void ChangeState(DispenserState_t new_state) {
 8000708:	b5b0      	push	{r4, r5, r7, lr}
 800070a:	b08e      	sub	sp, #56	@ 0x38
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
    if (g_dispenser.state != new_state) {
 8000712:	4b17      	ldr	r3, [pc, #92]	@ (8000770 <ChangeState+0x68>)
 8000714:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000718:	79fa      	ldrb	r2, [r7, #7]
 800071a:	429a      	cmp	r2, r3
 800071c:	d024      	beq.n	8000768 <ChangeState+0x60>
        g_dispenser.state = new_state;
 800071e:	4a14      	ldr	r2, [pc, #80]	@ (8000770 <ChangeState+0x68>)
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	f882 3020 	strb.w	r3, [r2, #32]
        g_dispenser.state_entry_tick = HAL_GetTick();
 8000726:	f003 fc13 	bl	8003f50 <HAL_GetTick>
 800072a:	4603      	mov	r3, r0
 800072c:	4a10      	ldr	r2, [pc, #64]	@ (8000770 <ChangeState+0x68>)
 800072e:	6253      	str	r3, [r2, #36]	@ 0x24
        retry_count = 0;
 8000730:	4b10      	ldr	r3, [pc, #64]	@ (8000774 <ChangeState+0x6c>)
 8000732:	2200      	movs	r2, #0
 8000734:	701a      	strb	r2, [r3, #0]

        const char* state_names[] = {
 8000736:	4b10      	ldr	r3, [pc, #64]	@ (8000778 <ChangeState+0x70>)
 8000738:	f107 0408 	add.w	r4, r7, #8
 800073c:	461d      	mov	r5, r3
 800073e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000740:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000742:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000744:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000746:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800074a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            "IDLE", "SEND_STATUS", "WAIT_STATUS", "SEND_L", "WAIT_L",
            "SEND_R", "WAIT_R", "SEND_T", "WAIT_T", "SEND_N", "WAIT_N", "ERROR"
        };
        if (new_state < sizeof(state_names) / sizeof(state_names[0])) {
 800074e:	79fb      	ldrb	r3, [r7, #7]
 8000750:	2b0b      	cmp	r3, #11
 8000752:	d809      	bhi.n	8000768 <ChangeState+0x60>
            UsbLog_Printf("[STATE] -> %s\r\n", state_names[new_state]);
 8000754:	79fb      	ldrb	r3, [r7, #7]
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	3338      	adds	r3, #56	@ 0x38
 800075a:	443b      	add	r3, r7
 800075c:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000760:	4619      	mov	r1, r3
 8000762:	4806      	ldr	r0, [pc, #24]	@ (800077c <ChangeState+0x74>)
 8000764:	f001 f944 	bl	80019f0 <UsbLog_Printf>
        }
    }
}
 8000768:	bf00      	nop
 800076a:	3738      	adds	r7, #56	@ 0x38
 800076c:	46bd      	mov	sp, r7
 800076e:	bdb0      	pop	{r4, r5, r7, pc}
 8000770:	240001c0 	.word	0x240001c0
 8000774:	240002ab 	.word	0x240002ab
 8000778:	08015184 	.word	0x08015184
 800077c:	0801510c 	.word	0x0801510c

08000780 <SendFrame>:

static void SendFrame(char cmd, const char *data) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af02      	add	r7, sp, #8
 8000786:	4603      	mov	r3, r0
 8000788:	6039      	str	r1, [r7, #0]
 800078a:	71fb      	strb	r3, [r7, #7]
    uint16_t len = Gas_BuildFrame(tx_buf, 0x00, 0x01, cmd, data);
 800078c:	79fa      	ldrb	r2, [r7, #7]
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	9300      	str	r3, [sp, #0]
 8000792:	4613      	mov	r3, r2
 8000794:	2201      	movs	r2, #1
 8000796:	2100      	movs	r1, #0
 8000798:	4816      	ldr	r0, [pc, #88]	@ (80007f4 <SendFrame+0x74>)
 800079a:	f000 fe18 	bl	80013ce <Gas_BuildFrame>
 800079e:	4603      	mov	r3, r0
 80007a0:	81fb      	strh	r3, [r7, #14]
    
    // ИСПРАВЛЕНИЕ: Проверка результата передачи
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, tx_buf, len, 100);
 80007a2:	89fa      	ldrh	r2, [r7, #14]
 80007a4:	2364      	movs	r3, #100	@ 0x64
 80007a6:	4913      	ldr	r1, [pc, #76]	@ (80007f4 <SendFrame+0x74>)
 80007a8:	4813      	ldr	r0, [pc, #76]	@ (80007f8 <SendFrame+0x78>)
 80007aa:	f00d fe19 	bl	800e3e0 <HAL_UART_Transmit>
 80007ae:	4603      	mov	r3, r0
 80007b0:	737b      	strb	r3, [r7, #13]
    if (status != HAL_OK) {
 80007b2:	7b7b      	ldrb	r3, [r7, #13]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d005      	beq.n	80007c4 <SendFrame+0x44>
        UsbLog_Printf("TX ERROR: cmd=%c, status=%d\r\n", cmd, status);
 80007b8:	79fb      	ldrb	r3, [r7, #7]
 80007ba:	7b7a      	ldrb	r2, [r7, #13]
 80007bc:	4619      	mov	r1, r3
 80007be:	480f      	ldr	r0, [pc, #60]	@ (80007fc <SendFrame+0x7c>)
 80007c0:	f001 f916 	bl	80019f0 <UsbLog_Printf>
    }

    if (data && data[0] != '\0') {
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d00a      	beq.n	80007e0 <SendFrame+0x60>
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d006      	beq.n	80007e0 <SendFrame+0x60>
        UsbLog_Printf("TX: %c%s\r\n", cmd, data);
 80007d2:	79fb      	ldrb	r3, [r7, #7]
 80007d4:	683a      	ldr	r2, [r7, #0]
 80007d6:	4619      	mov	r1, r3
 80007d8:	4809      	ldr	r0, [pc, #36]	@ (8000800 <SendFrame+0x80>)
 80007da:	f001 f909 	bl	80019f0 <UsbLog_Printf>
 80007de:	e005      	b.n	80007ec <SendFrame+0x6c>
    } else {
        UsbLog_Printf("TX: %c\r\n", cmd);
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	4619      	mov	r1, r3
 80007e4:	4807      	ldr	r0, [pc, #28]	@ (8000804 <SendFrame+0x84>)
 80007e6:	f001 f903 	bl	80019f0 <UsbLog_Printf>
    }
}
 80007ea:	bf00      	nop
 80007ec:	bf00      	nop
 80007ee:	3710      	adds	r7, #16
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	240001e8 	.word	0x240001e8
 80007f8:	2400116c 	.word	0x2400116c
 80007fc:	080151b4 	.word	0x080151b4
 8000800:	080151d4 	.word	0x080151d4
 8000804:	080151e0 	.word	0x080151e0

08000808 <IsStateTimeout>:

static uint8_t IsStateTimeout(uint32_t timeout_ms) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8000810:	f003 fb9e 	bl	8003f50 <HAL_GetTick>
 8000814:	60f8      	str	r0, [r7, #12]
    return (now - g_dispenser.state_entry_tick) > timeout_ms;
 8000816:	4b07      	ldr	r3, [pc, #28]	@ (8000834 <IsStateTimeout+0x2c>)
 8000818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800081a:	68fa      	ldr	r2, [r7, #12]
 800081c:	1ad3      	subs	r3, r2, r3
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	429a      	cmp	r2, r3
 8000822:	bf34      	ite	cc
 8000824:	2301      	movcc	r3, #1
 8000826:	2300      	movcs	r3, #0
 8000828:	b2db      	uxtb	r3, r3
}
 800082a:	4618      	mov	r0, r3
 800082c:	3710      	adds	r7, #16
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	240001c0 	.word	0x240001c0

08000838 <ProcessStatusResponse>:

static uint8_t ProcessStatusResponse(const GasFrame_t *frame) {
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
    if (frame->data_len < 2) return 0;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	7e9b      	ldrb	r3, [r3, #26]
 8000844:	2b01      	cmp	r3, #1
 8000846:	d801      	bhi.n	800084c <ProcessStatusResponse+0x14>
 8000848:	2300      	movs	r3, #0
 800084a:	e096      	b.n	800097a <ProcessStatusResponse+0x142>
    
    char nozzle_char = frame->data[0];
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	78db      	ldrb	r3, [r3, #3]
 8000850:	73fb      	strb	r3, [r7, #15]
    char status_char = frame->data[1];
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	791b      	ldrb	r3, [r3, #4]
 8000856:	73bb      	strb	r3, [r7, #14]
    
    g_dispenser.nozzle = nozzle_char - '0';
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	3b30      	subs	r3, #48	@ 0x30
 800085c:	b2da      	uxtb	r2, r3
 800085e:	4b49      	ldr	r3, [pc, #292]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000860:	705a      	strb	r2, [r3, #1]
    g_dispenser.is_connected = 1;
 8000862:	4b48      	ldr	r3, [pc, #288]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000864:	2201      	movs	r2, #1
 8000866:	765a      	strb	r2, [r3, #25]
    g_dispenser.last_update_tick = HAL_GetTick();
 8000868:	f003 fb72 	bl	8003f50 <HAL_GetTick>
 800086c:	4603      	mov	r3, r0
 800086e:	4a45      	ldr	r2, [pc, #276]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000870:	61d3      	str	r3, [r2, #28]

    UsbLog_Printf("RX: S[nozzle=%c][status=%c] len=%d\r\n",
 8000872:	7bf9      	ldrb	r1, [r7, #15]
 8000874:	7bba      	ldrb	r2, [r7, #14]
        nozzle_char, status_char, frame->data_len);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	7e9b      	ldrb	r3, [r3, #26]
    UsbLog_Printf("RX: S[nozzle=%c][status=%c] len=%d\r\n",
 800087a:	4843      	ldr	r0, [pc, #268]	@ (8000988 <ProcessStatusResponse+0x150>)
 800087c:	f001 f8b8 	bl	80019f0 <UsbLog_Printf>

    if (nozzle_char == '9' && status_char == '0') {
 8000880:	7bfb      	ldrb	r3, [r7, #15]
 8000882:	2b39      	cmp	r3, #57	@ 0x39
 8000884:	d10a      	bne.n	800089c <ProcessStatusResponse+0x64>
 8000886:	7bbb      	ldrb	r3, [r7, #14]
 8000888:	2b30      	cmp	r3, #48	@ 0x30
 800088a:	d107      	bne.n	800089c <ProcessStatusResponse+0x64>
        g_dispenser.status = DS_END;
 800088c:	4b3d      	ldr	r3, [pc, #244]	@ (8000984 <ProcessStatusResponse+0x14c>)
 800088e:	2208      	movs	r2, #8
 8000890:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S90 - Transaction end, nozzle hung\r\n");
 8000892:	483e      	ldr	r0, [pc, #248]	@ (800098c <ProcessStatusResponse+0x154>)
 8000894:	f001 f8ac 	bl	80019f0 <UsbLog_Printf>
        return 1;
 8000898:	2301      	movs	r3, #1
 800089a:	e06e      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '1' && status_char == '0') {
 800089c:	7bfb      	ldrb	r3, [r7, #15]
 800089e:	2b31      	cmp	r3, #49	@ 0x31
 80008a0:	d107      	bne.n	80008b2 <ProcessStatusResponse+0x7a>
 80008a2:	7bbb      	ldrb	r3, [r7, #14]
 80008a4:	2b30      	cmp	r3, #48	@ 0x30
 80008a6:	d104      	bne.n	80008b2 <ProcessStatusResponse+0x7a>
        g_dispenser.status = DS_IDLE;
 80008a8:	4b36      	ldr	r3, [pc, #216]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	701a      	strb	r2, [r3, #0]
        return 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	e063      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '2' && status_char == '1') {
 80008b2:	7bfb      	ldrb	r3, [r7, #15]
 80008b4:	2b32      	cmp	r3, #50	@ 0x32
 80008b6:	d10a      	bne.n	80008ce <ProcessStatusResponse+0x96>
 80008b8:	7bbb      	ldrb	r3, [r7, #14]
 80008ba:	2b31      	cmp	r3, #49	@ 0x31
 80008bc:	d107      	bne.n	80008ce <ProcessStatusResponse+0x96>
        g_dispenser.status = DS_CALLING;
 80008be:	4b31      	ldr	r3, [pc, #196]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S21 - Nozzle lifted without authorization\r\n");
 80008c4:	4832      	ldr	r0, [pc, #200]	@ (8000990 <ProcessStatusResponse+0x158>)
 80008c6:	f001 f893 	bl	80019f0 <UsbLog_Printf>
        return 0;
 80008ca:	2300      	movs	r3, #0
 80008cc:	e055      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '3' && status_char == '1') {
 80008ce:	7bfb      	ldrb	r3, [r7, #15]
 80008d0:	2b33      	cmp	r3, #51	@ 0x33
 80008d2:	d11e      	bne.n	8000912 <ProcessStatusResponse+0xda>
 80008d4:	7bbb      	ldrb	r3, [r7, #14]
 80008d6:	2b31      	cmp	r3, #49	@ 0x31
 80008d8:	d11b      	bne.n	8000912 <ProcessStatusResponse+0xda>
        g_dispenser.status = DS_AUTHORIZED;
 80008da:	4b2a      	ldr	r3, [pc, #168]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008dc:	2202      	movs	r2, #2
 80008de:	701a      	strb	r2, [r3, #0]
        if (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0) {
 80008e0:	4b28      	ldr	r3, [pc, #160]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d103      	bne.n	80008f0 <ProcessStatusResponse+0xb8>
 80008e8:	4b26      	ldr	r3, [pc, #152]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d00b      	beq.n	8000908 <ProcessStatusResponse+0xd0>
            UsbLog_Printf("New transaction authorized - resetting previous data\r\n");
 80008f0:	4828      	ldr	r0, [pc, #160]	@ (8000994 <ProcessStatusResponse+0x15c>)
 80008f2:	f001 f87d 	bl	80019f0 <UsbLog_Printf>
            g_dispenser.volume_cl = 0;
 80008f6:	4b23      	ldr	r3, [pc, #140]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	605a      	str	r2, [r3, #4]
            g_dispenser.amount = 0;
 80008fc:	4b21      	ldr	r3, [pc, #132]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
            g_dispenser.transaction_id = 0;
 8000902:	4b20      	ldr	r3, [pc, #128]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000904:	2200      	movs	r2, #0
 8000906:	761a      	strb	r2, [r3, #24]
        }
        UsbLog_Printf("S31 - Transaction authorized\r\n");
 8000908:	4823      	ldr	r0, [pc, #140]	@ (8000998 <ProcessStatusResponse+0x160>)
 800090a:	f001 f871 	bl	80019f0 <UsbLog_Printf>
        return 0;
 800090e:	2300      	movs	r3, #0
 8000910:	e033      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '4' && status_char == '1') {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b34      	cmp	r3, #52	@ 0x34
 8000916:	d10a      	bne.n	800092e <ProcessStatusResponse+0xf6>
 8000918:	7bbb      	ldrb	r3, [r7, #14]
 800091a:	2b31      	cmp	r3, #49	@ 0x31
 800091c:	d107      	bne.n	800092e <ProcessStatusResponse+0xf6>
        g_dispenser.status = DS_STARTED;
 800091e:	4b19      	ldr	r3, [pc, #100]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000920:	2203      	movs	r2, #3
 8000922:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S41 - Transaction started\r\n");
 8000924:	481d      	ldr	r0, [pc, #116]	@ (800099c <ProcessStatusResponse+0x164>)
 8000926:	f001 f863 	bl	80019f0 <UsbLog_Printf>
        return 0;
 800092a:	2300      	movs	r3, #0
 800092c:	e025      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '6' && status_char == '1') {
 800092e:	7bfb      	ldrb	r3, [r7, #15]
 8000930:	2b36      	cmp	r3, #54	@ 0x36
 8000932:	d10a      	bne.n	800094a <ProcessStatusResponse+0x112>
 8000934:	7bbb      	ldrb	r3, [r7, #14]
 8000936:	2b31      	cmp	r3, #49	@ 0x31
 8000938:	d107      	bne.n	800094a <ProcessStatusResponse+0x112>
        g_dispenser.status = DS_FUELLING;
 800093a:	4b12      	ldr	r3, [pc, #72]	@ (8000984 <ProcessStatusResponse+0x14c>)
 800093c:	2205      	movs	r2, #5
 800093e:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S61 - Fuelling in progress\r\n");
 8000940:	4817      	ldr	r0, [pc, #92]	@ (80009a0 <ProcessStatusResponse+0x168>)
 8000942:	f001 f855 	bl	80019f0 <UsbLog_Printf>
        return 1;
 8000946:	2301      	movs	r3, #1
 8000948:	e017      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '8' && status_char == '1') {
 800094a:	7bfb      	ldrb	r3, [r7, #15]
 800094c:	2b38      	cmp	r3, #56	@ 0x38
 800094e:	d10a      	bne.n	8000966 <ProcessStatusResponse+0x12e>
 8000950:	7bbb      	ldrb	r3, [r7, #14]
 8000952:	2b31      	cmp	r3, #49	@ 0x31
 8000954:	d107      	bne.n	8000966 <ProcessStatusResponse+0x12e>
        g_dispenser.status = DS_STOP;
 8000956:	4b0b      	ldr	r3, [pc, #44]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000958:	2207      	movs	r2, #7
 800095a:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S81 - Transaction completed, nozzle not hung\r\n");
 800095c:	4811      	ldr	r0, [pc, #68]	@ (80009a4 <ProcessStatusResponse+0x16c>)
 800095e:	f001 f847 	bl	80019f0 <UsbLog_Printf>
        return 1;
 8000962:	2301      	movs	r3, #1
 8000964:	e009      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else {
        UsbLog_Printf("Unknown status S%c%c\r\n", nozzle_char, status_char);
 8000966:	7bfb      	ldrb	r3, [r7, #15]
 8000968:	7bba      	ldrb	r2, [r7, #14]
 800096a:	4619      	mov	r1, r3
 800096c:	480e      	ldr	r0, [pc, #56]	@ (80009a8 <ProcessStatusResponse+0x170>)
 800096e:	f001 f83f 	bl	80019f0 <UsbLog_Printf>
        g_dispenser.status = DS_IDLE;
 8000972:	4b04      	ldr	r3, [pc, #16]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]
        return 0;
 8000978:	2300      	movs	r3, #0
    }
}
 800097a:	4618      	mov	r0, r3
 800097c:	3710      	adds	r7, #16
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	240001c0 	.word	0x240001c0
 8000988:	080151ec 	.word	0x080151ec
 800098c:	08015214 	.word	0x08015214
 8000990:	0801523c 	.word	0x0801523c
 8000994:	08015268 	.word	0x08015268
 8000998:	080152a0 	.word	0x080152a0
 800099c:	080152c0 	.word	0x080152c0
 80009a0:	080152dc 	.word	0x080152dc
 80009a4:	080152fc 	.word	0x080152fc
 80009a8:	0801532c 	.word	0x0801532c

080009ac <Dispenser_Update>:

void Dispenser_Update(void) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b0c4      	sub	sp, #272	@ 0x110
 80009b0:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 80009b2:	f003 facd 	bl	8003f50 <HAL_GetTick>
 80009b6:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
    
    // ===================================================================
    // КРИТИЧЕСКОЕ ИСПРАВЛЕНИЕ #1: Атомарное копирование RX данных
    // ===================================================================
    uint8_t local_rx_buf[64];
    uint16_t local_rx_len = 0;
 80009ba:	2300      	movs	r3, #0
 80009bc:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
    uint8_t has_data = 0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c6:	b672      	cpsid	i
}
 80009c8:	bf00      	nop
    
    // АТОМАРНОЕ КОПИРОВАНИЕ ДАННЫХ ИЗ ISR БУФЕРА
    __disable_irq();
    if (rx_ready) {
 80009ca:	4bab      	ldr	r3, [pc, #684]	@ (8000c78 <Dispenser_Update+0x2cc>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d011      	beq.n	80009f8 <Dispenser_Update+0x4c>
        local_rx_len = rx_len;
 80009d4:	4ba9      	ldr	r3, [pc, #676]	@ (8000c7c <Dispenser_Update+0x2d0>)
 80009d6:	881b      	ldrh	r3, [r3, #0]
 80009d8:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
        memcpy(local_rx_buf, rx_frame_buf, local_rx_len);
 80009dc:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 80009e0:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80009e4:	49a6      	ldr	r1, [pc, #664]	@ (8000c80 <Dispenser_Update+0x2d4>)
 80009e6:	4618      	mov	r0, r3
 80009e8:	f013 fea2 	bl	8014730 <memcpy>
        rx_ready = 0;
 80009ec:	4ba2      	ldr	r3, [pc, #648]	@ (8000c78 <Dispenser_Update+0x2cc>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	701a      	strb	r2, [r3, #0]
        has_data = 1;
 80009f2:	2301      	movs	r3, #1
 80009f4:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
  __ASM volatile ("cpsie i" : : : "memory");
 80009f8:	b662      	cpsie	i
}
 80009fa:	bf00      	nop
    }
    __enable_irq();

    switch (g_dispenser.state) {
 80009fc:	4ba1      	ldr	r3, [pc, #644]	@ (8000c84 <Dispenser_Update+0x2d8>)
 80009fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a02:	2b0b      	cmp	r3, #11
 8000a04:	f200 8262 	bhi.w	8000ecc <Dispenser_Update+0x520>
 8000a08:	a201      	add	r2, pc, #4	@ (adr r2, 8000a10 <Dispenser_Update+0x64>)
 8000a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a0e:	bf00      	nop
 8000a10:	08000a41 	.word	0x08000a41
 8000a14:	08000a7d 	.word	0x08000a7d
 8000a18:	08000a8d 	.word	0x08000a8d
 8000a1c:	08000b7d 	.word	0x08000b7d
 8000a20:	08000b8d 	.word	0x08000b8d
 8000a24:	08000c67 	.word	0x08000c67
 8000a28:	08000cb1 	.word	0x08000cb1
 8000a2c:	08000d6d 	.word	0x08000d6d
 8000a30:	08000d7d 	.word	0x08000d7d
 8000a34:	08000e7b 	.word	0x08000e7b
 8000a38:	08000e8b 	.word	0x08000e8b
 8000a3c:	08000e9f 	.word	0x08000e9f

        case STATE_IDLE:
            {
                uint32_t timeout = (g_dispenser.status == DS_FUELLING ||
 8000a40:	4b90      	ldr	r3, [pc, #576]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
                                   g_dispenser.status == DS_STARTED ||
                                   g_dispenser.status == DS_STOP)
                                   ? STATE_TIMEOUT_FUELLING
                                   : STATE_TIMEOUT_IDLE;
 8000a44:	2b05      	cmp	r3, #5
 8000a46:	d007      	beq.n	8000a58 <Dispenser_Update+0xac>
                                   g_dispenser.status == DS_STARTED ||
 8000a48:	4b8e      	ldr	r3, [pc, #568]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
                uint32_t timeout = (g_dispenser.status == DS_FUELLING ||
 8000a4c:	2b03      	cmp	r3, #3
 8000a4e:	d003      	beq.n	8000a58 <Dispenser_Update+0xac>
                                   g_dispenser.status == DS_STOP)
 8000a50:	4b8c      	ldr	r3, [pc, #560]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
                                   g_dispenser.status == DS_STARTED ||
 8000a54:	2b07      	cmp	r3, #7
 8000a56:	d101      	bne.n	8000a5c <Dispenser_Update+0xb0>
                                   : STATE_TIMEOUT_IDLE;
 8000a58:	23c8      	movs	r3, #200	@ 0xc8
 8000a5a:	e001      	b.n	8000a60 <Dispenser_Update+0xb4>
 8000a5c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
                uint32_t timeout = (g_dispenser.status == DS_FUELLING ||
 8000a60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

                if (IsStateTimeout(timeout)) {
 8000a64:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8000a68:	f7ff fece 	bl	8000808 <IsStateTimeout>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	f000 8230 	beq.w	8000ed4 <Dispenser_Update+0x528>
                    ChangeState(STATE_SEND_STATUS);
 8000a74:	2001      	movs	r0, #1
 8000a76:	f7ff fe47 	bl	8000708 <ChangeState>
                }
            }
            break;
 8000a7a:	e22b      	b.n	8000ed4 <Dispenser_Update+0x528>

        case STATE_SEND_STATUS:
            SendFrame('S', "");
 8000a7c:	4982      	ldr	r1, [pc, #520]	@ (8000c88 <Dispenser_Update+0x2dc>)
 8000a7e:	2053      	movs	r0, #83	@ 0x53
 8000a80:	f7ff fe7e 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_STATUS);
 8000a84:	2002      	movs	r0, #2
 8000a86:	f7ff fe3f 	bl	8000708 <ChangeState>
            break;
 8000a8a:	e230      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_STATUS:
            if (has_data) {
 8000a8c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d057      	beq.n	8000b44 <Dispenser_Update+0x198>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'S') {
 8000a94:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 8000a98:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000a9c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f000 fcf0 	bl	8001486 <Gas_ParseFrame>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d147      	bne.n	8000b3c <Dispenser_Update+0x190>
 8000aac:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8000ab0:	2b53      	cmp	r3, #83	@ 0x53
 8000ab2:	d143      	bne.n	8000b3c <Dispenser_Update+0x190>
                    uint8_t needs_action = ProcessStatusResponse(&frame);
 8000ab4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff febd 	bl	8000838 <ProcessStatusResponse>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	f887 30ff 	strb.w	r3, [r7, #255]	@ 0xff

                    if (needs_action) {
 8000ac4:	f897 30ff 	ldrb.w	r3, [r7, #255]	@ 0xff
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d02f      	beq.n	8000b2c <Dispenser_Update+0x180>
                        if (g_dispenser.status == DS_FUELLING) {
 8000acc:	4b6d      	ldr	r3, [pc, #436]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	2b05      	cmp	r3, #5
 8000ad2:	d103      	bne.n	8000adc <Dispenser_Update+0x130>
                            ChangeState(STATE_SEND_L);
 8000ad4:	2003      	movs	r0, #3
 8000ad6:	f7ff fe17 	bl	8000708 <ChangeState>
 8000ada:	e02a      	b.n	8000b32 <Dispenser_Update+0x186>
                        }
                        else if (g_dispenser.status == DS_STOP) {
 8000adc:	4b69      	ldr	r3, [pc, #420]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b07      	cmp	r3, #7
 8000ae2:	d114      	bne.n	8000b0e <Dispenser_Update+0x162>
                            if (!t_command_sent) {
 8000ae4:	4b69      	ldr	r3, [pc, #420]	@ (8000c8c <Dispenser_Update+0x2e0>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d109      	bne.n	8000b00 <Dispenser_Update+0x154>
                                UsbLog_Printf("S81 - Sending T command (first time)\r\n");
 8000aec:	4868      	ldr	r0, [pc, #416]	@ (8000c90 <Dispenser_Update+0x2e4>)
 8000aee:	f000 ff7f 	bl	80019f0 <UsbLog_Printf>
                                t_command_sent = 1;
 8000af2:	4b66      	ldr	r3, [pc, #408]	@ (8000c8c <Dispenser_Update+0x2e0>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	701a      	strb	r2, [r3, #0]
                                ChangeState(STATE_SEND_T);
 8000af8:	2007      	movs	r0, #7
 8000afa:	f7ff fe05 	bl	8000708 <ChangeState>
 8000afe:	e018      	b.n	8000b32 <Dispenser_Update+0x186>
                            } else {
                                UsbLog_Printf("S81 - T already sent, waiting for S90\r\n");
 8000b00:	4864      	ldr	r0, [pc, #400]	@ (8000c94 <Dispenser_Update+0x2e8>)
 8000b02:	f000 ff75 	bl	80019f0 <UsbLog_Printf>
                                ChangeState(STATE_IDLE);
 8000b06:	2000      	movs	r0, #0
 8000b08:	f7ff fdfe 	bl	8000708 <ChangeState>
 8000b0c:	e011      	b.n	8000b32 <Dispenser_Update+0x186>
                            }
                        }
                        else if (g_dispenser.status == DS_END) {
 8000b0e:	4b5d      	ldr	r3, [pc, #372]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	2b08      	cmp	r3, #8
 8000b14:	d106      	bne.n	8000b24 <Dispenser_Update+0x178>
                            t_command_sent = 0;
 8000b16:	4b5d      	ldr	r3, [pc, #372]	@ (8000c8c <Dispenser_Update+0x2e0>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	701a      	strb	r2, [r3, #0]
                            ChangeState(STATE_SEND_N);
 8000b1c:	2009      	movs	r0, #9
 8000b1e:	f7ff fdf3 	bl	8000708 <ChangeState>
 8000b22:	e006      	b.n	8000b32 <Dispenser_Update+0x186>
                        }
                        else {
                            ChangeState(STATE_IDLE);
 8000b24:	2000      	movs	r0, #0
 8000b26:	f7ff fdef 	bl	8000708 <ChangeState>
 8000b2a:	e002      	b.n	8000b32 <Dispenser_Update+0x186>
                        }
                    } else {
                        ChangeState(STATE_IDLE);
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f7ff fdeb 	bl	8000708 <ChangeState>
                    }

                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000b32:	2240      	movs	r2, #64	@ 0x40
 8000b34:	4958      	ldr	r1, [pc, #352]	@ (8000c98 <Dispenser_Update+0x2ec>)
 8000b36:	4859      	ldr	r0, [pc, #356]	@ (8000c9c <Dispenser_Update+0x2f0>)
 8000b38:	f00f fb51 	bl	80101de <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
                    ChangeState(STATE_SEND_STATUS);
                } else {
                    ChangeState(STATE_ERROR);
                }
            }
            break;
 8000b42:	e1c9      	b.n	8000ed8 <Dispenser_Update+0x52c>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000b44:	2064      	movs	r0, #100	@ 0x64
 8000b46:	f7ff fe5f 	bl	8000808 <IsStateTimeout>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	f000 81c3 	beq.w	8000ed8 <Dispenser_Update+0x52c>
                UsbLog_Printf("[TIMEOUT] WAIT_STATUS\r\n");
 8000b52:	4853      	ldr	r0, [pc, #332]	@ (8000ca0 <Dispenser_Update+0x2f4>)
 8000b54:	f000 ff4c 	bl	80019f0 <UsbLog_Printf>
                if (retry_count < MAX_RETRIES) {
 8000b58:	4b52      	ldr	r3, [pc, #328]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	d809      	bhi.n	8000b74 <Dispenser_Update+0x1c8>
                    retry_count++;
 8000b60:	4b50      	ldr	r3, [pc, #320]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	3301      	adds	r3, #1
 8000b66:	b2da      	uxtb	r2, r3
 8000b68:	4b4e      	ldr	r3, [pc, #312]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000b6a:	701a      	strb	r2, [r3, #0]
                    ChangeState(STATE_SEND_STATUS);
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	f7ff fdcb 	bl	8000708 <ChangeState>
            break;
 8000b72:	e1b1      	b.n	8000ed8 <Dispenser_Update+0x52c>
                    ChangeState(STATE_ERROR);
 8000b74:	200b      	movs	r0, #11
 8000b76:	f7ff fdc7 	bl	8000708 <ChangeState>
            break;
 8000b7a:	e1ad      	b.n	8000ed8 <Dispenser_Update+0x52c>

        case STATE_SEND_L:
            SendFrame('L', "");
 8000b7c:	4942      	ldr	r1, [pc, #264]	@ (8000c88 <Dispenser_Update+0x2dc>)
 8000b7e:	204c      	movs	r0, #76	@ 0x4c
 8000b80:	f7ff fdfe 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_L);
 8000b84:	2004      	movs	r0, #4
 8000b86:	f7ff fdbf 	bl	8000708 <ChangeState>
            break;
 8000b8a:	e1b0      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_L:
            if (has_data) {
 8000b8c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d04c      	beq.n	8000c2e <Dispenser_Update+0x282>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'L') {
 8000b94:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8000b98:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000b9c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f000 fc70 	bl	8001486 <Gas_ParseFrame>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d13c      	bne.n	8000c26 <Dispenser_Update+0x27a>
 8000bac:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8000bb0:	2b4c      	cmp	r3, #76	@ 0x4c
 8000bb2:	d138      	bne.n	8000c26 <Dispenser_Update+0x27a>
                    if (frame.data_len >= 10) {
 8000bb4:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 8000bb8:	2b09      	cmp	r3, #9
 8000bba:	d92c      	bls.n	8000c16 <Dispenser_Update+0x26a>
                        g_dispenser.nozzle = frame.data[0] - '0';
 8000bbc:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8000bc0:	3b30      	subs	r3, #48	@ 0x30
 8000bc2:	b2da      	uxtb	r2, r3
 8000bc4:	4b2f      	ldr	r3, [pc, #188]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000bc6:	705a      	strb	r2, [r3, #1]
                        g_dispenser.transaction_id = frame.data[1];
 8000bc8:	f897 2084 	ldrb.w	r2, [r7, #132]	@ 0x84
 8000bcc:	4b2d      	ldr	r3, [pc, #180]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000bce:	761a      	strb	r2, [r3, #24]

                        char volume_str[7] = {0};
 8000bd0:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(volume_str, &frame.data[4], 6);
 8000bdc:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000be0:	1dd9      	adds	r1, r3, #7
 8000be2:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000be6:	2206      	movs	r2, #6
 8000be8:	4618      	mov	r0, r3
 8000bea:	f013 fda1 	bl	8014730 <memcpy>
                        g_dispenser.volume_cl = (uint32_t)atol(volume_str);
 8000bee:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f013 fc3a 	bl	801446c <atol>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	4b21      	ldr	r3, [pc, #132]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000bfe:	605a      	str	r2, [r3, #4]

                        UsbLog_Printf("L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000c00:	4b20      	ldr	r3, [pc, #128]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000c02:	785b      	ldrb	r3, [r3, #1]
                        UsbLog_Printf("L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
 8000c04:	4619      	mov	r1, r3
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000c06:	4b1f      	ldr	r3, [pc, #124]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000c08:	7e1b      	ldrb	r3, [r3, #24]
                        UsbLog_Printf("L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	4825      	ldr	r0, [pc, #148]	@ (8000ca8 <Dispenser_Update+0x2fc>)
 8000c12:	f000 feed 	bl	80019f0 <UsbLog_Printf>
                            g_dispenser.volume_cl);
                    }

                    ChangeState(STATE_SEND_R);
 8000c16:	2005      	movs	r0, #5
 8000c18:	f7ff fd76 	bl	8000708 <ChangeState>
                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000c1c:	2240      	movs	r2, #64	@ 0x40
 8000c1e:	491e      	ldr	r1, [pc, #120]	@ (8000c98 <Dispenser_Update+0x2ec>)
 8000c20:	481e      	ldr	r0, [pc, #120]	@ (8000c9c <Dispenser_Update+0x2f0>)
 8000c22:	f00f fadc 	bl	80101de <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
                    ChangeState(STATE_SEND_L);
                } else {
                    ChangeState(STATE_IDLE);
                }
            }
            break;
 8000c2c:	e156      	b.n	8000edc <Dispenser_Update+0x530>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000c2e:	2064      	movs	r0, #100	@ 0x64
 8000c30:	f7ff fdea 	bl	8000808 <IsStateTimeout>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	f000 8150 	beq.w	8000edc <Dispenser_Update+0x530>
                UsbLog_Printf("[TIMEOUT] WAIT_L\r\n");
 8000c3c:	481b      	ldr	r0, [pc, #108]	@ (8000cac <Dispenser_Update+0x300>)
 8000c3e:	f000 fed7 	bl	80019f0 <UsbLog_Printf>
                if (retry_count < MAX_RETRIES) {
 8000c42:	4b18      	ldr	r3, [pc, #96]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b02      	cmp	r3, #2
 8000c48:	d809      	bhi.n	8000c5e <Dispenser_Update+0x2b2>
                    retry_count++;
 8000c4a:	4b16      	ldr	r3, [pc, #88]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	b2da      	uxtb	r2, r3
 8000c52:	4b14      	ldr	r3, [pc, #80]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000c54:	701a      	strb	r2, [r3, #0]
                    ChangeState(STATE_SEND_L);
 8000c56:	2003      	movs	r0, #3
 8000c58:	f7ff fd56 	bl	8000708 <ChangeState>
            break;
 8000c5c:	e13e      	b.n	8000edc <Dispenser_Update+0x530>
                    ChangeState(STATE_IDLE);
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f7ff fd52 	bl	8000708 <ChangeState>
            break;
 8000c64:	e13a      	b.n	8000edc <Dispenser_Update+0x530>

        case STATE_SEND_R:
            SendFrame('R', "");
 8000c66:	4908      	ldr	r1, [pc, #32]	@ (8000c88 <Dispenser_Update+0x2dc>)
 8000c68:	2052      	movs	r0, #82	@ 0x52
 8000c6a:	f7ff fd89 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_R);
 8000c6e:	2006      	movs	r0, #6
 8000c70:	f7ff fd4a 	bl	8000708 <ChangeState>
            break;
 8000c74:	e13b      	b.n	8000eee <Dispenser_Update+0x542>
 8000c76:	bf00      	nop
 8000c78:	240002aa 	.word	0x240002aa
 8000c7c:	240002a8 	.word	0x240002a8
 8000c80:	24000268 	.word	0x24000268
 8000c84:	240001c0 	.word	0x240001c0
 8000c88:	08015344 	.word	0x08015344
 8000c8c:	240002ac 	.word	0x240002ac
 8000c90:	08015348 	.word	0x08015348
 8000c94:	08015370 	.word	0x08015370
 8000c98:	24000228 	.word	0x24000228
 8000c9c:	2400116c 	.word	0x2400116c
 8000ca0:	08015398 	.word	0x08015398
 8000ca4:	240002ab 	.word	0x240002ab
 8000ca8:	080153b0 	.word	0x080153b0
 8000cac:	080153d8 	.word	0x080153d8

        case STATE_WAIT_R:
            if (has_data) {
 8000cb0:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d03d      	beq.n	8000d34 <Dispenser_Update+0x388>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'R') {
 8000cb8:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8000cbc:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000cc0:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f000 fbde 	bl	8001486 <Gas_ParseFrame>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d12d      	bne.n	8000d2c <Dispenser_Update+0x380>
 8000cd0:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8000cd4:	2b52      	cmp	r3, #82	@ 0x52
 8000cd6:	d129      	bne.n	8000d2c <Dispenser_Update+0x380>
                    if (frame.data_len >= 10) {
 8000cd8:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8000cdc:	2b09      	cmp	r3, #9
 8000cde:	d91d      	bls.n	8000d1c <Dispenser_Update+0x370>
                        char amount_str[7] = {0};
 8000ce0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(amount_str, &frame.data[4], 6);
 8000cec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000cf0:	1dd9      	adds	r1, r3, #7
 8000cf2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000cf6:	2206      	movs	r2, #6
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f013 fd19 	bl	8014730 <memcpy>
                        g_dispenser.amount = (uint32_t)atol(amount_str);
 8000cfe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d02:	4618      	mov	r0, r3
 8000d04:	f013 fbb2 	bl	801446c <atol>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	4ba4      	ldr	r3, [pc, #656]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000d0e:	609a      	str	r2, [r3, #8]

                        UsbLog_Printf("R: amount=%lu\r\n", g_dispenser.amount);
 8000d10:	4ba3      	ldr	r3, [pc, #652]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	4619      	mov	r1, r3
 8000d16:	48a3      	ldr	r0, [pc, #652]	@ (8000fa4 <Dispenser_Update+0x5f8>)
 8000d18:	f000 fe6a 	bl	80019f0 <UsbLog_Printf>
                    }

                    ChangeState(STATE_IDLE);
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f7ff fcf3 	bl	8000708 <ChangeState>
                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000d22:	2240      	movs	r2, #64	@ 0x40
 8000d24:	49a0      	ldr	r1, [pc, #640]	@ (8000fa8 <Dispenser_Update+0x5fc>)
 8000d26:	48a1      	ldr	r0, [pc, #644]	@ (8000fac <Dispenser_Update+0x600>)
 8000d28:	f00f fa59 	bl	80101de <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
                    ChangeState(STATE_SEND_R);
                } else {
                    ChangeState(STATE_IDLE);
                }
            }
            break;
 8000d32:	e0d5      	b.n	8000ee0 <Dispenser_Update+0x534>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000d34:	2064      	movs	r0, #100	@ 0x64
 8000d36:	f7ff fd67 	bl	8000808 <IsStateTimeout>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	f000 80cf 	beq.w	8000ee0 <Dispenser_Update+0x534>
                UsbLog_Printf("[TIMEOUT] WAIT_R\r\n");
 8000d42:	489b      	ldr	r0, [pc, #620]	@ (8000fb0 <Dispenser_Update+0x604>)
 8000d44:	f000 fe54 	bl	80019f0 <UsbLog_Printf>
                if (retry_count < MAX_RETRIES) {
 8000d48:	4b9a      	ldr	r3, [pc, #616]	@ (8000fb4 <Dispenser_Update+0x608>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b02      	cmp	r3, #2
 8000d4e:	d809      	bhi.n	8000d64 <Dispenser_Update+0x3b8>
                    retry_count++;
 8000d50:	4b98      	ldr	r3, [pc, #608]	@ (8000fb4 <Dispenser_Update+0x608>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	3301      	adds	r3, #1
 8000d56:	b2da      	uxtb	r2, r3
 8000d58:	4b96      	ldr	r3, [pc, #600]	@ (8000fb4 <Dispenser_Update+0x608>)
 8000d5a:	701a      	strb	r2, [r3, #0]
                    ChangeState(STATE_SEND_R);
 8000d5c:	2005      	movs	r0, #5
 8000d5e:	f7ff fcd3 	bl	8000708 <ChangeState>
            break;
 8000d62:	e0bd      	b.n	8000ee0 <Dispenser_Update+0x534>
                    ChangeState(STATE_IDLE);
 8000d64:	2000      	movs	r0, #0
 8000d66:	f7ff fccf 	bl	8000708 <ChangeState>
            break;
 8000d6a:	e0b9      	b.n	8000ee0 <Dispenser_Update+0x534>

        case STATE_SEND_T:
            SendFrame('T', "");
 8000d6c:	4992      	ldr	r1, [pc, #584]	@ (8000fb8 <Dispenser_Update+0x60c>)
 8000d6e:	2054      	movs	r0, #84	@ 0x54
 8000d70:	f7ff fd06 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_T);
 8000d74:	2008      	movs	r0, #8
 8000d76:	f7ff fcc7 	bl	8000708 <ChangeState>
            break;
 8000d7a:	e0b8      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_T:
            if (has_data) {
 8000d7c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d06d      	beq.n	8000e60 <Dispenser_Update+0x4b4>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'T') {
 8000d84:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000d88:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000d8c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000d90:	4618      	mov	r0, r3
 8000d92:	f000 fb78 	bl	8001486 <Gas_ParseFrame>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d15d      	bne.n	8000e58 <Dispenser_Update+0x4ac>
 8000d9c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000da0:	2b54      	cmp	r3, #84	@ 0x54
 8000da2:	d159      	bne.n	8000e58 <Dispenser_Update+0x4ac>
                    if (frame.data_len >= 22) {
 8000da4:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8000da8:	2b15      	cmp	r3, #21
 8000daa:	d94a      	bls.n	8000e42 <Dispenser_Update+0x496>
                        g_dispenser.nozzle = frame.data[0] - '0';
 8000dac:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000db0:	3b30      	subs	r3, #48	@ 0x30
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	4b7a      	ldr	r3, [pc, #488]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000db6:	705a      	strb	r2, [r3, #1]
                        g_dispenser.transaction_id = frame.data[1];
 8000db8:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8000dbc:	4b78      	ldr	r3, [pc, #480]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000dbe:	761a      	strb	r2, [r3, #24]

                        char amount_str[7] = {0};
 8000dc0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(amount_str, &frame.data[4], 6);
 8000dcc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000dd0:	1dd9      	adds	r1, r3, #7
 8000dd2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000dd6:	2206      	movs	r2, #6
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f013 fca9 	bl	8014730 <memcpy>
                        g_dispenser.amount = (uint32_t)atol(amount_str);
 8000dde:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000de2:	4618      	mov	r0, r3
 8000de4:	f013 fb42 	bl	801446c <atol>
 8000de8:	4603      	mov	r3, r0
 8000dea:	461a      	mov	r2, r3
 8000dec:	4b6c      	ldr	r3, [pc, #432]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000dee:	609a      	str	r2, [r3, #8]

                        char volume_str[7] = {0};
 8000df0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(volume_str, &frame.data[11], 6);
 8000dfc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000e00:	f103 010e 	add.w	r1, r3, #14
 8000e04:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e08:	2206      	movs	r2, #6
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f013 fc90 	bl	8014730 <memcpy>
                        g_dispenser.volume_cl = (uint32_t)atol(volume_str);
 8000e10:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e14:	4618      	mov	r0, r3
 8000e16:	f013 fb29 	bl	801446c <atol>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	4b60      	ldr	r3, [pc, #384]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e20:	605a      	str	r2, [r3, #4]

                        UsbLog_Printf("T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000e22:	4b5f      	ldr	r3, [pc, #380]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e24:	785b      	ldrb	r3, [r3, #1]
                        UsbLog_Printf("T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
 8000e26:	4619      	mov	r1, r3
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000e28:	4b5d      	ldr	r3, [pc, #372]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e2a:	7e1b      	ldrb	r3, [r3, #24]
                        UsbLog_Printf("T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	4b5c      	ldr	r3, [pc, #368]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e30:	689a      	ldr	r2, [r3, #8]
 8000e32:	4b5b      	ldr	r3, [pc, #364]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	4613      	mov	r3, r2
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	485f      	ldr	r0, [pc, #380]	@ (8000fbc <Dispenser_Update+0x610>)
 8000e3e:	f000 fdd7 	bl	80019f0 <UsbLog_Printf>
                            g_dispenser.amount, g_dispenser.volume_cl);
                    }

                    UsbLog_Printf("T received - flag remains set until transaction closes\r\n");
 8000e42:	485f      	ldr	r0, [pc, #380]	@ (8000fc0 <Dispenser_Update+0x614>)
 8000e44:	f000 fdd4 	bl	80019f0 <UsbLog_Printf>
                    ChangeState(STATE_IDLE);
 8000e48:	2000      	movs	r0, #0
 8000e4a:	f7ff fc5d 	bl	8000708 <ChangeState>
                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000e4e:	2240      	movs	r2, #64	@ 0x40
 8000e50:	4955      	ldr	r1, [pc, #340]	@ (8000fa8 <Dispenser_Update+0x5fc>)
 8000e52:	4856      	ldr	r0, [pc, #344]	@ (8000fac <Dispenser_Update+0x600>)
 8000e54:	f00f f9c3 	bl	80101de <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
            }
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
                UsbLog_Printf("[TIMEOUT] WAIT_T\r\n");
                ChangeState(STATE_IDLE);
            }
            break;
 8000e5e:	e041      	b.n	8000ee4 <Dispenser_Update+0x538>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000e60:	2064      	movs	r0, #100	@ 0x64
 8000e62:	f7ff fcd1 	bl	8000808 <IsStateTimeout>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d03b      	beq.n	8000ee4 <Dispenser_Update+0x538>
                UsbLog_Printf("[TIMEOUT] WAIT_T\r\n");
 8000e6c:	4855      	ldr	r0, [pc, #340]	@ (8000fc4 <Dispenser_Update+0x618>)
 8000e6e:	f000 fdbf 	bl	80019f0 <UsbLog_Printf>
                ChangeState(STATE_IDLE);
 8000e72:	2000      	movs	r0, #0
 8000e74:	f7ff fc48 	bl	8000708 <ChangeState>
            break;
 8000e78:	e034      	b.n	8000ee4 <Dispenser_Update+0x538>

        case STATE_SEND_N:
            SendFrame('N', "");
 8000e7a:	494f      	ldr	r1, [pc, #316]	@ (8000fb8 <Dispenser_Update+0x60c>)
 8000e7c:	204e      	movs	r0, #78	@ 0x4e
 8000e7e:	f7ff fc7f 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_N);
 8000e82:	200a      	movs	r0, #10
 8000e84:	f7ff fc40 	bl	8000708 <ChangeState>
            break;
 8000e88:	e031      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_N:
            if (IsStateTimeout(200)) {
 8000e8a:	20c8      	movs	r0, #200	@ 0xc8
 8000e8c:	f7ff fcbc 	bl	8000808 <IsStateTimeout>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d028      	beq.n	8000ee8 <Dispenser_Update+0x53c>
                ChangeState(STATE_SEND_STATUS);
 8000e96:	2001      	movs	r0, #1
 8000e98:	f7ff fc36 	bl	8000708 <ChangeState>
            }
            break;
 8000e9c:	e024      	b.n	8000ee8 <Dispenser_Update+0x53c>

        case STATE_ERROR:
            UsbLog_Printf("[ERROR] Communication error, resetting\r\n");
 8000e9e:	484a      	ldr	r0, [pc, #296]	@ (8000fc8 <Dispenser_Update+0x61c>)
 8000ea0:	f000 fda6 	bl	80019f0 <UsbLog_Printf>
            g_dispenser.is_connected = 0;
 8000ea4:	4b3e      	ldr	r3, [pc, #248]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	765a      	strb	r2, [r3, #25]
            t_command_sent = 0;  // ИСПРАВЛЕНИЕ: Сброс флага при ошибке
 8000eaa:	4b48      	ldr	r3, [pc, #288]	@ (8000fcc <Dispenser_Update+0x620>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]
            if (IsStateTimeout(500)) {  // ИСПРАВЛЕНИЕ: Уменьшен до 500мс
 8000eb0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000eb4:	f7ff fca8 	bl	8000808 <IsStateTimeout>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d016      	beq.n	8000eec <Dispenser_Update+0x540>
                UsbLog_Printf("[ERROR] Recovery, returning to IDLE\r\n");
 8000ebe:	4844      	ldr	r0, [pc, #272]	@ (8000fd0 <Dispenser_Update+0x624>)
 8000ec0:	f000 fd96 	bl	80019f0 <UsbLog_Printf>
                ChangeState(STATE_IDLE);
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f7ff fc1f 	bl	8000708 <ChangeState>
            }
            break;
 8000eca:	e00f      	b.n	8000eec <Dispenser_Update+0x540>

        default:
            ChangeState(STATE_IDLE);
 8000ecc:	2000      	movs	r0, #0
 8000ece:	f7ff fc1b 	bl	8000708 <ChangeState>
            break;
 8000ed2:	e00c      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ed4:	bf00      	nop
 8000ed6:	e00a      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ed8:	bf00      	nop
 8000eda:	e008      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000edc:	bf00      	nop
 8000ede:	e006      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ee0:	bf00      	nop
 8000ee2:	e004      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ee4:	bf00      	nop
 8000ee6:	e002      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ee8:	bf00      	nop
 8000eea:	e000      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000eec:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8000eee:	b672      	cpsid	i
}
 8000ef0:	bf00      	nop
    }

    // Проверка внеочередных сообщений
    __disable_irq();
    if (rx_ready && !has_data) {
 8000ef2:	4b38      	ldr	r3, [pc, #224]	@ (8000fd4 <Dispenser_Update+0x628>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d015      	beq.n	8000f28 <Dispenser_Update+0x57c>
 8000efc:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d111      	bne.n	8000f28 <Dispenser_Update+0x57c>
        local_rx_len = rx_len;
 8000f04:	4b34      	ldr	r3, [pc, #208]	@ (8000fd8 <Dispenser_Update+0x62c>)
 8000f06:	881b      	ldrh	r3, [r3, #0]
 8000f08:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
        memcpy(local_rx_buf, rx_frame_buf, local_rx_len);
 8000f0c:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 8000f10:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000f14:	4931      	ldr	r1, [pc, #196]	@ (8000fdc <Dispenser_Update+0x630>)
 8000f16:	4618      	mov	r0, r3
 8000f18:	f013 fc0a 	bl	8014730 <memcpy>
        rx_ready = 0;
 8000f1c:	4b2d      	ldr	r3, [pc, #180]	@ (8000fd4 <Dispenser_Update+0x628>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	701a      	strb	r2, [r3, #0]
        has_data = 1;
 8000f22:	2301      	movs	r3, #1
 8000f24:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
  __ASM volatile ("cpsie i" : : : "memory");
 8000f28:	b662      	cpsie	i
}
 8000f2a:	bf00      	nop
    }
    __enable_irq();
    
    if (has_data) {
 8000f2c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d073      	beq.n	800101c <Dispenser_Update+0x670>
        GasFrame_t frame;
        if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0) {
 8000f34:	f107 020c 	add.w	r2, r7, #12
 8000f38:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000f3c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 faa0 	bl	8001486 <Gas_ParseFrame>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d162      	bne.n	8001012 <Dispenser_Update+0x666>
            if (frame.cmd == 'C' && frame.data_len >= 11) {
 8000f4c:	7bbb      	ldrb	r3, [r7, #14]
 8000f4e:	2b43      	cmp	r3, #67	@ 0x43
 8000f50:	d148      	bne.n	8000fe4 <Dispenser_Update+0x638>
 8000f52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f56:	2b0a      	cmp	r3, #10
 8000f58:	d944      	bls.n	8000fe4 <Dispenser_Update+0x638>
                char totalizer_str[10] = {0};
 8000f5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	811a      	strh	r2, [r3, #8]
                memcpy(totalizer_str, &frame.data[2], 9);
 8000f6a:	f107 030c 	add.w	r3, r7, #12
 8000f6e:	1d59      	adds	r1, r3, #5
 8000f70:	463b      	mov	r3, r7
 8000f72:	2209      	movs	r2, #9
 8000f74:	4618      	mov	r0, r3
 8000f76:	f013 fbdb 	bl	8014730 <memcpy>
                g_dispenser.totalizer = (uint64_t)atoll(totalizer_str);
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f013 fafd 	bl	801457c <atoll>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4906      	ldr	r1, [pc, #24]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000f88:	e9c1 2304 	strd	r2, r3, [r1, #16]

                UsbLog_Printf("C: nozzle=%c, totalizer=%llu\r\n",
                    frame.data[0], (unsigned long long)g_dispenser.totalizer);
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
                UsbLog_Printf("C: nozzle=%c, totalizer=%llu\r\n",
 8000f8e:	4619      	mov	r1, r3
                    frame.data[0], (unsigned long long)g_dispenser.totalizer);
 8000f90:	4b03      	ldr	r3, [pc, #12]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000f92:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
                UsbLog_Printf("C: nozzle=%c, totalizer=%llu\r\n",
 8000f96:	4812      	ldr	r0, [pc, #72]	@ (8000fe0 <Dispenser_Update+0x634>)
 8000f98:	f000 fd2a 	bl	80019f0 <UsbLog_Printf>
            if (frame.cmd == 'C' && frame.data_len >= 11) {
 8000f9c:	e039      	b.n	8001012 <Dispenser_Update+0x666>
 8000f9e:	bf00      	nop
 8000fa0:	240001c0 	.word	0x240001c0
 8000fa4:	080153ec 	.word	0x080153ec
 8000fa8:	24000228 	.word	0x24000228
 8000fac:	2400116c 	.word	0x2400116c
 8000fb0:	080153fc 	.word	0x080153fc
 8000fb4:	240002ab 	.word	0x240002ab
 8000fb8:	08015344 	.word	0x08015344
 8000fbc:	08015410 	.word	0x08015410
 8000fc0:	08015444 	.word	0x08015444
 8000fc4:	08015480 	.word	0x08015480
 8000fc8:	08015494 	.word	0x08015494
 8000fcc:	240002ac 	.word	0x240002ac
 8000fd0:	080154c0 	.word	0x080154c0
 8000fd4:	240002aa 	.word	0x240002aa
 8000fd8:	240002a8 	.word	0x240002a8
 8000fdc:	24000268 	.word	0x24000268
 8000fe0:	080154e8 	.word	0x080154e8
            }
            else if (frame.cmd != 'S' && frame.cmd != 'L' && frame.cmd != 'R' && frame.cmd != 'T') {
 8000fe4:	7bbb      	ldrb	r3, [r7, #14]
 8000fe6:	2b53      	cmp	r3, #83	@ 0x53
 8000fe8:	d013      	beq.n	8001012 <Dispenser_Update+0x666>
 8000fea:	7bbb      	ldrb	r3, [r7, #14]
 8000fec:	2b4c      	cmp	r3, #76	@ 0x4c
 8000fee:	d010      	beq.n	8001012 <Dispenser_Update+0x666>
 8000ff0:	7bbb      	ldrb	r3, [r7, #14]
 8000ff2:	2b52      	cmp	r3, #82	@ 0x52
 8000ff4:	d00d      	beq.n	8001012 <Dispenser_Update+0x666>
 8000ff6:	7bbb      	ldrb	r3, [r7, #14]
 8000ff8:	2b54      	cmp	r3, #84	@ 0x54
 8000ffa:	d00a      	beq.n	8001012 <Dispenser_Update+0x666>
                UsbLog_Printf("RX unexpected cmd '%c': %.*s\r\n",
                    frame.cmd, frame.data_len, frame.data);
 8000ffc:	7bbb      	ldrb	r3, [r7, #14]
                UsbLog_Printf("RX unexpected cmd '%c': %.*s\r\n",
 8000ffe:	4619      	mov	r1, r3
                    frame.cmd, frame.data_len, frame.data);
 8001000:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
                UsbLog_Printf("RX unexpected cmd '%c': %.*s\r\n",
 8001004:	461a      	mov	r2, r3
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	3303      	adds	r3, #3
 800100c:	4810      	ldr	r0, [pc, #64]	@ (8001050 <Dispenser_Update+0x6a4>)
 800100e:	f000 fcef 	bl	80019f0 <UsbLog_Printf>
            }
        }
        HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8001012:	2240      	movs	r2, #64	@ 0x40
 8001014:	490f      	ldr	r1, [pc, #60]	@ (8001054 <Dispenser_Update+0x6a8>)
 8001016:	4810      	ldr	r0, [pc, #64]	@ (8001058 <Dispenser_Update+0x6ac>)
 8001018:	f00f f8e1 	bl	80101de <HAL_UARTEx_ReceiveToIdle_DMA>
    }
    
    if (now - g_dispenser.last_update_tick > 2000) {
 800101c:	4b0f      	ldr	r3, [pc, #60]	@ (800105c <Dispenser_Update+0x6b0>)
 800101e:	69db      	ldr	r3, [r3, #28]
 8001020:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800102a:	d90c      	bls.n	8001046 <Dispenser_Update+0x69a>
        if (g_dispenser.is_connected) {
 800102c:	4b0b      	ldr	r3, [pc, #44]	@ (800105c <Dispenser_Update+0x6b0>)
 800102e:	7e5b      	ldrb	r3, [r3, #25]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d008      	beq.n	8001046 <Dispenser_Update+0x69a>
            g_dispenser.is_connected = 0;
 8001034:	4b09      	ldr	r3, [pc, #36]	@ (800105c <Dispenser_Update+0x6b0>)
 8001036:	2200      	movs	r2, #0
 8001038:	765a      	strb	r2, [r3, #25]
            UsbLog_Printf("Dispenser connection timeout!\r\n");
 800103a:	4809      	ldr	r0, [pc, #36]	@ (8001060 <Dispenser_Update+0x6b4>)
 800103c:	f000 fcd8 	bl	80019f0 <UsbLog_Printf>
            ChangeState(STATE_ERROR);
 8001040:	200b      	movs	r0, #11
 8001042:	f7ff fb61 	bl	8000708 <ChangeState>
        }
    }
}
 8001046:	bf00      	nop
 8001048:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	08015508 	.word	0x08015508
 8001054:	24000228 	.word	0x24000228
 8001058:	2400116c 	.word	0x2400116c
 800105c:	240001c0 	.word	0x240001c0
 8001060:	08015528 	.word	0x08015528

08001064 <Dispenser_StartVolume>:

void Dispenser_StartVolume(uint8_t nozzle, uint32_t volume_cl, uint32_t price) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b08e      	sub	sp, #56	@ 0x38
 8001068:	af02      	add	r7, sp, #8
 800106a:	4603      	mov	r3, r0
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
 8001070:	73fb      	strb	r3, [r7, #15]
    g_dispenser.volume_cl = 0;
 8001072:	4b12      	ldr	r3, [pc, #72]	@ (80010bc <Dispenser_StartVolume+0x58>)
 8001074:	2200      	movs	r2, #0
 8001076:	605a      	str	r2, [r3, #4]
    g_dispenser.amount = 0;
 8001078:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <Dispenser_StartVolume+0x58>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
    g_dispenser.transaction_id = 0;
 800107e:	4b0f      	ldr	r3, [pc, #60]	@ (80010bc <Dispenser_StartVolume+0x58>)
 8001080:	2200      	movs	r2, #0
 8001082:	761a      	strb	r2, [r3, #24]
    t_command_sent = 0;
 8001084:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <Dispenser_StartVolume+0x5c>)
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]

    UsbLog_Printf("Starting new volume transaction - reset T flag\r\n");
 800108a:	480e      	ldr	r0, [pc, #56]	@ (80010c4 <Dispenser_StartVolume+0x60>)
 800108c:	f000 fcb0 	bl	80019f0 <UsbLog_Printf>

    char data[32];
    snprintf(data, sizeof(data), "%d;%06lu;%04lu",
 8001090:	7bfa      	ldrb	r2, [r7, #15]
 8001092:	f107 0010 	add.w	r0, r7, #16
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	9301      	str	r3, [sp, #4]
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	9300      	str	r3, [sp, #0]
 800109e:	4613      	mov	r3, r2
 80010a0:	4a09      	ldr	r2, [pc, #36]	@ (80010c8 <Dispenser_StartVolume+0x64>)
 80010a2:	2120      	movs	r1, #32
 80010a4:	f013 fa6e 	bl	8014584 <sniprintf>
        (int)nozzle, (unsigned long)volume_cl, (unsigned long)price);
    SendFrame('V', data);
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	4619      	mov	r1, r3
 80010ae:	2056      	movs	r0, #86	@ 0x56
 80010b0:	f7ff fb66 	bl	8000780 <SendFrame>
}
 80010b4:	bf00      	nop
 80010b6:	3730      	adds	r7, #48	@ 0x30
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	240001c0 	.word	0x240001c0
 80010c0:	240002ac 	.word	0x240002ac
 80010c4:	08015548 	.word	0x08015548
 80010c8:	0801557c 	.word	0x0801557c

080010cc <Dispenser_StartAmount>:

void Dispenser_StartAmount(uint8_t nozzle, uint32_t amount, uint32_t price) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08e      	sub	sp, #56	@ 0x38
 80010d0:	af02      	add	r7, sp, #8
 80010d2:	4603      	mov	r3, r0
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
 80010d8:	73fb      	strb	r3, [r7, #15]
    g_dispenser.volume_cl = 0;
 80010da:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <Dispenser_StartAmount+0x58>)
 80010dc:	2200      	movs	r2, #0
 80010de:	605a      	str	r2, [r3, #4]
    g_dispenser.amount = 0;
 80010e0:	4b10      	ldr	r3, [pc, #64]	@ (8001124 <Dispenser_StartAmount+0x58>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
    g_dispenser.transaction_id = 0;
 80010e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <Dispenser_StartAmount+0x58>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	761a      	strb	r2, [r3, #24]
    t_command_sent = 0;
 80010ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <Dispenser_StartAmount+0x5c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]

    UsbLog_Printf("Starting new amount transaction - reset T flag\r\n");
 80010f2:	480e      	ldr	r0, [pc, #56]	@ (800112c <Dispenser_StartAmount+0x60>)
 80010f4:	f000 fc7c 	bl	80019f0 <UsbLog_Printf>

    char data[32];
    snprintf(data, sizeof(data), "%d;%06lu;%04lu",
 80010f8:	7bfa      	ldrb	r2, [r7, #15]
 80010fa:	f107 0010 	add.w	r0, r7, #16
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	9301      	str	r3, [sp, #4]
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	4613      	mov	r3, r2
 8001108:	4a09      	ldr	r2, [pc, #36]	@ (8001130 <Dispenser_StartAmount+0x64>)
 800110a:	2120      	movs	r1, #32
 800110c:	f013 fa3a 	bl	8014584 <sniprintf>
        (int)nozzle, (unsigned long)amount, (unsigned long)price);
    SendFrame('M', data);
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	4619      	mov	r1, r3
 8001116:	204d      	movs	r0, #77	@ 0x4d
 8001118:	f7ff fb32 	bl	8000780 <SendFrame>
}
 800111c:	bf00      	nop
 800111e:	3730      	adds	r7, #48	@ 0x30
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	240001c0 	.word	0x240001c0
 8001128:	240002ac 	.word	0x240002ac
 800112c:	0801558c 	.word	0x0801558c
 8001130:	0801557c 	.word	0x0801557c

08001134 <Dispenser_RequestTotalizer>:

void Dispenser_RequestTotalizer(void) {
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
    SendFrame('C', "0");
 8001138:	4902      	ldr	r1, [pc, #8]	@ (8001144 <Dispenser_RequestTotalizer+0x10>)
 800113a:	2043      	movs	r0, #67	@ 0x43
 800113c:	f7ff fb20 	bl	8000780 <SendFrame>
}
 8001140:	bf00      	nop
 8001142:	bd80      	pop	{r7, pc}
 8001144:	080155c0 	.word	0x080155c0

08001148 <Dispenser_CloseTransaction>:

void Dispenser_Resume(void) {
    SendFrame('G', "");
}

void Dispenser_CloseTransaction(void) {
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
    SendFrame('N', "");
 800114c:	4902      	ldr	r1, [pc, #8]	@ (8001158 <Dispenser_CloseTransaction+0x10>)
 800114e:	204e      	movs	r0, #78	@ 0x4e
 8001150:	f7ff fb16 	bl	8000780 <SendFrame>
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}
 8001158:	08015344 	.word	0x08015344

0800115c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	807b      	strh	r3, [r7, #2]
    if (huart == &huart2) {
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4a28      	ldr	r2, [pc, #160]	@ (800120c <HAL_UARTEx_RxEventCallback+0xb0>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d149      	bne.n	8001204 <HAL_UARTEx_RxEventCallback+0xa8>
        if (Size <= sizeof(rx_frame_buf)) {
 8001170:	887b      	ldrh	r3, [r7, #2]
 8001172:	2b40      	cmp	r3, #64	@ 0x40
 8001174:	d846      	bhi.n	8001204 <HAL_UARTEx_RxEventCallback+0xa8>
            memcpy(rx_frame_buf, rx_dma_buf, Size);
 8001176:	887b      	ldrh	r3, [r7, #2]
 8001178:	461a      	mov	r2, r3
 800117a:	4925      	ldr	r1, [pc, #148]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 800117c:	4825      	ldr	r0, [pc, #148]	@ (8001214 <HAL_UARTEx_RxEventCallback+0xb8>)
 800117e:	f013 fad7 	bl	8014730 <memcpy>
            rx_len = Size;
 8001182:	4a25      	ldr	r2, [pc, #148]	@ (8001218 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001184:	887b      	ldrh	r3, [r7, #2]
 8001186:	8013      	strh	r3, [r2, #0]
            rx_ready = 1;
 8001188:	4b24      	ldr	r3, [pc, #144]	@ (800121c <HAL_UARTEx_RxEventCallback+0xc0>)
 800118a:	2201      	movs	r2, #1
 800118c:	701a      	strb	r2, [r3, #0]

            #if 1
            UsbLog_Printf("RAW RX (%d): ", Size);
 800118e:	887b      	ldrh	r3, [r7, #2]
 8001190:	4619      	mov	r1, r3
 8001192:	4823      	ldr	r0, [pc, #140]	@ (8001220 <HAL_UARTEx_RxEventCallback+0xc4>)
 8001194:	f000 fc2c 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 8001198:	2300      	movs	r3, #0
 800119a:	81fb      	strh	r3, [r7, #14]
 800119c:	e009      	b.n	80011b2 <HAL_UARTEx_RxEventCallback+0x56>
                UsbLog_Printf("%02X ", rx_dma_buf[i]);
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011a2:	5cd3      	ldrb	r3, [r2, r3]
 80011a4:	4619      	mov	r1, r3
 80011a6:	481f      	ldr	r0, [pc, #124]	@ (8001224 <HAL_UARTEx_RxEventCallback+0xc8>)
 80011a8:	f000 fc22 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 80011ac:	89fb      	ldrh	r3, [r7, #14]
 80011ae:	3301      	adds	r3, #1
 80011b0:	81fb      	strh	r3, [r7, #14]
 80011b2:	89fa      	ldrh	r2, [r7, #14]
 80011b4:	887b      	ldrh	r3, [r7, #2]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d3f1      	bcc.n	800119e <HAL_UARTEx_RxEventCallback+0x42>
            }
            UsbLog_Printf(" | ");
 80011ba:	481b      	ldr	r0, [pc, #108]	@ (8001228 <HAL_UARTEx_RxEventCallback+0xcc>)
 80011bc:	f000 fc18 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 80011c0:	2300      	movs	r3, #0
 80011c2:	81bb      	strh	r3, [r7, #12]
 80011c4:	e017      	b.n	80011f6 <HAL_UARTEx_RxEventCallback+0x9a>
                if (rx_dma_buf[i] >= 32 && rx_dma_buf[i] < 127) {
 80011c6:	89bb      	ldrh	r3, [r7, #12]
 80011c8:	4a11      	ldr	r2, [pc, #68]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011ca:	5cd3      	ldrb	r3, [r2, r3]
 80011cc:	2b1f      	cmp	r3, #31
 80011ce:	d90c      	bls.n	80011ea <HAL_UARTEx_RxEventCallback+0x8e>
 80011d0:	89bb      	ldrh	r3, [r7, #12]
 80011d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011d4:	5cd3      	ldrb	r3, [r2, r3]
 80011d6:	2b7e      	cmp	r3, #126	@ 0x7e
 80011d8:	d807      	bhi.n	80011ea <HAL_UARTEx_RxEventCallback+0x8e>
                    UsbLog_Printf("%c", rx_dma_buf[i]);
 80011da:	89bb      	ldrh	r3, [r7, #12]
 80011dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011de:	5cd3      	ldrb	r3, [r2, r3]
 80011e0:	4619      	mov	r1, r3
 80011e2:	4812      	ldr	r0, [pc, #72]	@ (800122c <HAL_UARTEx_RxEventCallback+0xd0>)
 80011e4:	f000 fc04 	bl	80019f0 <UsbLog_Printf>
 80011e8:	e002      	b.n	80011f0 <HAL_UARTEx_RxEventCallback+0x94>
                } else {
                    UsbLog_Printf(".");
 80011ea:	4811      	ldr	r0, [pc, #68]	@ (8001230 <HAL_UARTEx_RxEventCallback+0xd4>)
 80011ec:	f000 fc00 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 80011f0:	89bb      	ldrh	r3, [r7, #12]
 80011f2:	3301      	adds	r3, #1
 80011f4:	81bb      	strh	r3, [r7, #12]
 80011f6:	89ba      	ldrh	r2, [r7, #12]
 80011f8:	887b      	ldrh	r3, [r7, #2]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d3e3      	bcc.n	80011c6 <HAL_UARTEx_RxEventCallback+0x6a>
                }
            }
            UsbLog_Printf("\r\n");
 80011fe:	480d      	ldr	r0, [pc, #52]	@ (8001234 <HAL_UARTEx_RxEventCallback+0xd8>)
 8001200:	f000 fbf6 	bl	80019f0 <UsbLog_Printf>
            #endif
        }
    }
}
 8001204:	bf00      	nop
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	2400116c 	.word	0x2400116c
 8001210:	24000228 	.word	0x24000228
 8001214:	24000268 	.word	0x24000268
 8001218:	240002a8 	.word	0x240002a8
 800121c:	240002aa 	.word	0x240002aa
 8001220:	080155c4 	.word	0x080155c4
 8001224:	080155d4 	.word	0x080155d4
 8001228:	080155dc 	.word	0x080155dc
 800122c:	080155e0 	.word	0x080155e0
 8001230:	080155e4 	.word	0x080155e4
 8001234:	080155e8 	.word	0x080155e8

08001238 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800123e:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <MX_DMA_Init+0x5c>)
 8001240:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001244:	4a13      	ldr	r2, [pc, #76]	@ (8001294 <MX_DMA_Init+0x5c>)
 8001246:	f043 0301 	orr.w	r3, r3, #1
 800124a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800124e:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <MX_DMA_Init+0x5c>)
 8001250:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001254:	f003 0301 	and.w	r3, r3, #1
 8001258:	607b      	str	r3, [r7, #4]
 800125a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 800125c:	2200      	movs	r2, #0
 800125e:	2102      	movs	r1, #2
 8001260:	200c      	movs	r0, #12
 8001262:	f002 ff8c 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001266:	200c      	movs	r0, #12
 8001268:	f002 ffa3 	bl	80041b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 800126c:	2200      	movs	r2, #0
 800126e:	2102      	movs	r1, #2
 8001270:	200d      	movs	r0, #13
 8001272:	f002 ff84 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001276:	200d      	movs	r0, #13
 8001278:	f002 ff9b 	bl	80041b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 800127c:	2200      	movs	r2, #0
 800127e:	2102      	movs	r1, #2
 8001280:	2010      	movs	r0, #16
 8001282:	f002 ff7c 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001286:	2010      	movs	r0, #16
 8001288:	f002 ff93 	bl	80041b2 <HAL_NVIC_EnableIRQ>

}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	58024400 	.word	0x58024400

08001298 <EEPROM_Write>:
#include "eeprom_at24.h"

#define EEPROM_PRICE_ADDR 0x0000

HAL_StatusTypeDef EEPROM_Write(uint16_t mem_addr, uint8_t *data, uint16_t size) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af04      	add	r7, sp, #16
 800129e:	4603      	mov	r3, r0
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	80fb      	strh	r3, [r7, #6]
 80012a4:	4613      	mov	r3, r2
 80012a6:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(&hi2c1, AT24C256_ADDR, mem_addr, I2C_MEMADD_SIZE_16BIT, data, size, 100);
 80012a8:	88fa      	ldrh	r2, [r7, #6]
 80012aa:	2364      	movs	r3, #100	@ 0x64
 80012ac:	9302      	str	r3, [sp, #8]
 80012ae:	88bb      	ldrh	r3, [r7, #4]
 80012b0:	9301      	str	r3, [sp, #4]
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	2302      	movs	r3, #2
 80012b8:	21a0      	movs	r1, #160	@ 0xa0
 80012ba:	4808      	ldr	r0, [pc, #32]	@ (80012dc <EEPROM_Write+0x44>)
 80012bc:	f006 f8e0 	bl	8007480 <HAL_I2C_Mem_Write>
 80012c0:	4603      	mov	r3, r0
 80012c2:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d102      	bne.n	80012d0 <EEPROM_Write+0x38>
        HAL_Delay(5); // Typical write cycle time for AT24C
 80012ca:	2005      	movs	r0, #5
 80012cc:	f002 fe4c 	bl	8003f68 <HAL_Delay>
    }
    return status;
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	240002b0 	.word	0x240002b0

080012e0 <EEPROM_Read>:

HAL_StatusTypeDef EEPROM_Read(uint16_t mem_addr, uint8_t *data, uint16_t size) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af04      	add	r7, sp, #16
 80012e6:	4603      	mov	r3, r0
 80012e8:	6039      	str	r1, [r7, #0]
 80012ea:	80fb      	strh	r3, [r7, #6]
 80012ec:	4613      	mov	r3, r2
 80012ee:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Read(&hi2c1, AT24C256_ADDR, mem_addr, I2C_MEMADD_SIZE_16BIT, data, size, 100);
 80012f0:	88fa      	ldrh	r2, [r7, #6]
 80012f2:	2364      	movs	r3, #100	@ 0x64
 80012f4:	9302      	str	r3, [sp, #8]
 80012f6:	88bb      	ldrh	r3, [r7, #4]
 80012f8:	9301      	str	r3, [sp, #4]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	2302      	movs	r3, #2
 8001300:	21a0      	movs	r1, #160	@ 0xa0
 8001302:	4804      	ldr	r0, [pc, #16]	@ (8001314 <EEPROM_Read+0x34>)
 8001304:	f006 f9d0 	bl	80076a8 <HAL_I2C_Mem_Read>
 8001308:	4603      	mov	r3, r0
}
 800130a:	4618      	mov	r0, r3
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	240002b0 	.word	0x240002b0

08001318 <EEPROM_SavePrice>:

HAL_StatusTypeDef EEPROM_SavePrice(uint32_t price) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    buf[0] = (price >> 24) & 0xFF;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	0e1b      	lsrs	r3, r3, #24
 8001324:	b2db      	uxtb	r3, r3
 8001326:	733b      	strb	r3, [r7, #12]
    buf[1] = (price >> 16) & 0xFF;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	0c1b      	lsrs	r3, r3, #16
 800132c:	b2db      	uxtb	r3, r3
 800132e:	737b      	strb	r3, [r7, #13]
    buf[2] = (price >> 8) & 0xFF;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	0a1b      	lsrs	r3, r3, #8
 8001334:	b2db      	uxtb	r3, r3
 8001336:	73bb      	strb	r3, [r7, #14]
    buf[3] = price & 0xFF;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	b2db      	uxtb	r3, r3
 800133c:	73fb      	strb	r3, [r7, #15]
    return EEPROM_Write(EEPROM_PRICE_ADDR, buf, 4);
 800133e:	f107 030c 	add.w	r3, r7, #12
 8001342:	2204      	movs	r2, #4
 8001344:	4619      	mov	r1, r3
 8001346:	2000      	movs	r0, #0
 8001348:	f7ff ffa6 	bl	8001298 <EEPROM_Write>
 800134c:	4603      	mov	r3, r0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <EEPROM_LoadPrice>:

uint32_t EEPROM_LoadPrice(void) {
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
    uint8_t buf[4];
    if (EEPROM_Read(EEPROM_PRICE_ADDR, buf, 4) != HAL_OK) return 0;
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	2204      	movs	r2, #4
 8001360:	4619      	mov	r1, r3
 8001362:	2000      	movs	r0, #0
 8001364:	f7ff ffbc 	bl	80012e0 <EEPROM_Read>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <EEPROM_LoadPrice+0x1c>
 800136e:	2300      	movs	r3, #0
 8001370:	e009      	b.n	8001386 <EEPROM_LoadPrice+0x30>
    return (buf[0] << 24) | (buf[1] << 16) | (buf[2] << 8) | buf[3];
 8001372:	793b      	ldrb	r3, [r7, #4]
 8001374:	061a      	lsls	r2, r3, #24
 8001376:	797b      	ldrb	r3, [r7, #5]
 8001378:	041b      	lsls	r3, r3, #16
 800137a:	431a      	orrs	r2, r3
 800137c:	79bb      	ldrb	r3, [r7, #6]
 800137e:	021b      	lsls	r3, r3, #8
 8001380:	4313      	orrs	r3, r2
 8001382:	79fa      	ldrb	r2, [r7, #7]
 8001384:	4313      	orrs	r3, r2
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <Gas_CalculateCRC>:
#include "gaskitlink.h"

uint8_t Gas_CalculateCRC(const uint8_t *data, uint16_t len) {
 800138e:	b480      	push	{r7}
 8001390:	b085      	sub	sp, #20
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
 8001396:	460b      	mov	r3, r1
 8001398:	807b      	strh	r3, [r7, #2]
    uint8_t crc = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++) {
 800139e:	2300      	movs	r3, #0
 80013a0:	81bb      	strh	r3, [r7, #12]
 80013a2:	e009      	b.n	80013b8 <Gas_CalculateCRC+0x2a>
        crc ^= data[i];
 80013a4:	89bb      	ldrh	r3, [r7, #12]
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	4413      	add	r3, r2
 80013aa:	781a      	ldrb	r2, [r3, #0]
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	4053      	eors	r3, r2
 80013b0:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++) {
 80013b2:	89bb      	ldrh	r3, [r7, #12]
 80013b4:	3301      	adds	r3, #1
 80013b6:	81bb      	strh	r3, [r7, #12]
 80013b8:	89ba      	ldrh	r2, [r7, #12]
 80013ba:	887b      	ldrh	r3, [r7, #2]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d3f1      	bcc.n	80013a4 <Gas_CalculateCRC+0x16>
    }
    return crc;
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3714      	adds	r7, #20
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr

080013ce <Gas_BuildFrame>:

uint16_t Gas_BuildFrame(uint8_t *buffer, uint8_t addr_high, uint8_t addr_low, char cmd, const char *data) {
 80013ce:	b590      	push	{r4, r7, lr}
 80013d0:	b085      	sub	sp, #20
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
 80013d6:	4608      	mov	r0, r1
 80013d8:	4611      	mov	r1, r2
 80013da:	461a      	mov	r2, r3
 80013dc:	4603      	mov	r3, r0
 80013de:	70fb      	strb	r3, [r7, #3]
 80013e0:	460b      	mov	r3, r1
 80013e2:	70bb      	strb	r3, [r7, #2]
 80013e4:	4613      	mov	r3, r2
 80013e6:	707b      	strb	r3, [r7, #1]
    uint16_t pos = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	81fb      	strh	r3, [r7, #14]
    buffer[pos++] = GAS_STX;
 80013ec:	89fb      	ldrh	r3, [r7, #14]
 80013ee:	1c5a      	adds	r2, r3, #1
 80013f0:	81fa      	strh	r2, [r7, #14]
 80013f2:	461a      	mov	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4413      	add	r3, r2
 80013f8:	2202      	movs	r2, #2
 80013fa:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = addr_high;
 80013fc:	89fb      	ldrh	r3, [r7, #14]
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	81fa      	strh	r2, [r7, #14]
 8001402:	461a      	mov	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4413      	add	r3, r2
 8001408:	78fa      	ldrb	r2, [r7, #3]
 800140a:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = addr_low;
 800140c:	89fb      	ldrh	r3, [r7, #14]
 800140e:	1c5a      	adds	r2, r3, #1
 8001410:	81fa      	strh	r2, [r7, #14]
 8001412:	461a      	mov	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4413      	add	r3, r2
 8001418:	78ba      	ldrb	r2, [r7, #2]
 800141a:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = (uint8_t)cmd;
 800141c:	89fb      	ldrh	r3, [r7, #14]
 800141e:	1c5a      	adds	r2, r3, #1
 8001420:	81fa      	strh	r2, [r7, #14]
 8001422:	461a      	mov	r2, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4413      	add	r3, r2
 8001428:	787a      	ldrb	r2, [r7, #1]
 800142a:	701a      	strb	r2, [r3, #0]
    
    if (data) {
 800142c:	6a3b      	ldr	r3, [r7, #32]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d015      	beq.n	800145e <Gas_BuildFrame+0x90>
        uint16_t data_len = (uint16_t)strlen(data);
 8001432:	6a38      	ldr	r0, [r7, #32]
 8001434:	f7fe ff54 	bl	80002e0 <strlen>
 8001438:	4603      	mov	r3, r0
 800143a:	81bb      	strh	r3, [r7, #12]
        if (data_len > 22) data_len = 22;
 800143c:	89bb      	ldrh	r3, [r7, #12]
 800143e:	2b16      	cmp	r3, #22
 8001440:	d901      	bls.n	8001446 <Gas_BuildFrame+0x78>
 8001442:	2316      	movs	r3, #22
 8001444:	81bb      	strh	r3, [r7, #12]
        memcpy(&buffer[pos], data, data_len);
 8001446:	89fb      	ldrh	r3, [r7, #14]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	4413      	add	r3, r2
 800144c:	89ba      	ldrh	r2, [r7, #12]
 800144e:	6a39      	ldr	r1, [r7, #32]
 8001450:	4618      	mov	r0, r3
 8001452:	f013 f96d 	bl	8014730 <memcpy>
        pos += data_len;
 8001456:	89fa      	ldrh	r2, [r7, #14]
 8001458:	89bb      	ldrh	r3, [r7, #12]
 800145a:	4413      	add	r3, r2
 800145c:	81fb      	strh	r3, [r7, #14]
    }
    
    buffer[pos] = Gas_CalculateCRC(&buffer[1], pos - 1);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	1c58      	adds	r0, r3, #1
 8001462:	89fb      	ldrh	r3, [r7, #14]
 8001464:	3b01      	subs	r3, #1
 8001466:	b299      	uxth	r1, r3
 8001468:	89fb      	ldrh	r3, [r7, #14]
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	18d4      	adds	r4, r2, r3
 800146e:	f7ff ff8e 	bl	800138e <Gas_CalculateCRC>
 8001472:	4603      	mov	r3, r0
 8001474:	7023      	strb	r3, [r4, #0]
    pos++;
 8001476:	89fb      	ldrh	r3, [r7, #14]
 8001478:	3301      	adds	r3, #1
 800147a:	81fb      	strh	r3, [r7, #14]
    
    return pos;
 800147c:	89fb      	ldrh	r3, [r7, #14]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	bd90      	pop	{r4, r7, pc}

08001486 <Gas_ParseFrame>:

int Gas_ParseFrame(const uint8_t *buffer, uint16_t len, GasFrame_t *frame) {
 8001486:	b580      	push	{r7, lr}
 8001488:	b086      	sub	sp, #24
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	460b      	mov	r3, r1
 8001490:	607a      	str	r2, [r7, #4]
 8001492:	817b      	strh	r3, [r7, #10]
    if (len < 5) return -1; // Too short
 8001494:	897b      	ldrh	r3, [r7, #10]
 8001496:	2b04      	cmp	r3, #4
 8001498:	d802      	bhi.n	80014a0 <Gas_ParseFrame+0x1a>
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
 800149e:	e045      	b.n	800152c <Gas_ParseFrame+0xa6>
    if (buffer[0] != GAS_STX) return -2; // No STX
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d002      	beq.n	80014ae <Gas_ParseFrame+0x28>
 80014a8:	f06f 0301 	mvn.w	r3, #1
 80014ac:	e03e      	b.n	800152c <Gas_ParseFrame+0xa6>
    
    uint8_t crc_calc = Gas_CalculateCRC(&buffer[1], len - 2);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	1c5a      	adds	r2, r3, #1
 80014b2:	897b      	ldrh	r3, [r7, #10]
 80014b4:	3b02      	subs	r3, #2
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	4619      	mov	r1, r3
 80014ba:	4610      	mov	r0, r2
 80014bc:	f7ff ff67 	bl	800138e <Gas_CalculateCRC>
 80014c0:	4603      	mov	r3, r0
 80014c2:	75bb      	strb	r3, [r7, #22]
    if (crc_calc != buffer[len - 1]) return -3; // CRC Error
 80014c4:	897b      	ldrh	r3, [r7, #10]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	4413      	add	r3, r2
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	7dba      	ldrb	r2, [r7, #22]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d002      	beq.n	80014da <Gas_ParseFrame+0x54>
 80014d4:	f06f 0302 	mvn.w	r3, #2
 80014d8:	e028      	b.n	800152c <Gas_ParseFrame+0xa6>
    
    frame->addr_high = buffer[1];
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	3301      	adds	r3, #1
 80014de:	781a      	ldrb	r2, [r3, #0]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	701a      	strb	r2, [r3, #0]
    frame->addr_low = buffer[2];
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	3302      	adds	r3, #2
 80014e8:	781a      	ldrb	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	705a      	strb	r2, [r3, #1]
    frame->cmd = buffer[3];
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	3303      	adds	r3, #3
 80014f2:	781a      	ldrb	r2, [r3, #0]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	709a      	strb	r2, [r3, #2]
    
    uint8_t data_len = len - 5;
 80014f8:	897b      	ldrh	r3, [r7, #10]
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	3b05      	subs	r3, #5
 80014fe:	75fb      	strb	r3, [r7, #23]
    if (data_len > 22) data_len = 22;
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	2b16      	cmp	r3, #22
 8001504:	d901      	bls.n	800150a <Gas_ParseFrame+0x84>
 8001506:	2316      	movs	r3, #22
 8001508:	75fb      	strb	r3, [r7, #23]
    frame->data_len = data_len;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	7dfa      	ldrb	r2, [r7, #23]
 800150e:	769a      	strb	r2, [r3, #26]
    memcpy(frame->data, &buffer[4], data_len);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	1cd8      	adds	r0, r3, #3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	3304      	adds	r3, #4
 8001518:	7dfa      	ldrb	r2, [r7, #23]
 800151a:	4619      	mov	r1, r3
 800151c:	f013 f908 	bl	8014730 <memcpy>
    frame->data[data_len] = '\0';
 8001520:	7dfb      	ldrb	r3, [r7, #23]
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	2200      	movs	r2, #0
 8001528:	70da      	strb	r2, [r3, #3]
    
    return 0;
 800152a:	2300      	movs	r3, #0
}
 800152c:	4618      	mov	r0, r3
 800152e:	3718      	adds	r7, #24
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	@ 0x28
 8001538:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]
 8001548:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800154a:	4b45      	ldr	r3, [pc, #276]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800154c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001550:	4a43      	ldr	r2, [pc, #268]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001552:	f043 0304 	orr.w	r3, r3, #4
 8001556:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800155a:	4b41      	ldr	r3, [pc, #260]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800155c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001560:	f003 0304 	and.w	r3, r3, #4
 8001564:	613b      	str	r3, [r7, #16]
 8001566:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001568:	4b3d      	ldr	r3, [pc, #244]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800156a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800156e:	4a3c      	ldr	r2, [pc, #240]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001570:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001574:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001578:	4b39      	ldr	r3, [pc, #228]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800157a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800157e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001586:	4b36      	ldr	r3, [pc, #216]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800158c:	4a34      	ldr	r2, [pc, #208]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800158e:	f043 0301 	orr.w	r3, r3, #1
 8001592:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001596:	4b32      	ldr	r3, [pc, #200]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001598:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	60bb      	str	r3, [r7, #8]
 80015a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015ac:	f043 0302 	orr.w	r3, r3, #2
 80015b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015ba:	f003 0302 	and.w	r3, r3, #2
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015c2:	4b27      	ldr	r3, [pc, #156]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c8:	4a25      	ldr	r2, [pc, #148]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015ca:	f043 0310 	orr.w	r3, r3, #16
 80015ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015d2:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d8:	f003 0310 	and.w	r3, r3, #16
 80015dc:	603b      	str	r3, [r7, #0]
 80015de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin|SPI2_CS_Pin|SPI2_RST_Pin, GPIO_PIN_RESET);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f245 0102 	movw	r1, #20482	@ 0x5002
 80015e6:	481f      	ldr	r0, [pc, #124]	@ (8001664 <MX_GPIO_Init+0x130>)
 80015e8:	f005 fe94 	bl	8007314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(KeyRow_1_GPIO_Port, KeyRow_1_Pin, GPIO_PIN_SET);
 80015ec:	2201      	movs	r2, #1
 80015ee:	2104      	movs	r1, #4
 80015f0:	481c      	ldr	r0, [pc, #112]	@ (8001664 <MX_GPIO_Init+0x130>)
 80015f2:	f005 fe8f 	bl	8007314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin, GPIO_PIN_SET);
 80015f6:	2201      	movs	r2, #1
 80015f8:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 80015fc:	481a      	ldr	r0, [pc, #104]	@ (8001668 <MX_GPIO_Init+0x134>)
 80015fe:	f005 fe89 	bl	8007314 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin;
 8001602:	f245 0306 	movw	r3, #20486	@ 0x5006
 8001606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	2301      	movs	r3, #1
 800160a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001610:	2302      	movs	r3, #2
 8001612:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	4812      	ldr	r0, [pc, #72]	@ (8001664 <MX_GPIO_Init+0x130>)
 800161c:	f005 fcb2 	bl	8006f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
  GPIO_InitStruct.Pin = KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin;
 8001620:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001626:	2301      	movs	r3, #1
 8001628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800162e:	2302      	movs	r3, #2
 8001630:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	480b      	ldr	r0, [pc, #44]	@ (8001668 <MX_GPIO_Init+0x134>)
 800163a:	f005 fca3 	bl	8006f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
  GPIO_InitStruct.Pin = KeyCol_1_Pin|KeyCol_2_Pin|KeyCol_3_Pin|KeyCol_4_Pin;
 800163e:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001644:	2300      	movs	r3, #0
 8001646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001648:	2301      	movs	r3, #1
 800164a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	4619      	mov	r1, r3
 8001652:	4805      	ldr	r0, [pc, #20]	@ (8001668 <MX_GPIO_Init+0x134>)
 8001654:	f005 fc96 	bl	8006f84 <HAL_GPIO_Init>

}
 8001658:	bf00      	nop
 800165a:	3728      	adds	r7, #40	@ 0x28
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	58024400 	.word	0x58024400
 8001664:	58020400 	.word	0x58020400
 8001668:	58021000 	.word	0x58021000

0800166c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001670:	4b1b      	ldr	r3, [pc, #108]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001672:	4a1c      	ldr	r2, [pc, #112]	@ (80016e4 <MX_I2C1_Init+0x78>)
 8001674:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8001676:	4b1a      	ldr	r3, [pc, #104]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001678:	4a1b      	ldr	r2, [pc, #108]	@ (80016e8 <MX_I2C1_Init+0x7c>)
 800167a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800167c:	4b18      	ldr	r3, [pc, #96]	@ (80016e0 <MX_I2C1_Init+0x74>)
 800167e:	2200      	movs	r2, #0
 8001680:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001682:	4b17      	ldr	r3, [pc, #92]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001684:	2201      	movs	r2, #1
 8001686:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001688:	4b15      	ldr	r3, [pc, #84]	@ (80016e0 <MX_I2C1_Init+0x74>)
 800168a:	2200      	movs	r2, #0
 800168c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800168e:	4b14      	ldr	r3, [pc, #80]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001690:	2200      	movs	r2, #0
 8001692:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001694:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001696:	2200      	movs	r2, #0
 8001698:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_I2C1_Init+0x74>)
 800169c:	2200      	movs	r2, #0
 800169e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016a6:	480e      	ldr	r0, [pc, #56]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016a8:	f005 fe4e 	bl	8007348 <HAL_I2C_Init>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016b2:	f000 fb49 	bl	8001d48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016b6:	2100      	movs	r1, #0
 80016b8:	4809      	ldr	r0, [pc, #36]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016ba:	f007 fab5 	bl	8008c28 <HAL_I2CEx_ConfigAnalogFilter>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016c4:	f000 fb40 	bl	8001d48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016c8:	2100      	movs	r1, #0
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016cc:	f007 faf7 	bl	8008cbe <HAL_I2CEx_ConfigDigitalFilter>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016d6:	f000 fb37 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	240002b0 	.word	0x240002b0
 80016e4:	40005400 	.word	0x40005400
 80016e8:	00b03fdb 	.word	0x00b03fdb

080016ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b0ba      	sub	sp, #232	@ 0xe8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	22c0      	movs	r2, #192	@ 0xc0
 800170a:	2100      	movs	r1, #0
 800170c:	4618      	mov	r0, r3
 800170e:	f012 ffcd 	bl	80146ac <memset>
  if(i2cHandle->Instance==I2C1)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a2e      	ldr	r2, [pc, #184]	@ (80017d0 <HAL_I2C_MspInit+0xe4>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d155      	bne.n	80017c8 <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800171c:	f04f 0208 	mov.w	r2, #8
 8001720:	f04f 0300 	mov.w	r3, #0
 8001724:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001728:	2300      	movs	r3, #0
 800172a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800172e:	f107 0310 	add.w	r3, r7, #16
 8001732:	4618      	mov	r0, r3
 8001734:	f009 fde0 	bl	800b2f8 <HAL_RCCEx_PeriphCLKConfig>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800173e:	f000 fb03 	bl	8001d48 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001742:	4b24      	ldr	r3, [pc, #144]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 8001744:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001748:	4a22      	ldr	r2, [pc, #136]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 800174a:	f043 0302 	orr.w	r3, r3, #2
 800174e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001752:	4b20      	ldr	r3, [pc, #128]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 8001754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001758:	f003 0302 	and.w	r3, r3, #2
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001760:	23c0      	movs	r3, #192	@ 0xc0
 8001762:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001766:	2312      	movs	r3, #18
 8001768:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	2300      	movs	r3, #0
 800176e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001772:	2302      	movs	r3, #2
 8001774:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001778:	2304      	movs	r3, #4
 800177a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001782:	4619      	mov	r1, r3
 8001784:	4814      	ldr	r0, [pc, #80]	@ (80017d8 <HAL_I2C_MspInit+0xec>)
 8001786:	f005 fbfd 	bl	8006f84 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800178a:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 800178c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001790:	4a10      	ldr	r2, [pc, #64]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 8001792:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001796:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800179a:	4b0e      	ldr	r3, [pc, #56]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 800179c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	210c      	movs	r1, #12
 80017ac:	201f      	movs	r0, #31
 80017ae:	f002 fce6 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80017b2:	201f      	movs	r0, #31
 80017b4:	f002 fcfd 	bl	80041b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 80017b8:	2200      	movs	r2, #0
 80017ba:	210c      	movs	r1, #12
 80017bc:	2020      	movs	r0, #32
 80017be:	f002 fcde 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80017c2:	2020      	movs	r0, #32
 80017c4:	f002 fcf5 	bl	80041b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80017c8:	bf00      	nop
 80017ca:	37e8      	adds	r7, #232	@ 0xe8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40005400 	.word	0x40005400
 80017d4:	58024400 	.word	0x58024400
 80017d8:	58020400 	.word	0x58020400

080017dc <Keyboard_Init>:
};

static char last_key = 0;
static uint32_t last_scan_time = 0;

void Keyboard_Init(void) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < KEY_ROWS; i++) {
 80017e2:	2300      	movs	r3, #0
 80017e4:	71fb      	strb	r3, [r7, #7]
 80017e6:	e00e      	b.n	8001806 <Keyboard_Init+0x2a>
        HAL_GPIO_WritePin(row_ports[i], row_pins[i], GPIO_PIN_SET);
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001818 <Keyboard_Init+0x3c>)
 80017ec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	4a0a      	ldr	r2, [pc, #40]	@ (800181c <Keyboard_Init+0x40>)
 80017f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017f8:	2201      	movs	r2, #1
 80017fa:	4619      	mov	r1, r3
 80017fc:	f005 fd8a 	bl	8007314 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < KEY_ROWS; i++) {
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	3301      	adds	r3, #1
 8001804:	71fb      	strb	r3, [r7, #7]
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	2b04      	cmp	r3, #4
 800180a:	d9ed      	bls.n	80017e8 <Keyboard_Init+0xc>
    }
}
 800180c:	bf00      	nop
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	24000000 	.word	0x24000000
 800181c:	24000014 	.word	0x24000014

08001820 <Keyboard_Scan>:

char Keyboard_Scan(void) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8001826:	2300      	movs	r3, #0
 8001828:	71fb      	strb	r3, [r7, #7]
 800182a:	e04f      	b.n	80018cc <Keyboard_Scan+0xac>
        HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_RESET);
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	4a2b      	ldr	r2, [pc, #172]	@ (80018dc <Keyboard_Scan+0xbc>)
 8001830:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	4a2a      	ldr	r2, [pc, #168]	@ (80018e0 <Keyboard_Scan+0xc0>)
 8001838:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800183c:	2200      	movs	r2, #0
 800183e:	4619      	mov	r1, r3
 8001840:	f005 fd68 	bl	8007314 <HAL_GPIO_WritePin>
        
        for(volatile int i=0; i<50; i++);
 8001844:	2300      	movs	r3, #0
 8001846:	603b      	str	r3, [r7, #0]
 8001848:	e002      	b.n	8001850 <Keyboard_Scan+0x30>
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	3301      	adds	r3, #1
 800184e:	603b      	str	r3, [r7, #0]
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	2b31      	cmp	r3, #49	@ 0x31
 8001854:	ddf9      	ble.n	800184a <Keyboard_Scan+0x2a>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001856:	2300      	movs	r3, #0
 8001858:	71bb      	strb	r3, [r7, #6]
 800185a:	e025      	b.n	80018a8 <Keyboard_Scan+0x88>
            if (HAL_GPIO_ReadPin(col_ports[c], col_pins[c]) == GPIO_PIN_RESET) {
 800185c:	79bb      	ldrb	r3, [r7, #6]
 800185e:	4a21      	ldr	r2, [pc, #132]	@ (80018e4 <Keyboard_Scan+0xc4>)
 8001860:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001864:	79bb      	ldrb	r3, [r7, #6]
 8001866:	4920      	ldr	r1, [pc, #128]	@ (80018e8 <Keyboard_Scan+0xc8>)
 8001868:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800186c:	4619      	mov	r1, r3
 800186e:	4610      	mov	r0, r2
 8001870:	f005 fd38 	bl	80072e4 <HAL_GPIO_ReadPin>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d113      	bne.n	80018a2 <Keyboard_Scan+0x82>
                HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_SET);
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	4a17      	ldr	r2, [pc, #92]	@ (80018dc <Keyboard_Scan+0xbc>)
 800187e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	4a16      	ldr	r2, [pc, #88]	@ (80018e0 <Keyboard_Scan+0xc0>)
 8001886:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800188a:	2201      	movs	r2, #1
 800188c:	4619      	mov	r1, r3
 800188e:	f005 fd41 	bl	8007314 <HAL_GPIO_WritePin>
                return key_map[r][c];
 8001892:	79fa      	ldrb	r2, [r7, #7]
 8001894:	79bb      	ldrb	r3, [r7, #6]
 8001896:	4915      	ldr	r1, [pc, #84]	@ (80018ec <Keyboard_Scan+0xcc>)
 8001898:	0092      	lsls	r2, r2, #2
 800189a:	440a      	add	r2, r1
 800189c:	4413      	add	r3, r2
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	e018      	b.n	80018d4 <Keyboard_Scan+0xb4>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 80018a2:	79bb      	ldrb	r3, [r7, #6]
 80018a4:	3301      	adds	r3, #1
 80018a6:	71bb      	strb	r3, [r7, #6]
 80018a8:	79bb      	ldrb	r3, [r7, #6]
 80018aa:	2b03      	cmp	r3, #3
 80018ac:	d9d6      	bls.n	800185c <Keyboard_Scan+0x3c>
            }
        }
        HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_SET);
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	4a0a      	ldr	r2, [pc, #40]	@ (80018dc <Keyboard_Scan+0xbc>)
 80018b2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	4a09      	ldr	r2, [pc, #36]	@ (80018e0 <Keyboard_Scan+0xc0>)
 80018ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018be:	2201      	movs	r2, #1
 80018c0:	4619      	mov	r1, r3
 80018c2:	f005 fd27 	bl	8007314 <HAL_GPIO_WritePin>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	3301      	adds	r3, #1
 80018ca:	71fb      	strb	r3, [r7, #7]
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	d9ac      	bls.n	800182c <Keyboard_Scan+0xc>
    }
    return 0;
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	24000000 	.word	0x24000000
 80018e0:	24000014 	.word	0x24000014
 80018e4:	24000020 	.word	0x24000020
 80018e8:	24000030 	.word	0x24000030
 80018ec:	080158b0 	.word	0x080158b0

080018f0 <Keyboard_GetKey>:

char Keyboard_GetKey(void) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 80018f6:	f002 fb2b 	bl	8003f50 <HAL_GetTick>
 80018fa:	6078      	str	r0, [r7, #4]
    
    // ИСПРАВЛЕНИЕ #5: Убрана избыточная проверка переполнения
    // Unsigned arithmetic автоматически обрабатывает wrap-around
    if ((now - last_scan_time) >= 50) {
 80018fc:	4b0f      	ldr	r3, [pc, #60]	@ (800193c <Keyboard_GetKey+0x4c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b31      	cmp	r3, #49	@ 0x31
 8001906:	d913      	bls.n	8001930 <Keyboard_GetKey+0x40>
        last_scan_time = now;
 8001908:	4a0c      	ldr	r2, [pc, #48]	@ (800193c <Keyboard_GetKey+0x4c>)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6013      	str	r3, [r2, #0]
        
        char current_key = Keyboard_Scan();
 800190e:	f7ff ff87 	bl	8001820 <Keyboard_Scan>
 8001912:	4603      	mov	r3, r0
 8001914:	70fb      	strb	r3, [r7, #3]
        
        if (current_key != last_key) {
 8001916:	4b0a      	ldr	r3, [pc, #40]	@ (8001940 <Keyboard_GetKey+0x50>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	78fa      	ldrb	r2, [r7, #3]
 800191c:	429a      	cmp	r2, r3
 800191e:	d007      	beq.n	8001930 <Keyboard_GetKey+0x40>
            last_key = current_key;
 8001920:	4a07      	ldr	r2, [pc, #28]	@ (8001940 <Keyboard_GetKey+0x50>)
 8001922:	78fb      	ldrb	r3, [r7, #3]
 8001924:	7013      	strb	r3, [r2, #0]
            if (current_key != 0) {
 8001926:	78fb      	ldrb	r3, [r7, #3]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <Keyboard_GetKey+0x40>
                return current_key;
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	e000      	b.n	8001932 <Keyboard_GetKey+0x42>
            }
        }
    }
    
    return 0;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	24000308 	.word	0x24000308
 8001940:	24000304 	.word	0x24000304

08001944 <SSD1309_IsReady>:
void SSD1309_DrawString8x8(SSD1309_t *d, uint16_t x, uint16_t y, const char *s, SSD1309_Color_t c);

/* Асинхронное обновление дисплея */
void SSD1309_UpdateAsync(SSD1309_t *d);

static inline bool SSD1309_IsReady(const SSD1309_t *d) { return d->ready != 0u; }
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b00      	cmp	r3, #0
 8001956:	bf14      	ite	ne
 8001958:	2301      	movne	r3, #1
 800195a:	2300      	moveq	r3, #0
 800195c:	b2db      	uxtb	r3, r3
 800195e:	4618      	mov	r0, r3
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
	...

0800196c <UsbLog_Push>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* ====== USB CDC logger (non-blocking) ====== */
static void UsbLog_Push(const uint8_t *data, uint16_t len)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	460b      	mov	r3, r1
 8001976:	807b      	strh	r3, [r7, #2]
  for (uint16_t i = 0; i < len; i++) {
 8001978:	2300      	movs	r3, #0
 800197a:	81fb      	strh	r3, [r7, #14]
 800197c:	e026      	b.n	80019cc <UsbLog_Push+0x60>
    uint16_t next = (uint16_t)((usblog_wr + 1u) % USBLOG_RING_SZ);
 800197e:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <UsbLog_Push+0x78>)
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	b29b      	uxth	r3, r3
 8001984:	3301      	adds	r3, #1
 8001986:	b29b      	uxth	r3, r3
 8001988:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800198c:	81bb      	strh	r3, [r7, #12]
    if (next == usblog_rd) {
 800198e:	4b16      	ldr	r3, [pc, #88]	@ (80019e8 <UsbLog_Push+0x7c>)
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	b29b      	uxth	r3, r3
 8001994:	89ba      	ldrh	r2, [r7, #12]
 8001996:	429a      	cmp	r2, r3
 8001998:	d109      	bne.n	80019ae <UsbLog_Push+0x42>
      usblog_rd = (uint16_t)((usblog_rd + 1u) % USBLOG_RING_SZ);
 800199a:	4b13      	ldr	r3, [pc, #76]	@ (80019e8 <UsbLog_Push+0x7c>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	3301      	adds	r3, #1
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	4b0f      	ldr	r3, [pc, #60]	@ (80019e8 <UsbLog_Push+0x7c>)
 80019ac:	801a      	strh	r2, [r3, #0]
    }
    usblog_ring[usblog_wr] = data[i];
 80019ae:	89fb      	ldrh	r3, [r7, #14]
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	4413      	add	r3, r2
 80019b4:	4a0b      	ldr	r2, [pc, #44]	@ (80019e4 <UsbLog_Push+0x78>)
 80019b6:	8812      	ldrh	r2, [r2, #0]
 80019b8:	b292      	uxth	r2, r2
 80019ba:	7819      	ldrb	r1, [r3, #0]
 80019bc:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <UsbLog_Push+0x80>)
 80019be:	5499      	strb	r1, [r3, r2]
    usblog_wr = next;
 80019c0:	4a08      	ldr	r2, [pc, #32]	@ (80019e4 <UsbLog_Push+0x78>)
 80019c2:	89bb      	ldrh	r3, [r7, #12]
 80019c4:	8013      	strh	r3, [r2, #0]
  for (uint16_t i = 0; i < len; i++) {
 80019c6:	89fb      	ldrh	r3, [r7, #14]
 80019c8:	3301      	adds	r3, #1
 80019ca:	81fb      	strh	r3, [r7, #14]
 80019cc:	89fa      	ldrh	r2, [r7, #14]
 80019ce:	887b      	ldrh	r3, [r7, #2]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d3d4      	bcc.n	800197e <UsbLog_Push+0x12>
  }
}
 80019d4:	bf00      	nop
 80019d6:	bf00      	nop
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	24000fa0 	.word	0x24000fa0
 80019e8:	24000fa2 	.word	0x24000fa2
 80019ec:	240007a0 	.word	0x240007a0

080019f0 <UsbLog_Printf>:

void UsbLog_Printf(const char *fmt, ...)
{
 80019f0:	b40f      	push	{r0, r1, r2, r3}
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b0c2      	sub	sp, #264	@ 0x108
 80019f6:	af00      	add	r7, sp, #0
  char tmp[256];
  va_list ap;
  va_start(ap, fmt);
 80019f8:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80019fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001a00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001a04:	601a      	str	r2, [r3, #0]
  int n = vsnprintf(tmp, sizeof(tmp), fmt, ap);
 8001a06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001a0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001a0e:	1d38      	adds	r0, r7, #4
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001a16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a1a:	f012 fe39 	bl	8014690 <vsniprintf>
 8001a1e:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  va_end(ap);

  if (n <= 0) return;
 8001a22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	dd11      	ble.n	8001a4e <UsbLog_Printf+0x5e>
  if ((size_t)n > sizeof(tmp)) n = (int)sizeof(tmp);
 8001a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a32:	d903      	bls.n	8001a3c <UsbLog_Printf+0x4c>
 8001a34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a38:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  UsbLog_Push((const uint8_t*)tmp, (uint16_t)n);
 8001a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	4611      	mov	r1, r2
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ff90 	bl	800196c <UsbLog_Push>
 8001a4c:	e000      	b.n	8001a50 <UsbLog_Printf+0x60>
  if (n <= 0) return;
 8001a4e:	bf00      	nop
}
 8001a50:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001a54:	46bd      	mov	sp, r7
 8001a56:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a5a:	b004      	add	sp, #16
 8001a5c:	4770      	bx	lr
	...

08001a60 <UsbLog_Task>:

static void UsbLog_Task(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b092      	sub	sp, #72	@ 0x48
 8001a64:	af00      	add	r7, sp, #0
  if (usblog_rd == usblog_wr) return;
 8001a66:	4b27      	ldr	r3, [pc, #156]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001a68:	881b      	ldrh	r3, [r3, #0]
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	4b26      	ldr	r3, [pc, #152]	@ (8001b08 <UsbLog_Task+0xa8>)
 8001a6e:	881b      	ldrh	r3, [r3, #0]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d041      	beq.n	8001afa <UsbLog_Task+0x9a>

  uint8_t  chunk[USBLOG_CHUNK_SZ];
  uint16_t rd_snapshot = usblog_rd;
 8001a76:	4b23      	ldr	r3, [pc, #140]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001a78:	881b      	ldrh	r3, [r3, #0]
 8001a7a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
  uint16_t cnt = 0;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  while ((usblog_rd != usblog_wr) && (cnt < USBLOG_CHUNK_SZ)) {
 8001a84:	e01a      	b.n	8001abc <UsbLog_Task+0x5c>
    chunk[cnt++] = usblog_ring[usblog_rd];
 8001a86:	4b1f      	ldr	r3, [pc, #124]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001a88:	881b      	ldrh	r3, [r3, #0]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001a92:	1c59      	adds	r1, r3, #1
 8001a94:	f8a7 1046 	strh.w	r1, [r7, #70]	@ 0x46
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b0c <UsbLog_Task+0xac>)
 8001a9c:	5c9a      	ldrb	r2, [r3, r2]
 8001a9e:	f101 0348 	add.w	r3, r1, #72	@ 0x48
 8001aa2:	443b      	add	r3, r7
 8001aa4:	f803 2c48 	strb.w	r2, [r3, #-72]
    usblog_rd = (uint16_t)((usblog_rd + 1u) % USBLOG_RING_SZ);
 8001aa8:	4b16      	ldr	r3, [pc, #88]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001aaa:	881b      	ldrh	r3, [r3, #0]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	3301      	adds	r3, #1
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	4b12      	ldr	r3, [pc, #72]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001aba:	801a      	strh	r2, [r3, #0]
  while ((usblog_rd != usblog_wr) && (cnt < USBLOG_CHUNK_SZ)) {
 8001abc:	4b11      	ldr	r3, [pc, #68]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	4b11      	ldr	r3, [pc, #68]	@ (8001b08 <UsbLog_Task+0xa8>)
 8001ac4:	881b      	ldrh	r3, [r3, #0]
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d003      	beq.n	8001ad4 <UsbLog_Task+0x74>
 8001acc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001ad0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ad2:	d9d8      	bls.n	8001a86 <UsbLog_Task+0x26>
  }

  uint8_t res = CDC_Transmit_FS(chunk, cnt);
 8001ad4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001ad8:	463b      	mov	r3, r7
 8001ada:	4611      	mov	r1, r2
 8001adc:	4618      	mov	r0, r3
 8001ade:	f012 f835 	bl	8013b4c <CDC_Transmit_FS>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  if (res != 0) { // USBD_OK is 0
 8001ae8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d005      	beq.n	8001afc <UsbLog_Task+0x9c>
    usblog_rd = rd_snapshot;
 8001af0:	4a04      	ldr	r2, [pc, #16]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001af2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001af6:	8013      	strh	r3, [r2, #0]
 8001af8:	e000      	b.n	8001afc <UsbLog_Task+0x9c>
  if (usblog_rd == usblog_wr) return;
 8001afa:	bf00      	nop
  }
}
 8001afc:	3748      	adds	r7, #72	@ 0x48
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	24000fa2 	.word	0x24000fa2
 8001b08:	24000fa0 	.word	0x24000fa0
 8001b0c:	240007a0 	.word	0x240007a0

08001b10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b10:	b5b0      	push	{r4, r5, r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001b16:	f000 f8eb 	bl	8001cf0 <MPU_Config>

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b1a:	f002 f993 	bl	8003e44 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8001b1e:	f000 f843 	bl	8001ba8 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b22:	f7ff fd07 	bl	8001534 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b26:	f7ff fb87 	bl	8001238 <MX_DMA_Init>
  MX_I2C1_Init();
 8001b2a:	f7ff fd9f 	bl	800166c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001b2e:	f001 f89d 	bl	8002c6c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b32:	f001 f8e9 	bl	8002d08 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001b36:	f002 f837 	bl	8003ba8 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 8001b3a:	f011 ff47 	bl	80139cc <MX_USB_DEVICE_Init>
  MX_SPI2_Init();
 8001b3e:	f000 f909 	bl	8001d54 <MX_SPI2_Init>

  /* USER CODE BEGIN 2 */

  /* OLED init */
  SSD1309_Config_t cfg = {
 8001b42:	4b16      	ldr	r3, [pc, #88]	@ (8001b9c <main+0x8c>)
 8001b44:	1d3c      	adds	r4, r7, #4
 8001b46:	461d      	mov	r5, r3
 8001b48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    .rst_port = SPI2_RST_GPIO_Port, .rst_pin = SPI2_RST_Pin,
    .col_offset = 2u,
    .invert = 0u
  };

  SSD1309_Init(&oled, &cfg);
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	4619      	mov	r1, r3
 8001b58:	4811      	ldr	r0, [pc, #68]	@ (8001ba0 <main+0x90>)
 8001b5a:	f000 fc8a 	bl	8002472 <SSD1309_Init>
  SSD1309_BeginAsync(&oled);
 8001b5e:	4810      	ldr	r0, [pc, #64]	@ (8001ba0 <main+0x90>)
 8001b60:	f000 fcbd 	bl	80024de <SSD1309_BeginAsync>

  HAL_Delay(1000); // More delay for USB
 8001b64:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b68:	f002 f9fe 	bl	8003f68 <HAL_Delay>
  UsbLog_Printf("=== System Started ===\r\n");
 8001b6c:	480d      	ldr	r0, [pc, #52]	@ (8001ba4 <main+0x94>)
 8001b6e:	f7ff ff3f 	bl	80019f0 <UsbLog_Printf>

  UI_Init();
 8001b72:	f001 f9e3 	bl	8002f3c <UI_Init>

  /* Infinite loop */
  while (1)
  {
    /* Dispenser polling and UART handling - MUST BE CALLED EVERY LOOP */
    Dispenser_Update();
 8001b76:	f7fe ff19 	bl	80009ac <Dispenser_Update>

    /* OLED driver task */
    SSD1309_Task(&oled);
 8001b7a:	4809      	ldr	r0, [pc, #36]	@ (8001ba0 <main+0x90>)
 8001b7c:	f000 fcd4 	bl	8002528 <SSD1309_Task>

    /* USB logger task */
    UsbLog_Task();
 8001b80:	f7ff ff6e 	bl	8001a60 <UsbLog_Task>

    /* Process keyboard input - ALWAYS, regardless of display state */
    UI_ProcessInput();
 8001b84:	f001 fd56 	bl	8003634 <UI_ProcessInput>

    /* Update display only when ready */
    if (SSD1309_IsReady(&oled)) {
 8001b88:	4805      	ldr	r0, [pc, #20]	@ (8001ba0 <main+0x90>)
 8001b8a:	f7ff fedb 	bl	8001944 <SSD1309_IsReady>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d0f0      	beq.n	8001b76 <main+0x66>
      UI_Draw();
 8001b94:	f001 ffc6 	bl	8003b24 <UI_Draw>
    Dispenser_Update();
 8001b98:	e7ed      	b.n	8001b76 <main+0x66>
 8001b9a:	bf00      	nop
 8001b9c:	08015608 	.word	0x08015608
 8001ba0:	24000320 	.word	0x24000320
 8001ba4:	080155ec 	.word	0x080155ec

08001ba8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b09c      	sub	sp, #112	@ 0x70
 8001bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb2:	224c      	movs	r2, #76	@ 0x4c
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f012 fd78 	bl	80146ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bbc:	1d3b      	adds	r3, r7, #4
 8001bbe:	2220      	movs	r2, #32
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f012 fd72 	bl	80146ac <memset>

  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001bc8:	2002      	movs	r0, #2
 8001bca:	f008 fb65 	bl	800a298 <HAL_PWREx_ConfigSupply>

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001bce:	2300      	movs	r3, #0
 8001bd0:	603b      	str	r3, [r7, #0]
 8001bd2:	4b31      	ldr	r3, [pc, #196]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	4a30      	ldr	r2, [pc, #192]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001bd8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bdc:	6193      	str	r3, [r2, #24]
 8001bde:	4b2e      	ldr	r3, [pc, #184]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001be6:	603b      	str	r3, [r7, #0]
 8001be8:	4b2c      	ldr	r3, [pc, #176]	@ (8001c9c <SystemClock_Config+0xf4>)
 8001bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bec:	4a2b      	ldr	r2, [pc, #172]	@ (8001c9c <SystemClock_Config+0xf4>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001bf4:	4b29      	ldr	r3, [pc, #164]	@ (8001c9c <SystemClock_Config+0xf4>)
 8001bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	603b      	str	r3, [r7, #0]
 8001bfe:	683b      	ldr	r3, [r7, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001c00:	bf00      	nop
 8001c02:	4b25      	ldr	r3, [pc, #148]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c0e:	d1f8      	bne.n	8001c02 <SystemClock_Config+0x5a>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8001c10:	2321      	movs	r3, #33	@ 0x21
 8001c12:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c18:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c22:	2302      	movs	r3, #2
 8001c24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001c26:	2305      	movs	r3, #5
 8001c28:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001c2a:	23c0      	movs	r3, #192	@ 0xc0
 8001c2c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8001c32:	230f      	movs	r3, #15
 8001c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c36:	2302      	movs	r3, #2
 8001c38:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001c3a:	230c      	movs	r3, #12
 8001c3c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001c46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f008 fb6e 	bl	800a32c <HAL_RCC_OscConfig>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <SystemClock_Config+0xb2>
    Error_Handler();
 8001c56:	f000 f877 	bl	8001d48 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c5a:	233f      	movs	r3, #63	@ 0x3f
 8001c5c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001c66:	2308      	movs	r3, #8
 8001c68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001c6a:	2340      	movs	r3, #64	@ 0x40
 8001c6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001c6e:	2340      	movs	r3, #64	@ 0x40
 8001c70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001c72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c76:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001c78:	2340      	movs	r3, #64	@ 0x40
 8001c7a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001c7c:	1d3b      	adds	r3, r7, #4
 8001c7e:	2104      	movs	r1, #4
 8001c80:	4618      	mov	r0, r3
 8001c82:	f008 ffad 	bl	800abe0 <HAL_RCC_ClockConfig>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <SystemClock_Config+0xe8>
    Error_Handler();
 8001c8c:	f000 f85c 	bl	8001d48 <Error_Handler>
  }
}
 8001c90:	bf00      	nop
 8001c92:	3770      	adds	r7, #112	@ 0x70
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	58024800 	.word	0x58024800
 8001c9c:	58000400 	.word	0x58000400

08001ca0 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */

#if SSD1309_HAL_SPI_CALLBACKS_ENABLED
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  if (hspi == &hspi2) {
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a05      	ldr	r2, [pc, #20]	@ (8001cc0 <HAL_SPI_TxCpltCallback+0x20>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d103      	bne.n	8001cb8 <HAL_SPI_TxCpltCallback+0x18>
    SSD1309_OnSpiTxCplt(&oled, hspi);
 8001cb0:	6879      	ldr	r1, [r7, #4]
 8001cb2:	4804      	ldr	r0, [pc, #16]	@ (8001cc4 <HAL_SPI_TxCpltCallback+0x24>)
 8001cb4:	f000 fdb6 	bl	8002824 <SSD1309_OnSpiTxCplt>
  }
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	24000fa4 	.word	0x24000fa4
 8001cc4:	24000320 	.word	0x24000320

08001cc8 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  if (hspi == &hspi2) {
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a05      	ldr	r2, [pc, #20]	@ (8001ce8 <HAL_SPI_ErrorCallback+0x20>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d103      	bne.n	8001ce0 <HAL_SPI_ErrorCallback+0x18>
    SSD1309_OnSpiError(&oled, hspi);
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	4804      	ldr	r0, [pc, #16]	@ (8001cec <HAL_SPI_ErrorCallback+0x24>)
 8001cdc:	f000 fdf8 	bl	80028d0 <SSD1309_OnSpiError>
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	24000fa4 	.word	0x24000fa4
 8001cec:	24000320 	.word	0x24000320

08001cf0 <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */
void MPU_Config(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001cf6:	463b      	mov	r3, r7
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]

  HAL_MPU_Disable();
 8001d02:	f002 fa71 	bl	80041e8 <HAL_MPU_Disable>

  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001d06:	2301      	movs	r3, #1
 8001d08:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001d12:	231f      	movs	r3, #31
 8001d14:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001d16:	2387      	movs	r3, #135	@ 0x87
 8001d18:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001d22:	2301      	movs	r3, #1
 8001d24:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001d26:	2301      	movs	r3, #1
 8001d28:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001d32:	463b      	mov	r3, r7
 8001d34:	4618      	mov	r0, r3
 8001d36:	f002 fa8f 	bl	8004258 <HAL_MPU_ConfigRegion>

  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001d3a:	2004      	movs	r0, #4
 8001d3c:	f002 fa6c 	bl	8004218 <HAL_MPU_Enable>
}
 8001d40:	bf00      	nop
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <Error_Handler>:

void Error_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d4c:	b672      	cpsid	i
}
 8001d4e:	bf00      	nop
  __disable_irq();
  while (1) { }
 8001d50:	bf00      	nop
 8001d52:	e7fd      	b.n	8001d50 <Error_Handler+0x8>

08001d54 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001d58:	4b28      	ldr	r3, [pc, #160]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d5a:	4a29      	ldr	r2, [pc, #164]	@ (8001e00 <MX_SPI2_Init+0xac>)
 8001d5c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d5e:	4b27      	ldr	r3, [pc, #156]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d60:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d64:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001d66:	4b25      	ldr	r3, [pc, #148]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d68:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d6c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d6e:	4b23      	ldr	r3, [pc, #140]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d70:	2207      	movs	r2, #7
 8001d72:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d74:	4b21      	ldr	r3, [pc, #132]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d7a:	4b20      	ldr	r3, [pc, #128]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d80:	4b1e      	ldr	r3, [pc, #120]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d82:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d86:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001d88:	4b1c      	ldr	r3, [pc, #112]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d8a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001d8e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d90:	4b1a      	ldr	r3, [pc, #104]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d96:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d9c:	4b17      	ldr	r3, [pc, #92]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001da2:	4b16      	ldr	r3, [pc, #88]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001da8:	4b14      	ldr	r3, [pc, #80]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001daa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dae:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001db0:	4b12      	ldr	r3, [pc, #72]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001db6:	4b11      	ldr	r3, [pc, #68]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001dce:	4b0b      	ldr	r3, [pc, #44]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001dd4:	4b09      	ldr	r3, [pc, #36]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001dda:	4b08      	ldr	r3, [pc, #32]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001de0:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001de6:	4805      	ldr	r0, [pc, #20]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001de8:	f00b f8b2 	bl	800cf50 <HAL_SPI_Init>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8001df2:	f7ff ffa9 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	24000fa4 	.word	0x24000fa4
 8001e00:	40003800 	.word	0x40003800

08001e04 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b0ba      	sub	sp, #232	@ 0xe8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e1c:	f107 0310 	add.w	r3, r7, #16
 8001e20:	22c0      	movs	r2, #192	@ 0xc0
 8001e22:	2100      	movs	r1, #0
 8001e24:	4618      	mov	r0, r3
 8001e26:	f012 fc41 	bl	80146ac <memset>
  if(spiHandle->Instance==SPI2)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a41      	ldr	r2, [pc, #260]	@ (8001f34 <HAL_SPI_MspInit+0x130>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d17b      	bne.n	8001f2c <HAL_SPI_MspInit+0x128>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001e34:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e38:	f04f 0300 	mov.w	r3, #0
 8001e3c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e44:	f107 0310 	add.w	r3, r7, #16
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f009 fa55 	bl	800b2f8 <HAL_RCCEx_PeriphCLKConfig>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001e54:	f7ff ff78 	bl	8001d48 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e58:	4b37      	ldr	r3, [pc, #220]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e5e:	4a36      	ldr	r2, [pc, #216]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e68:	4b33      	ldr	r3, [pc, #204]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e76:	4b30      	ldr	r3, [pc, #192]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e7c:	4a2e      	ldr	r2, [pc, #184]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e7e:	f043 0302 	orr.w	r3, r3, #2
 8001e82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e86:	4b2c      	ldr	r3, [pc, #176]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 8001e94:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001e98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001eae:	2305      	movs	r3, #5
 8001eb0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4820      	ldr	r0, [pc, #128]	@ (8001f3c <HAL_SPI_MspInit+0x138>)
 8001ebc:	f005 f862 	bl	8006f84 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 8001ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ec2:	4a20      	ldr	r2, [pc, #128]	@ (8001f44 <HAL_SPI_MspInit+0x140>)
 8001ec4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ec8:	2228      	movs	r2, #40	@ 0x28
 8001eca:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ece:	2240      	movs	r2, #64	@ 0x40
 8001ed0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ed8:	4b19      	ldr	r3, [pc, #100]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001eda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ede:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ee0:	4b17      	ldr	r3, [pc, #92]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ee6:	4b16      	ldr	r3, [pc, #88]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001eec:	4b14      	ldr	r3, [pc, #80]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001ef2:	4b13      	ldr	r3, [pc, #76]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ef4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ef8:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001efa:	4b11      	ldr	r3, [pc, #68]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001f00:	480f      	ldr	r0, [pc, #60]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001f02:	f002 f9e9 	bl	80042d8 <HAL_DMA_Init>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8001f0c:	f7ff ff1c 	bl	8001d48 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a0b      	ldr	r2, [pc, #44]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001f14:	679a      	str	r2, [r3, #120]	@ 0x78
 8001f16:	4a0a      	ldr	r2, [pc, #40]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2102      	movs	r1, #2
 8001f20:	2024      	movs	r0, #36	@ 0x24
 8001f22:	f002 f92c 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001f26:	2024      	movs	r0, #36	@ 0x24
 8001f28:	f002 f943 	bl	80041b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001f2c:	bf00      	nop
 8001f2e:	37e8      	adds	r7, #232	@ 0xe8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40003800 	.word	0x40003800
 8001f38:	58024400 	.word	0x58024400
 8001f3c:	58020400 	.word	0x58020400
 8001f40:	2400102c 	.word	0x2400102c
 8001f44:	40020088 	.word	0x40020088

08001f48 <cs_low>:
#include <string.h>

/* Внутренние фазы */
enum { PHASE_IDLE = 0, PHASE_INIT = 1, PHASE_PAGE_CMD = 2, PHASE_PAGE_DATA = 3 };

static inline void cs_low (SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.cs_port,  d->cfg.cs_pin,  GPIO_PIN_RESET); }
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6858      	ldr	r0, [r3, #4]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	891b      	ldrh	r3, [r3, #8]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	f005 f9da 	bl	8007314 <HAL_GPIO_WritePin>
 8001f60:	bf00      	nop
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <cs_high>:
static inline void cs_high(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.cs_port,  d->cfg.cs_pin,  GPIO_PIN_SET);   }
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6858      	ldr	r0, [r3, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	891b      	ldrh	r3, [r3, #8]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	f005 f9ca 	bl	8007314 <HAL_GPIO_WritePin>
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <dc_cmd>:
static inline void dc_cmd (SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.dc_port,  d->cfg.dc_pin,  GPIO_PIN_RESET); }
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	68d8      	ldr	r0, [r3, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	8a1b      	ldrh	r3, [r3, #16]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f005 f9ba 	bl	8007314 <HAL_GPIO_WritePin>
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <dc_data>:
static inline void dc_data(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.dc_port,  d->cfg.dc_pin,  GPIO_PIN_SET);   }
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68d8      	ldr	r0, [r3, #12]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	8a1b      	ldrh	r3, [r3, #16]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4619      	mov	r1, r3
 8001fbc:	f005 f9aa 	bl	8007314 <HAL_GPIO_WritePin>
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <rst_low>:
static inline void rst_low(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.rst_port, d->cfg.rst_pin, GPIO_PIN_RESET); }
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6958      	ldr	r0, [r3, #20]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	8b1b      	ldrh	r3, [r3, #24]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	4619      	mov	r1, r3
 8001fdc:	f005 f99a 	bl	8007314 <HAL_GPIO_WritePin>
 8001fe0:	bf00      	nop
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <rst_high>:
static inline void rst_high(SSD1309_t *d){HAL_GPIO_WritePin(d->cfg.rst_port, d->cfg.rst_pin, GPIO_PIN_SET);   }
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6958      	ldr	r0, [r3, #20]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	8b1b      	ldrh	r3, [r3, #24]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f005 f98a 	bl	8007314 <HAL_GPIO_WritePin>
 8002000:	bf00      	nop
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <dcache_clean>:

/* DCache clean helper: округление по 32 байта (cache line) */
static void dcache_clean(const void *addr, uint32_t len)
{
 8002008:	b480      	push	{r7}
 800200a:	b08b      	sub	sp, #44	@ 0x2c
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
#if defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ((SCB->CCR & SCB_CCR_DC_Msk) != 0U) {
 8002012:	4b20      	ldr	r3, [pc, #128]	@ (8002094 <dcache_clean+0x8c>)
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d034      	beq.n	8002088 <dcache_clean+0x80>
        uintptr_t a = (uintptr_t)addr;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	627b      	str	r3, [r7, #36]	@ 0x24
        uintptr_t a32 = a & ~((uintptr_t)31);
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	f023 031f 	bic.w	r3, r3, #31
 8002028:	623b      	str	r3, [r7, #32]
        uint32_t l32 = (uint32_t)(len + (uint32_t)(a - a32) + 31U) & ~31U;
 800202a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800202c:	6a3b      	ldr	r3, [r7, #32]
 800202e:	1ad2      	subs	r2, r2, r3
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	4413      	add	r3, r2
 8002034:	331f      	adds	r3, #31
 8002036:	f023 031f 	bic.w	r3, r3, #31
 800203a:	61fb      	str	r3, [r7, #28]
        SCB_CleanDCache_by_Addr((uint32_t *)a32, (int32_t)l32);
 800203c:	6a3a      	ldr	r2, [r7, #32]
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	61ba      	str	r2, [r7, #24]
 8002042:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	2b00      	cmp	r3, #0
 8002048:	dd1d      	ble.n	8002086 <dcache_clean+0x7e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	f003 021f 	and.w	r2, r3, #31
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	4413      	add	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800205a:	f3bf 8f4f 	dsb	sy
}
 800205e:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002060:	4a0c      	ldr	r2, [pc, #48]	@ (8002094 <dcache_clean+0x8c>)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	3320      	adds	r3, #32
 800206c:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	3b20      	subs	r3, #32
 8002072:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	2b00      	cmp	r3, #0
 8002078:	dcf2      	bgt.n	8002060 <dcache_clean+0x58>
  __ASM volatile ("dsb 0xF":::"memory");
 800207a:	f3bf 8f4f 	dsb	sy
}
 800207e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002080:	f3bf 8f6f 	isb	sy
}
 8002084:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8002086:	bf00      	nop
    }
#else
    (void)addr; (void)len;
#endif
}
 8002088:	bf00      	nop
 800208a:	372c      	adds	r7, #44	@ 0x2c
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	e000ed00 	.word	0xe000ed00

08002098 <build_init_seq>:

static void build_init_seq(SSD1309_t *d)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	73fb      	strb	r3, [r7, #15]

    /* базовая, совместимая с SSD1309 последовательность */
    d->init_seq[i++] = 0xAE;                 /* display OFF */
 80020a4:	7bfb      	ldrb	r3, [r7, #15]
 80020a6:	1c5a      	adds	r2, r3, #1
 80020a8:	73fa      	strb	r2, [r7, #15]
 80020aa:	461a      	mov	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4413      	add	r3, r2
 80020b0:	22ae      	movs	r2, #174	@ 0xae
 80020b2:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD5; d->init_seq[i++] = 0x80; /* clock div */
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
 80020b8:	1c5a      	adds	r2, r3, #1
 80020ba:	73fa      	strb	r2, [r7, #15]
 80020bc:	461a      	mov	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4413      	add	r3, r2
 80020c2:	22d5      	movs	r2, #213	@ 0xd5
 80020c4:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	1c5a      	adds	r2, r3, #1
 80020cc:	73fa      	strb	r2, [r7, #15]
 80020ce:	461a      	mov	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4413      	add	r3, r2
 80020d4:	2280      	movs	r2, #128	@ 0x80
 80020d6:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xA8; d->init_seq[i++] = 0x3F; /* multiplex 1/64 */
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	1c5a      	adds	r2, r3, #1
 80020de:	73fa      	strb	r2, [r7, #15]
 80020e0:	461a      	mov	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	22a8      	movs	r2, #168	@ 0xa8
 80020e8:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
 80020ee:	1c5a      	adds	r2, r3, #1
 80020f0:	73fa      	strb	r2, [r7, #15]
 80020f2:	461a      	mov	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4413      	add	r3, r2
 80020f8:	223f      	movs	r2, #63	@ 0x3f
 80020fa:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD3; d->init_seq[i++] = 0x00; /* display offset */
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	1c5a      	adds	r2, r3, #1
 8002102:	73fa      	strb	r2, [r7, #15]
 8002104:	461a      	mov	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	22d3      	movs	r2, #211	@ 0xd3
 800210c:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 8002110:	7bfb      	ldrb	r3, [r7, #15]
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	73fa      	strb	r2, [r7, #15]
 8002116:	461a      	mov	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4413      	add	r3, r2
 800211c:	2200      	movs	r2, #0
 800211e:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0x40;                 /* start line */
 8002122:	7bfb      	ldrb	r3, [r7, #15]
 8002124:	1c5a      	adds	r2, r3, #1
 8002126:	73fa      	strb	r2, [r7, #15]
 8002128:	461a      	mov	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4413      	add	r3, r2
 800212e:	2240      	movs	r2, #64	@ 0x40
 8002130:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    /* addressing: page */
    d->init_seq[i++] = 0x20; d->init_seq[i++] = 0x02;
 8002134:	7bfb      	ldrb	r3, [r7, #15]
 8002136:	1c5a      	adds	r2, r3, #1
 8002138:	73fa      	strb	r2, [r7, #15]
 800213a:	461a      	mov	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4413      	add	r3, r2
 8002140:	2220      	movs	r2, #32
 8002142:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 8002146:	7bfb      	ldrb	r3, [r7, #15]
 8002148:	1c5a      	adds	r2, r3, #1
 800214a:	73fa      	strb	r2, [r7, #15]
 800214c:	461a      	mov	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4413      	add	r3, r2
 8002152:	2202      	movs	r2, #2
 8002154:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    d->init_seq[i++] = 0xA1;                 /* seg remap */
 8002158:	7bfb      	ldrb	r3, [r7, #15]
 800215a:	1c5a      	adds	r2, r3, #1
 800215c:	73fa      	strb	r2, [r7, #15]
 800215e:	461a      	mov	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4413      	add	r3, r2
 8002164:	22a1      	movs	r2, #161	@ 0xa1
 8002166:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xC8;                 /* COM scan dec */
 800216a:	7bfb      	ldrb	r3, [r7, #15]
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	73fa      	strb	r2, [r7, #15]
 8002170:	461a      	mov	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	22c8      	movs	r2, #200	@ 0xc8
 8002178:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xDA; d->init_seq[i++] = 0x12; /* COM pins */
 800217c:	7bfb      	ldrb	r3, [r7, #15]
 800217e:	1c5a      	adds	r2, r3, #1
 8002180:	73fa      	strb	r2, [r7, #15]
 8002182:	461a      	mov	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4413      	add	r3, r2
 8002188:	22da      	movs	r2, #218	@ 0xda
 800218a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	1c5a      	adds	r2, r3, #1
 8002192:	73fa      	strb	r2, [r7, #15]
 8002194:	461a      	mov	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4413      	add	r3, r2
 800219a:	2212      	movs	r2, #18
 800219c:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0x81; d->init_seq[i++] = 0x7F; /* contrast */
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	1c5a      	adds	r2, r3, #1
 80021a4:	73fa      	strb	r2, [r7, #15]
 80021a6:	461a      	mov	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4413      	add	r3, r2
 80021ac:	2281      	movs	r2, #129	@ 0x81
 80021ae:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
 80021b4:	1c5a      	adds	r2, r3, #1
 80021b6:	73fa      	strb	r2, [r7, #15]
 80021b8:	461a      	mov	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4413      	add	r3, r2
 80021be:	227f      	movs	r2, #127	@ 0x7f
 80021c0:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD9; d->init_seq[i++] = 0xF1; /* precharge */
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
 80021c6:	1c5a      	adds	r2, r3, #1
 80021c8:	73fa      	strb	r2, [r7, #15]
 80021ca:	461a      	mov	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4413      	add	r3, r2
 80021d0:	22d9      	movs	r2, #217	@ 0xd9
 80021d2:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
 80021d8:	1c5a      	adds	r2, r3, #1
 80021da:	73fa      	strb	r2, [r7, #15]
 80021dc:	461a      	mov	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4413      	add	r3, r2
 80021e2:	22f1      	movs	r2, #241	@ 0xf1
 80021e4:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xDB; d->init_seq[i++] = 0x40; /* VCOMH */
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	1c5a      	adds	r2, r3, #1
 80021ec:	73fa      	strb	r2, [r7, #15]
 80021ee:	461a      	mov	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4413      	add	r3, r2
 80021f4:	22db      	movs	r2, #219	@ 0xdb
 80021f6:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	1c5a      	adds	r2, r3, #1
 80021fe:	73fa      	strb	r2, [r7, #15]
 8002200:	461a      	mov	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4413      	add	r3, r2
 8002206:	2240      	movs	r2, #64	@ 0x40
 8002208:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xA4;                 /* resume RAM */
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	1c5a      	adds	r2, r3, #1
 8002210:	73fa      	strb	r2, [r7, #15]
 8002212:	461a      	mov	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4413      	add	r3, r2
 8002218:	22a4      	movs	r2, #164	@ 0xa4
 800221a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = (d->cfg.invert ? 0xA7 : 0xA6); /* invert/normal */
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	7edb      	ldrb	r3, [r3, #27]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <build_init_seq+0x192>
 8002226:	22a7      	movs	r2, #167	@ 0xa7
 8002228:	e000      	b.n	800222c <build_init_seq+0x194>
 800222a:	22a6      	movs	r2, #166	@ 0xa6
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	1c59      	adds	r1, r3, #1
 8002230:	73f9      	strb	r1, [r7, #15]
 8002232:	4619      	mov	r1, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	440b      	add	r3, r1
 8002238:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    /* ВАЖНО: 0x8D (charge pump) НЕ обязателен для SSD1309 и на части модулей мешает.
       Поэтому убрано. */

    d->init_seq[i++] = 0xAF;                 /* display ON */
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	1c5a      	adds	r2, r3, #1
 8002240:	73fa      	strb	r2, [r7, #15]
 8002242:	461a      	mov	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4413      	add	r3, r2
 8002248:	22af      	movs	r2, #175	@ 0xaf
 800224a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    d->init_len = i;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	7bfa      	ldrb	r2, [r7, #15]
 8002252:	f883 2429 	strb.w	r2, [r3, #1065]	@ 0x429
    d->init_pos = 0;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 242a 	strb.w	r2, [r3, #1066]	@ 0x42a
}
 800225e:	bf00      	nop
 8002260:	3714      	adds	r7, #20
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <start_init_chunk>:

static void start_init_chunk(SSD1309_t *d)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b084      	sub	sp, #16
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d162      	bne.n	8002344 <start_init_chunk+0xda>

    if (d->init_pos >= d->init_len) {
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f893 242a 	ldrb.w	r2, [r3, #1066]	@ 0x42a
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f893 3429 	ldrb.w	r3, [r3, #1065]	@ 0x429
 800228a:	429a      	cmp	r2, r3
 800228c:	d30f      	bcc.n	80022ae <start_init_chunk+0x44>
        cs_high(d);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff fe6a 	bl	8001f68 <cs_high>
        d->ready = 1u;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
        d->phase = PHASE_IDLE;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
        d->init_step = 5u; /* done */
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2205      	movs	r2, #5
 80022a8:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
        return;
 80022ac:	e04b      	b.n	8002346 <start_init_chunk+0xdc>
    }

    uint8_t rem = (uint8_t)(d->init_len - d->init_pos);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 2429 	ldrb.w	r2, [r3, #1065]	@ 0x429
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f893 342a 	ldrb.w	r3, [r3, #1066]	@ 0x42a
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	73fb      	strb	r3, [r7, #15]
    d->tx_len = (rem > (uint8_t)sizeof(d->tx_cmd)) ? (uint8_t)sizeof(d->tx_cmd) : rem;
 80022be:	7bfb      	ldrb	r3, [r7, #15]
 80022c0:	2b08      	cmp	r3, #8
 80022c2:	bf28      	it	cs
 80022c4:	2308      	movcs	r3, #8
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f883 2468 	strb.w	r2, [r3, #1128]	@ 0x468

    memcpy(d->tx_cmd, &d->init_seq[d->init_pos], d->tx_len);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f503 608c 	add.w	r0, r3, #1120	@ 0x460
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f893 342a 	ldrb.w	r3, [r3, #1066]	@ 0x42a
 80022da:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	18d1      	adds	r1, r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80022e8:	461a      	mov	r2, r3
 80022ea:	f012 fa21 	bl	8014730 <memcpy>
    dcache_clean(d->tx_cmd, d->tx_len);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f503 628c 	add.w	r2, r3, #1120	@ 0x460
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80022fa:	4619      	mov	r1, r3
 80022fc:	4610      	mov	r0, r2
 80022fe:	f7ff fe83 	bl	8002008 <dcache_clean>

    dc_cmd(d);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff fe40 	bl	8001f88 <dc_cmd>
    cs_low(d);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f7ff fe1d 	bl	8001f48 <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, d->tx_cmd, d->tx_len) == HAL_OK) {
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6818      	ldr	r0, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f503 618c 	add.w	r1, r3, #1120	@ 0x460
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 800231e:	461a      	mov	r2, r3
 8002320:	f00a ff3a 	bl	800d198 <HAL_SPI_Transmit_DMA>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d108      	bne.n	800233c <start_init_chunk+0xd2>
        d->busy = 1u;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_INIT;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 800233a:	e004      	b.n	8002346 <start_init_chunk+0xdc>
    } else {
        cs_high(d); /* повторим позже в SSD1309_Task() */
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f7ff fe13 	bl	8001f68 <cs_high>
 8002342:	e000      	b.n	8002346 <start_init_chunk+0xdc>
    if (d->busy) return;
 8002344:	bf00      	nop
    }
}
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <start_page_cmd>:

static void start_page_cmd(SSD1309_t *d)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	d14d      	bne.n	80023fc <start_page_cmd+0xb0>

    const uint8_t col = d->cfg.col_offset;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	7e9b      	ldrb	r3, [r3, #26]
 8002364:	73fb      	strb	r3, [r7, #15]

    d->tx_cmd[0] = (uint8_t)(0xB0u | (d->page & 0x0Fu));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 800236c:	f003 030f 	and.w	r3, r3, #15
 8002370:	b2db      	uxtb	r3, r3
 8002372:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8002376:	b2da      	uxtb	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f883 2460 	strb.w	r2, [r3, #1120]	@ 0x460
    d->tx_cmd[1] = (uint8_t)(0x00u | (col & 0x0Fu));
 800237e:	7bfb      	ldrb	r3, [r7, #15]
 8002380:	f003 030f 	and.w	r3, r3, #15
 8002384:	b2da      	uxtb	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f883 2461 	strb.w	r2, [r3, #1121]	@ 0x461
    d->tx_cmd[2] = (uint8_t)(0x10u | ((col >> 4) & 0x0Fu));
 800238c:	7bfb      	ldrb	r3, [r7, #15]
 800238e:	091b      	lsrs	r3, r3, #4
 8002390:	b2db      	uxtb	r3, r3
 8002392:	f043 0310 	orr.w	r3, r3, #16
 8002396:	b2da      	uxtb	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f883 2462 	strb.w	r2, [r3, #1122]	@ 0x462
    d->tx_len = 3u;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2203      	movs	r2, #3
 80023a2:	f883 2468 	strb.w	r2, [r3, #1128]	@ 0x468

    dcache_clean(d->tx_cmd, d->tx_len);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f503 628c 	add.w	r2, r3, #1120	@ 0x460
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80023b2:	4619      	mov	r1, r3
 80023b4:	4610      	mov	r0, r2
 80023b6:	f7ff fe27 	bl	8002008 <dcache_clean>

    dc_cmd(d);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff fde4 	bl	8001f88 <dc_cmd>
    cs_low(d);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f7ff fdc1 	bl	8001f48 <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, d->tx_cmd, d->tx_len) == HAL_OK) {
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6818      	ldr	r0, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f503 618c 	add.w	r1, r3, #1120	@ 0x460
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80023d6:	461a      	mov	r2, r3
 80023d8:	f00a fede 	bl	800d198 <HAL_SPI_Transmit_DMA>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d108      	bne.n	80023f4 <start_page_cmd+0xa8>
        d->busy = 1u;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_PAGE_CMD;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2202      	movs	r2, #2
 80023ee:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 80023f2:	e004      	b.n	80023fe <start_page_cmd+0xb2>
    } else {
        cs_high(d);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7ff fdb7 	bl	8001f68 <cs_high>
 80023fa:	e000      	b.n	80023fe <start_page_cmd+0xb2>
    if (d->busy) return;
 80023fc:	bf00      	nop
    }
}
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <start_page_data>:

static void start_page_data(SSD1309_t *d)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b00      	cmp	r3, #0
 8002416:	d128      	bne.n	800246a <start_page_data+0x66>

    uint8_t *p = &d->fb[(uint32_t)d->page * SSD1309_WIDTH];
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 800241e:	01db      	lsls	r3, r3, #7
 8002420:	3320      	adds	r3, #32
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	60fb      	str	r3, [r7, #12]

    /* КЛЮЧЕВО: чистим DCache для области, которую DMA прочитает */
    dcache_clean(p, SSD1309_WIDTH);
 8002428:	2180      	movs	r1, #128	@ 0x80
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f7ff fdec 	bl	8002008 <dcache_clean>

    dc_data(d);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7ff fdb9 	bl	8001fa8 <dc_data>
    cs_low(d);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff fd86 	bl	8001f48 <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, p, SSD1309_WIDTH) == HAL_OK) {
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2280      	movs	r2, #128	@ 0x80
 8002442:	68f9      	ldr	r1, [r7, #12]
 8002444:	4618      	mov	r0, r3
 8002446:	f00a fea7 	bl	800d198 <HAL_SPI_Transmit_DMA>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d108      	bne.n	8002462 <start_page_data+0x5e>
        d->busy = 1u;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_PAGE_DATA;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2203      	movs	r2, #3
 800245c:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 8002460:	e004      	b.n	800246c <start_page_data+0x68>
    } else {
        cs_high(d);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7ff fd80 	bl	8001f68 <cs_high>
 8002468:	e000      	b.n	800246c <start_page_data+0x68>
    if (d->busy) return;
 800246a:	bf00      	nop
    }
}
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <SSD1309_Init>:

void SSD1309_Init(SSD1309_t *d, const SSD1309_Config_t *cfg)
{
 8002472:	b5b0      	push	{r4, r5, r7, lr}
 8002474:	b082      	sub	sp, #8
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	6039      	str	r1, [r7, #0]
    memset(d, 0, sizeof(*d));
 800247c:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8002480:	2100      	movs	r1, #0
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f012 f912 	bl	80146ac <memset>
    d->cfg = *cfg;
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	4614      	mov	r4, r2
 800248e:	461d      	mov	r5, r3
 8002490:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002492:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002494:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002498:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    d->ready = 0u;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    d->busy = 0u;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->dirty = 0u;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    d->phase = PHASE_IDLE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
    d->init_step = 0u;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428

    /* важно: CS держим high в idle */
    cs_high(d);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7ff fd4f 	bl	8001f68 <cs_high>
    dc_cmd(d);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff fd5c 	bl	8001f88 <dc_cmd>
    rst_high(d);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff fd89 	bl	8001fe8 <rst_high>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bdb0      	pop	{r4, r5, r7, pc}

080024de <SSD1309_BeginAsync>:

void SSD1309_BeginAsync(SSD1309_t *d)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b082      	sub	sp, #8
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
    d->ready = 0u;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    d->busy = 0u;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->dirty = 0u;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    d->phase = PHASE_IDLE;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
    d->init_step = 0u;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428

    cs_high(d);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7ff fd2a 	bl	8001f68 <cs_high>
    dc_cmd(d);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f7ff fd37 	bl	8001f88 <dc_cmd>
    rst_high(d);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7ff fd64 	bl	8001fe8 <rst_high>
}
 8002520:	bf00      	nop
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <SSD1309_Task>:

void SSD1309_Task(SSD1309_t *d)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8002530:	f001 fd0e 	bl	8003f50 <HAL_GetTick>
 8002534:	60f8      	str	r0, [r7, #12]

    /* Асинхронная инициализация без блокировок */
    if (!d->ready) {
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d15b      	bne.n	80025fa <SSD1309_Task+0xd2>
        switch (d->init_step) {
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f893 3428 	ldrb.w	r3, [r3, #1064]	@ 0x428
 8002548:	2b04      	cmp	r3, #4
 800254a:	d84e      	bhi.n	80025ea <SSD1309_Task+0xc2>
 800254c:	a201      	add	r2, pc, #4	@ (adr r2, 8002554 <SSD1309_Task+0x2c>)
 800254e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002552:	bf00      	nop
 8002554:	08002569 	.word	0x08002569
 8002558:	0800258d 	.word	0x0800258d
 800255c:	080025b3 	.word	0x080025b3
 8002560:	080025eb 	.word	0x080025eb
 8002564:	080025d7 	.word	0x080025d7
        case 0u:
            cs_high(d);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff fcfd 	bl	8001f68 <cs_high>
            dc_cmd(d);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7ff fd0a 	bl	8001f88 <dc_cmd>
            rst_low(d);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff fd27 	bl	8001fc8 <rst_low>
            d->t0_ms = now;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	68fa      	ldr	r2, [r7, #12]
 800257e:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
            d->init_step = 1u;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2201      	movs	r2, #1
 8002586:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
            break;
 800258a:	e035      	b.n	80025f8 <SSD1309_Task+0xd0>

        case 1u:
            if ((now - d->t0_ms) >= 20u) { /* чуть дольше reset */
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b13      	cmp	r3, #19
 8002598:	d929      	bls.n	80025ee <SSD1309_Task+0xc6>
                rst_high(d);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7ff fd24 	bl	8001fe8 <rst_high>
                d->t0_ms = now;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
                d->init_step = 2u;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2202      	movs	r2, #2
 80025ac:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
            }
            break;
 80025b0:	e01d      	b.n	80025ee <SSD1309_Task+0xc6>

        case 2u:
            if ((now - d->t0_ms) >= 120u) { /* чуть дольше после reset */
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b77      	cmp	r3, #119	@ 0x77
 80025be:	d918      	bls.n	80025f2 <SSD1309_Task+0xca>
                build_init_seq(d);
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f7ff fd69 	bl	8002098 <build_init_seq>
                d->init_step = 4u;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2204      	movs	r2, #4
 80025ca:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
                start_init_chunk(d);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7ff fe4b 	bl	800226a <start_init_chunk>
            }
            break;
 80025d4:	e00d      	b.n	80025f2 <SSD1309_Task+0xca>

        case 4u:
            if (!d->busy) start_init_chunk(d);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d109      	bne.n	80025f6 <SSD1309_Task+0xce>
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7ff fe41 	bl	800226a <start_init_chunk>
            break;
 80025e8:	e005      	b.n	80025f6 <SSD1309_Task+0xce>

        default:
            break;
 80025ea:	bf00      	nop
 80025ec:	e018      	b.n	8002620 <SSD1309_Task+0xf8>
            break;
 80025ee:	bf00      	nop
 80025f0:	e016      	b.n	8002620 <SSD1309_Task+0xf8>
            break;
 80025f2:	bf00      	nop
 80025f4:	e014      	b.n	8002620 <SSD1309_Task+0xf8>
            break;
 80025f6:	bf00      	nop
        }
        return;
 80025f8:	e012      	b.n	8002620 <SSD1309_Task+0xf8>
    }

    /* Обновление экрана по dirty */
    if (d->dirty && !d->busy) {
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 3422 	ldrb.w	r3, [r3, #1058]	@ 0x422
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b00      	cmp	r3, #0
 8002604:	d00c      	beq.n	8002620 <SSD1309_Task+0xf8>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b00      	cmp	r3, #0
 8002610:	d106      	bne.n	8002620 <SSD1309_Task+0xf8>
        d->page = 0u;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        start_page_cmd(d);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff fe96 	bl	800234c <start_page_cmd>
    }
}
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop

08002628 <SSD1309_UpdateAsync>:

void SSD1309_UpdateAsync(SSD1309_t *d)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
    d->dirty = 1u;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422

    if (d->ready && !d->busy) {
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00c      	beq.n	800265e <SSD1309_UpdateAsync+0x36>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b00      	cmp	r3, #0
 800264e:	d106      	bne.n	800265e <SSD1309_UpdateAsync+0x36>
        d->page = 0u;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        start_page_cmd(d);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f7ff fe77 	bl	800234c <start_page_cmd>
    }
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <SSD1309_Clear>:

/* ===== graphics ===== */

void SSD1309_Clear(SSD1309_t *d)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b082      	sub	sp, #8
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
    memset(d->fb, 0x00, sizeof(d->fb));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	3320      	adds	r3, #32
 8002672:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002676:	2100      	movs	r1, #0
 8002678:	4618      	mov	r0, r3
 800267a:	f012 f817 	bl	80146ac <memset>
    d->dirty = 1u;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <SSD1309_DrawPixel>:

void SSD1309_DrawPixel(SSD1309_t *d, uint16_t x, uint16_t y, SSD1309_Color_t c)
{
 800268e:	b480      	push	{r7}
 8002690:	b087      	sub	sp, #28
 8002692:	af00      	add	r7, sp, #0
 8002694:	60f8      	str	r0, [r7, #12]
 8002696:	4608      	mov	r0, r1
 8002698:	4611      	mov	r1, r2
 800269a:	461a      	mov	r2, r3
 800269c:	4603      	mov	r3, r0
 800269e:	817b      	strh	r3, [r7, #10]
 80026a0:	460b      	mov	r3, r1
 80026a2:	813b      	strh	r3, [r7, #8]
 80026a4:	4613      	mov	r3, r2
 80026a6:	71fb      	strb	r3, [r7, #7]
    if (x >= SSD1309_WIDTH || y >= SSD1309_HEIGHT) return;
 80026a8:	897b      	ldrh	r3, [r7, #10]
 80026aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80026ac:	d837      	bhi.n	800271e <SSD1309_DrawPixel+0x90>
 80026ae:	893b      	ldrh	r3, [r7, #8]
 80026b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80026b2:	d834      	bhi.n	800271e <SSD1309_DrawPixel+0x90>

    uint32_t index = (uint32_t)x + ((uint32_t)(y >> 3) * SSD1309_WIDTH);
 80026b4:	897a      	ldrh	r2, [r7, #10]
 80026b6:	893b      	ldrh	r3, [r7, #8]
 80026b8:	08db      	lsrs	r3, r3, #3
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	01db      	lsls	r3, r3, #7
 80026be:	4413      	add	r3, r2
 80026c0:	617b      	str	r3, [r7, #20]
    uint8_t mask = (uint8_t)(1u << (y & 7u));
 80026c2:	893b      	ldrh	r3, [r7, #8]
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	2201      	movs	r2, #1
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	74fb      	strb	r3, [r7, #19]

    if (c == SSD1309_COLOR_WHITE) d->fb[index] |= mask;
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d10e      	bne.n	80026f4 <SSD1309_DrawPixel+0x66>
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	4413      	add	r3, r2
 80026dc:	3320      	adds	r3, #32
 80026de:	781a      	ldrb	r2, [r3, #0]
 80026e0:	7cfb      	ldrb	r3, [r7, #19]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	b2d9      	uxtb	r1, r3
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	4413      	add	r3, r2
 80026ec:	3320      	adds	r3, #32
 80026ee:	460a      	mov	r2, r1
 80026f0:	701a      	strb	r2, [r3, #0]
 80026f2:	e00f      	b.n	8002714 <SSD1309_DrawPixel+0x86>
    else                         d->fb[index] &= (uint8_t)~mask;
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	4413      	add	r3, r2
 80026fa:	3320      	adds	r3, #32
 80026fc:	781a      	ldrb	r2, [r3, #0]
 80026fe:	7cfb      	ldrb	r3, [r7, #19]
 8002700:	43db      	mvns	r3, r3
 8002702:	b2db      	uxtb	r3, r3
 8002704:	4013      	ands	r3, r2
 8002706:	b2d9      	uxtb	r1, r3
 8002708:	68fa      	ldr	r2, [r7, #12]
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	4413      	add	r3, r2
 800270e:	3320      	adds	r3, #32
 8002710:	460a      	mov	r2, r1
 8002712:	701a      	strb	r2, [r3, #0]

    d->dirty = 1u;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
 800271c:	e000      	b.n	8002720 <SSD1309_DrawPixel+0x92>
    if (x >= SSD1309_WIDTH || y >= SSD1309_HEIGHT) return;
 800271e:	bf00      	nop
}
 8002720:	371c      	adds	r7, #28
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
	...

0800272c <SSD1309_DrawChar8x8>:

void SSD1309_DrawChar8x8(SSD1309_t *d, uint16_t x, uint16_t y, char ch, SSD1309_Color_t c)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	4608      	mov	r0, r1
 8002736:	4611      	mov	r1, r2
 8002738:	461a      	mov	r2, r3
 800273a:	4603      	mov	r3, r0
 800273c:	817b      	strh	r3, [r7, #10]
 800273e:	460b      	mov	r3, r1
 8002740:	813b      	strh	r3, [r7, #8]
 8002742:	4613      	mov	r3, r2
 8002744:	71fb      	strb	r3, [r7, #7]
    uint8_t uch = (uint8_t)ch;
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	77fb      	strb	r3, [r7, #31]
    if (uch < 0x20u || uch > 0x7Fu) uch = 0x20u;
 800274a:	7ffb      	ldrb	r3, [r7, #31]
 800274c:	2b1f      	cmp	r3, #31
 800274e:	d903      	bls.n	8002758 <SSD1309_DrawChar8x8+0x2c>
 8002750:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002754:	2b00      	cmp	r3, #0
 8002756:	da01      	bge.n	800275c <SSD1309_DrawChar8x8+0x30>
 8002758:	2320      	movs	r3, #32
 800275a:	77fb      	strb	r3, [r7, #31]

    const uint8_t *glyph = font8x8_basic[uch - 0x20u];
 800275c:	7ffb      	ldrb	r3, [r7, #31]
 800275e:	3b20      	subs	r3, #32
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	4a1c      	ldr	r2, [pc, #112]	@ (80027d4 <SSD1309_DrawChar8x8+0xa8>)
 8002764:	4413      	add	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]

    for (uint8_t row = 0; row < 8u; row++) {
 8002768:	2300      	movs	r3, #0
 800276a:	77bb      	strb	r3, [r7, #30]
 800276c:	e029      	b.n	80027c2 <SSD1309_DrawChar8x8+0x96>
        uint8_t bits = glyph[row];
 800276e:	7fbb      	ldrb	r3, [r7, #30]
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	4413      	add	r3, r2
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	75fb      	strb	r3, [r7, #23]
        for (uint8_t col = 0; col < 8u; col++) {
 8002778:	2300      	movs	r3, #0
 800277a:	777b      	strb	r3, [r7, #29]
 800277c:	e01b      	b.n	80027b6 <SSD1309_DrawChar8x8+0x8a>
            if (bits & (1u << (7u - col))) {
 800277e:	7dfa      	ldrb	r2, [r7, #23]
 8002780:	7f7b      	ldrb	r3, [r7, #29]
 8002782:	f1c3 0307 	rsb	r3, r3, #7
 8002786:	fa22 f303 	lsr.w	r3, r2, r3
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00e      	beq.n	80027b0 <SSD1309_DrawChar8x8+0x84>
                SSD1309_DrawPixel(d, (uint16_t)(x + col), (uint16_t)(y + row), c);
 8002792:	7f7b      	ldrb	r3, [r7, #29]
 8002794:	b29a      	uxth	r2, r3
 8002796:	897b      	ldrh	r3, [r7, #10]
 8002798:	4413      	add	r3, r2
 800279a:	b299      	uxth	r1, r3
 800279c:	7fbb      	ldrb	r3, [r7, #30]
 800279e:	b29a      	uxth	r2, r3
 80027a0:	893b      	ldrh	r3, [r7, #8]
 80027a2:	4413      	add	r3, r2
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f7ff ff6f 	bl	800268e <SSD1309_DrawPixel>
        for (uint8_t col = 0; col < 8u; col++) {
 80027b0:	7f7b      	ldrb	r3, [r7, #29]
 80027b2:	3301      	adds	r3, #1
 80027b4:	777b      	strb	r3, [r7, #29]
 80027b6:	7f7b      	ldrb	r3, [r7, #29]
 80027b8:	2b07      	cmp	r3, #7
 80027ba:	d9e0      	bls.n	800277e <SSD1309_DrawChar8x8+0x52>
    for (uint8_t row = 0; row < 8u; row++) {
 80027bc:	7fbb      	ldrb	r3, [r7, #30]
 80027be:	3301      	adds	r3, #1
 80027c0:	77bb      	strb	r3, [r7, #30]
 80027c2:	7fbb      	ldrb	r3, [r7, #30]
 80027c4:	2b07      	cmp	r3, #7
 80027c6:	d9d2      	bls.n	800276e <SSD1309_DrawChar8x8+0x42>
            }
        }
    }
}
 80027c8:	bf00      	nop
 80027ca:	bf00      	nop
 80027cc:	3720      	adds	r7, #32
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	080158c4 	.word	0x080158c4

080027d8 <SSD1309_DrawString8x8>:

void SSD1309_DrawString8x8(SSD1309_t *d, uint16_t x, uint16_t y, const char *s, SSD1309_Color_t c)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af02      	add	r7, sp, #8
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	607b      	str	r3, [r7, #4]
 80027e2:	460b      	mov	r3, r1
 80027e4:	817b      	strh	r3, [r7, #10]
 80027e6:	4613      	mov	r3, r2
 80027e8:	813b      	strh	r3, [r7, #8]
    while (*s) {
 80027ea:	e011      	b.n	8002810 <SSD1309_DrawString8x8+0x38>
        SSD1309_DrawChar8x8(d, x, y, *s++, c);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	1c5a      	adds	r2, r3, #1
 80027f0:	607a      	str	r2, [r7, #4]
 80027f2:	7818      	ldrb	r0, [r3, #0]
 80027f4:	893a      	ldrh	r2, [r7, #8]
 80027f6:	8979      	ldrh	r1, [r7, #10]
 80027f8:	7e3b      	ldrb	r3, [r7, #24]
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	4603      	mov	r3, r0
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f7ff ff94 	bl	800272c <SSD1309_DrawChar8x8>
        x = (uint16_t)(x + 8u);
 8002804:	897b      	ldrh	r3, [r7, #10]
 8002806:	3308      	adds	r3, #8
 8002808:	817b      	strh	r3, [r7, #10]
        if (x > (SSD1309_WIDTH - 8u)) break;
 800280a:	897b      	ldrh	r3, [r7, #10]
 800280c:	2b78      	cmp	r3, #120	@ 0x78
 800280e:	d804      	bhi.n	800281a <SSD1309_DrawString8x8+0x42>
    while (*s) {
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1e9      	bne.n	80027ec <SSD1309_DrawString8x8+0x14>
    }
}
 8002818:	e000      	b.n	800281c <SSD1309_DrawString8x8+0x44>
        if (x > (SSD1309_WIDTH - 8u)) break;
 800281a:	bf00      	nop
}
 800281c:	bf00      	nop
 800281e:	3710      	adds	r7, #16
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <SSD1309_OnSpiTxCplt>:

/* ===== callbacks routing target ===== */

void SSD1309_OnSpiTxCplt(SSD1309_t *d, SPI_HandleTypeDef *hspi)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
    if (!d || hspi != d->cfg.hspi) return;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d049      	beq.n	80028c8 <SSD1309_OnSpiTxCplt+0xa4>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d144      	bne.n	80028c8 <SSD1309_OnSpiTxCplt+0xa4>

    /* КРИТИЧНО: поднимаем CS после каждого DMA трансфера (многие модули требуют CS toggle) */
    cs_high(d);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff fb92 	bl	8001f68 <cs_high>

    d->busy = 0u;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421

    switch (d->phase) {
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 3469 	ldrb.w	r3, [r3, #1129]	@ 0x469
 8002852:	2b03      	cmp	r3, #3
 8002854:	d019      	beq.n	800288a <SSD1309_OnSpiTxCplt+0x66>
 8002856:	2b03      	cmp	r3, #3
 8002858:	dc31      	bgt.n	80028be <SSD1309_OnSpiTxCplt+0x9a>
 800285a:	2b01      	cmp	r3, #1
 800285c:	d002      	beq.n	8002864 <SSD1309_OnSpiTxCplt+0x40>
 800285e:	2b02      	cmp	r3, #2
 8002860:	d00f      	beq.n	8002882 <SSD1309_OnSpiTxCplt+0x5e>
 8002862:	e02c      	b.n	80028be <SSD1309_OnSpiTxCplt+0x9a>
    case PHASE_INIT:
        d->init_pos = (uint8_t)(d->init_pos + d->tx_len);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 242a 	ldrb.w	r2, [r3, #1066]	@ 0x42a
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 8002870:	4413      	add	r3, r2
 8002872:	b2da      	uxtb	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f883 242a 	strb.w	r2, [r3, #1066]	@ 0x42a
        start_init_chunk(d);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff fcf5 	bl	800226a <start_init_chunk>
        break;
 8002880:	e023      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>

    case PHASE_PAGE_CMD:
        start_page_data(d);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f7ff fdbe 	bl	8002404 <start_page_data>
        break;
 8002888:	e01f      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>

    case PHASE_PAGE_DATA:
        d->page++;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 8002890:	3301      	adds	r3, #1
 8002892:	b2da      	uxtb	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        if (d->page < 8u) {
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 80028a0:	2b07      	cmp	r3, #7
 80028a2:	d803      	bhi.n	80028ac <SSD1309_OnSpiTxCplt+0x88>
            start_page_cmd(d);
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f7ff fd51 	bl	800234c <start_page_cmd>
        } else {
            d->phase = PHASE_IDLE;
            d->dirty = 0u;
        }
        break;
 80028aa:	e00e      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>
            d->phase = PHASE_IDLE;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
            d->dirty = 0u;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
        break;
 80028bc:	e005      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>

    default:
        d->phase = PHASE_IDLE;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
        break;
 80028c6:	e000      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>
    if (!d || hspi != d->cfg.hspi) return;
 80028c8:	bf00      	nop
    }
}
 80028ca:	3708      	adds	r7, #8
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <SSD1309_OnSpiError>:

void SSD1309_OnSpiError(SSD1309_t *d, SPI_HandleTypeDef *hspi)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
    if (!d || hspi != d->cfg.hspi) return;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d010      	beq.n	8002902 <SSD1309_OnSpiError+0x32>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d10b      	bne.n	8002902 <SSD1309_OnSpiError+0x32>

    cs_high(d);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f7ff fb3c 	bl	8001f68 <cs_high>
    d->busy = 0u;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->phase = PHASE_IDLE;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 8002900:	e000      	b.n	8002904 <SSD1309_OnSpiError+0x34>
    if (!d || hspi != d->cfg.hspi) return;
 8002902:	bf00      	nop
    /* dirty не сбрасываем: можно повторить UpdateAsync() */
}
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002912:	4b0a      	ldr	r3, [pc, #40]	@ (800293c <HAL_MspInit+0x30>)
 8002914:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002918:	4a08      	ldr	r2, [pc, #32]	@ (800293c <HAL_MspInit+0x30>)
 800291a:	f043 0302 	orr.w	r3, r3, #2
 800291e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002922:	4b06      	ldr	r3, [pc, #24]	@ (800293c <HAL_MspInit+0x30>)
 8002924:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	607b      	str	r3, [r7, #4]
 800292e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	58024400 	.word	0x58024400

08002940 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <NMI_Handler+0x4>

08002948 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800294c:	bf00      	nop
 800294e:	e7fd      	b.n	800294c <HardFault_Handler+0x4>

08002950 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002954:	bf00      	nop
 8002956:	e7fd      	b.n	8002954 <MemManage_Handler+0x4>

08002958 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800295c:	bf00      	nop
 800295e:	e7fd      	b.n	800295c <BusFault_Handler+0x4>

08002960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <UsageFault_Handler+0x4>

08002968 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002988:	bf00      	nop
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002996:	f001 fac7 	bl	8003f28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80029a4:	4802      	ldr	r0, [pc, #8]	@ (80029b0 <DMA1_Stream1_IRQHandler+0x10>)
 80029a6:	f002 ffc1 	bl	800592c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	24001200 	.word	0x24001200

080029b4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80029b8:	4802      	ldr	r0, [pc, #8]	@ (80029c4 <DMA1_Stream2_IRQHandler+0x10>)
 80029ba:	f002 ffb7 	bl	800592c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80029be:	bf00      	nop
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	24001278 	.word	0x24001278

080029c8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80029cc:	4802      	ldr	r0, [pc, #8]	@ (80029d8 <DMA1_Stream5_IRQHandler+0x10>)
 80029ce:	f002 ffad 	bl	800592c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	2400102c 	.word	0x2400102c

080029dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80029e0:	4802      	ldr	r0, [pc, #8]	@ (80029ec <TIM2_IRQHandler+0x10>)
 80029e2:	f00b f891 	bl	800db08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80029e6:	bf00      	nop
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	240010a8 	.word	0x240010a8

080029f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80029f4:	4802      	ldr	r0, [pc, #8]	@ (8002a00 <TIM3_IRQHandler+0x10>)
 80029f6:	f00b f887 	bl	800db08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80029fa:	bf00      	nop
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	240010f4 	.word	0x240010f4

08002a04 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002a08:	4802      	ldr	r0, [pc, #8]	@ (8002a14 <I2C1_EV_IRQHandler+0x10>)
 8002a0a:	f004 ff67 	bl	80078dc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	240002b0 	.word	0x240002b0

08002a18 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002a1c:	4802      	ldr	r0, [pc, #8]	@ (8002a28 <I2C1_ER_IRQHandler+0x10>)
 8002a1e:	f004 ff77 	bl	8007910 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002a22:	bf00      	nop
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	240002b0 	.word	0x240002b0

08002a2c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002a30:	4802      	ldr	r0, [pc, #8]	@ (8002a3c <SPI2_IRQHandler+0x10>)
 8002a32:	f00a fcf3 	bl	800d41c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002a36:	bf00      	nop
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	24000fa4 	.word	0x24000fa4

08002a40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a44:	4802      	ldr	r0, [pc, #8]	@ (8002a50 <USART2_IRQHandler+0x10>)
 8002a46:	f00b fd59 	bl	800e4fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	2400116c 	.word	0x2400116c

08002a54 <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002a58:	4802      	ldr	r0, [pc, #8]	@ (8002a64 <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 8002a5a:	f006 fabd 	bl	8008fd8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	240027d4 	.word	0x240027d4

08002a68 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002a6c:	4802      	ldr	r0, [pc, #8]	@ (8002a78 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 8002a6e:	f006 fab3 	bl	8008fd8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 8002a72:	bf00      	nop
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	240027d4 	.word	0x240027d4

08002a7c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002a80:	4802      	ldr	r0, [pc, #8]	@ (8002a8c <OTG_FS_IRQHandler+0x10>)
 8002a82:	f006 faa9 	bl	8008fd8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002a86:	bf00      	nop
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	240027d4 	.word	0x240027d4

08002a90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a98:	4a14      	ldr	r2, [pc, #80]	@ (8002aec <_sbrk+0x5c>)
 8002a9a:	4b15      	ldr	r3, [pc, #84]	@ (8002af0 <_sbrk+0x60>)
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002aa4:	4b13      	ldr	r3, [pc, #76]	@ (8002af4 <_sbrk+0x64>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d102      	bne.n	8002ab2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002aac:	4b11      	ldr	r3, [pc, #68]	@ (8002af4 <_sbrk+0x64>)
 8002aae:	4a12      	ldr	r2, [pc, #72]	@ (8002af8 <_sbrk+0x68>)
 8002ab0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ab2:	4b10      	ldr	r3, [pc, #64]	@ (8002af4 <_sbrk+0x64>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4413      	add	r3, r2
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d207      	bcs.n	8002ad0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ac0:	f011 fe0a 	bl	80146d8 <__errno>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	220c      	movs	r2, #12
 8002ac8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002aca:	f04f 33ff 	mov.w	r3, #4294967295
 8002ace:	e009      	b.n	8002ae4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ad0:	4b08      	ldr	r3, [pc, #32]	@ (8002af4 <_sbrk+0x64>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ad6:	4b07      	ldr	r3, [pc, #28]	@ (8002af4 <_sbrk+0x64>)
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4413      	add	r3, r2
 8002ade:	4a05      	ldr	r2, [pc, #20]	@ (8002af4 <_sbrk+0x64>)
 8002ae0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	24080000 	.word	0x24080000
 8002af0:	00001000 	.word	0x00001000
 8002af4:	240010a4 	.word	0x240010a4
 8002af8:	24003020 	.word	0x24003020

08002afc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002b00:	4b43      	ldr	r3, [pc, #268]	@ (8002c10 <SystemInit+0x114>)
 8002b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b06:	4a42      	ldr	r2, [pc, #264]	@ (8002c10 <SystemInit+0x114>)
 8002b08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b10:	4b40      	ldr	r3, [pc, #256]	@ (8002c14 <SystemInit+0x118>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 030f 	and.w	r3, r3, #15
 8002b18:	2b06      	cmp	r3, #6
 8002b1a:	d807      	bhi.n	8002b2c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b1c:	4b3d      	ldr	r3, [pc, #244]	@ (8002c14 <SystemInit+0x118>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f023 030f 	bic.w	r3, r3, #15
 8002b24:	4a3b      	ldr	r2, [pc, #236]	@ (8002c14 <SystemInit+0x118>)
 8002b26:	f043 0307 	orr.w	r3, r3, #7
 8002b2a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002b2c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c18 <SystemInit+0x11c>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a39      	ldr	r2, [pc, #228]	@ (8002c18 <SystemInit+0x11c>)
 8002b32:	f043 0301 	orr.w	r3, r3, #1
 8002b36:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002b38:	4b37      	ldr	r3, [pc, #220]	@ (8002c18 <SystemInit+0x11c>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002b3e:	4b36      	ldr	r3, [pc, #216]	@ (8002c18 <SystemInit+0x11c>)
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	4935      	ldr	r1, [pc, #212]	@ (8002c18 <SystemInit+0x11c>)
 8002b44:	4b35      	ldr	r3, [pc, #212]	@ (8002c1c <SystemInit+0x120>)
 8002b46:	4013      	ands	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b4a:	4b32      	ldr	r3, [pc, #200]	@ (8002c14 <SystemInit+0x118>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d007      	beq.n	8002b66 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b56:	4b2f      	ldr	r3, [pc, #188]	@ (8002c14 <SystemInit+0x118>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f023 030f 	bic.w	r3, r3, #15
 8002b5e:	4a2d      	ldr	r2, [pc, #180]	@ (8002c14 <SystemInit+0x118>)
 8002b60:	f043 0307 	orr.w	r3, r3, #7
 8002b64:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002b66:	4b2c      	ldr	r3, [pc, #176]	@ (8002c18 <SystemInit+0x11c>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002b6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002c18 <SystemInit+0x11c>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002b72:	4b29      	ldr	r3, [pc, #164]	@ (8002c18 <SystemInit+0x11c>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002b78:	4b27      	ldr	r3, [pc, #156]	@ (8002c18 <SystemInit+0x11c>)
 8002b7a:	4a29      	ldr	r2, [pc, #164]	@ (8002c20 <SystemInit+0x124>)
 8002b7c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002b7e:	4b26      	ldr	r3, [pc, #152]	@ (8002c18 <SystemInit+0x11c>)
 8002b80:	4a28      	ldr	r2, [pc, #160]	@ (8002c24 <SystemInit+0x128>)
 8002b82:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002b84:	4b24      	ldr	r3, [pc, #144]	@ (8002c18 <SystemInit+0x11c>)
 8002b86:	4a28      	ldr	r2, [pc, #160]	@ (8002c28 <SystemInit+0x12c>)
 8002b88:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002b8a:	4b23      	ldr	r3, [pc, #140]	@ (8002c18 <SystemInit+0x11c>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002b90:	4b21      	ldr	r3, [pc, #132]	@ (8002c18 <SystemInit+0x11c>)
 8002b92:	4a25      	ldr	r2, [pc, #148]	@ (8002c28 <SystemInit+0x12c>)
 8002b94:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002b96:	4b20      	ldr	r3, [pc, #128]	@ (8002c18 <SystemInit+0x11c>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002c18 <SystemInit+0x11c>)
 8002b9e:	4a22      	ldr	r2, [pc, #136]	@ (8002c28 <SystemInit+0x12c>)
 8002ba0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c18 <SystemInit+0x11c>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c18 <SystemInit+0x11c>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a1a      	ldr	r2, [pc, #104]	@ (8002c18 <SystemInit+0x11c>)
 8002bae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bb2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002bb4:	4b18      	ldr	r3, [pc, #96]	@ (8002c18 <SystemInit+0x11c>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002bba:	4b1c      	ldr	r3, [pc, #112]	@ (8002c2c <SystemInit+0x130>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8002c30 <SystemInit+0x134>)
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bc6:	d202      	bcs.n	8002bce <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c34 <SystemInit+0x138>)
 8002bca:	2201      	movs	r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002bce:	4b12      	ldr	r3, [pc, #72]	@ (8002c18 <SystemInit+0x11c>)
 8002bd0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002bd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d113      	bne.n	8002c04 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8002c18 <SystemInit+0x11c>)
 8002bde:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002be2:	4a0d      	ldr	r2, [pc, #52]	@ (8002c18 <SystemInit+0x11c>)
 8002be4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002be8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002bec:	4b12      	ldr	r3, [pc, #72]	@ (8002c38 <SystemInit+0x13c>)
 8002bee:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002bf2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002bf4:	4b08      	ldr	r3, [pc, #32]	@ (8002c18 <SystemInit+0x11c>)
 8002bf6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002bfa:	4a07      	ldr	r2, [pc, #28]	@ (8002c18 <SystemInit+0x11c>)
 8002bfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c00:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002c04:	bf00      	nop
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000ed00 	.word	0xe000ed00
 8002c14:	52002000 	.word	0x52002000
 8002c18:	58024400 	.word	0x58024400
 8002c1c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002c20:	02020200 	.word	0x02020200
 8002c24:	01ff0000 	.word	0x01ff0000
 8002c28:	01010280 	.word	0x01010280
 8002c2c:	5c001000 	.word	0x5c001000
 8002c30:	ffff0000 	.word	0xffff0000
 8002c34:	51008108 	.word	0x51008108
 8002c38:	52004000 	.word	0x52004000

08002c3c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002c40:	4b09      	ldr	r3, [pc, #36]	@ (8002c68 <ExitRun0Mode+0x2c>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	4a08      	ldr	r2, [pc, #32]	@ (8002c68 <ExitRun0Mode+0x2c>)
 8002c46:	f043 0302 	orr.w	r3, r3, #2
 8002c4a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002c4c:	bf00      	nop
 8002c4e:	4b06      	ldr	r3, [pc, #24]	@ (8002c68 <ExitRun0Mode+0x2c>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0f9      	beq.n	8002c4e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002c5a:	bf00      	nop
 8002c5c:	bf00      	nop
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	58024800 	.word	0x58024800

08002c6c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b088      	sub	sp, #32
 8002c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c72:	f107 0310 	add.w	r3, r7, #16
 8002c76:	2200      	movs	r2, #0
 8002c78:	601a      	str	r2, [r3, #0]
 8002c7a:	605a      	str	r2, [r3, #4]
 8002c7c:	609a      	str	r2, [r3, #8]
 8002c7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c80:	1d3b      	adds	r3, r7, #4
 8002c82:	2200      	movs	r2, #0
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	605a      	str	r2, [r3, #4]
 8002c88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002c8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c90:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 8002c92:	4b1c      	ldr	r3, [pc, #112]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002c94:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8002c98:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8002ca0:	4b18      	ldr	r3, [pc, #96]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002ca2:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002ca6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ca8:	4b16      	ldr	r3, [pc, #88]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002cae:	4b15      	ldr	r3, [pc, #84]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cb0:	2280      	movs	r2, #128	@ 0x80
 8002cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002cb4:	4813      	ldr	r0, [pc, #76]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cb6:	f00a fed0 	bl	800da5a <HAL_TIM_Base_Init>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002cc0:	f7ff f842 	bl	8001d48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cc8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002cca:	f107 0310 	add.w	r3, r7, #16
 8002cce:	4619      	mov	r1, r3
 8002cd0:	480c      	ldr	r0, [pc, #48]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cd2:	f00b f821 	bl	800dd18 <HAL_TIM_ConfigClockSource>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002cdc:	f7ff f834 	bl	8001d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ce8:	1d3b      	adds	r3, r7, #4
 8002cea:	4619      	mov	r1, r3
 8002cec:	4805      	ldr	r0, [pc, #20]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cee:	f00b fa7b 	bl	800e1e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002cf8:	f7ff f826 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002cfc:	bf00      	nop
 8002cfe:	3720      	adds	r7, #32
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	240010a8 	.word	0x240010a8

08002d08 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b088      	sub	sp, #32
 8002d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d0e:	f107 0310 	add.w	r3, r7, #16
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	605a      	str	r2, [r3, #4]
 8002d18:	609a      	str	r2, [r3, #8]
 8002d1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d1c:	1d3b      	adds	r3, r7, #4
 8002d1e:	2200      	movs	r2, #0
 8002d20:	601a      	str	r2, [r3, #0]
 8002d22:	605a      	str	r2, [r3, #4]
 8002d24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d26:	4b1e      	ldr	r3, [pc, #120]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d28:	4a1e      	ldr	r2, [pc, #120]	@ (8002da4 <MX_TIM3_Init+0x9c>)
 8002d2a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 8002d2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d2e:	f240 12df 	movw	r2, #479	@ 0x1df
 8002d32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d34:	4b1a      	ldr	r3, [pc, #104]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8002d3a:	4b19      	ldr	r3, [pc, #100]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d3c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002d40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d42:	4b17      	ldr	r3, [pc, #92]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d48:	4b15      	ldr	r3, [pc, #84]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d4a:	2280      	movs	r2, #128	@ 0x80
 8002d4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002d4e:	4814      	ldr	r0, [pc, #80]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d50:	f00a fe83 	bl	800da5a <HAL_TIM_Base_Init>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002d5a:	f7fe fff5 	bl	8001d48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002d64:	f107 0310 	add.w	r3, r7, #16
 8002d68:	4619      	mov	r1, r3
 8002d6a:	480d      	ldr	r0, [pc, #52]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d6c:	f00a ffd4 	bl	800dd18 <HAL_TIM_ConfigClockSource>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8002d76:	f7fe ffe7 	bl	8001d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d82:	1d3b      	adds	r3, r7, #4
 8002d84:	4619      	mov	r1, r3
 8002d86:	4806      	ldr	r0, [pc, #24]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d88:	f00b fa2e 	bl	800e1e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8002d92:	f7fe ffd9 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002d96:	bf00      	nop
 8002d98:	3720      	adds	r7, #32
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	240010f4 	.word	0x240010f4
 8002da4:	40000400 	.word	0x40000400

08002da8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002db8:	d117      	bne.n	8002dea <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002dba:	4b1c      	ldr	r3, [pc, #112]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dc2:	f043 0301 	orr.w	r3, r3, #1
 8002dc6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002dca:	4b18      	ldr	r3, [pc, #96]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8002dd8:	2200      	movs	r2, #0
 8002dda:	210a      	movs	r1, #10
 8002ddc:	201c      	movs	r0, #28
 8002dde:	f001 f9ce 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002de2:	201c      	movs	r0, #28
 8002de4:	f001 f9e5 	bl	80041b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002de8:	e01b      	b.n	8002e22 <HAL_TIM_Base_MspInit+0x7a>
  else if(tim_baseHandle->Instance==TIM3)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a10      	ldr	r2, [pc, #64]	@ (8002e30 <HAL_TIM_Base_MspInit+0x88>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d116      	bne.n	8002e22 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002df4:	4b0d      	ldr	r3, [pc, #52]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002df6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dfc:	f043 0302 	orr.w	r3, r3, #2
 8002e00:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002e04:	4b09      	ldr	r3, [pc, #36]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002e06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	60bb      	str	r3, [r7, #8]
 8002e10:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002e12:	2200      	movs	r2, #0
 8002e14:	2101      	movs	r1, #1
 8002e16:	201d      	movs	r0, #29
 8002e18:	f001 f9b1 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002e1c:	201d      	movs	r0, #29
 8002e1e:	f001 f9c8 	bl	80041b2 <HAL_NVIC_EnableIRQ>
}
 8002e22:	bf00      	nop
 8002e24:	3710      	adds	r7, #16
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	58024400 	.word	0x58024400
 8002e30:	40000400 	.word	0x40000400

08002e34 <ParseDecimalVolume>:
extern void UsbLog_Printf(const char *fmt, ...);

// ============================================================================
// НОВАЯ ФУНКЦИЯ: Парсинг дробного числа "5.5" → 550 сантилитров
// ============================================================================
static uint32_t ParseDecimalVolume(const char* str) {
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b092      	sub	sp, #72	@ 0x48
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
    if (!str || str[0] == '\0') return 0;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <ParseDecimalVolume+0x16>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <ParseDecimalVolume+0x1a>
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	e070      	b.n	8002f30 <ParseDecimalVolume+0xfc>

    const char* dot_pos = strchr(str, '.');
 8002e4e:	212e      	movs	r1, #46	@ 0x2e
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f011 fc33 	bl	80146bc <strchr>
 8002e56:	6438      	str	r0, [r7, #64]	@ 0x40

    if (dot_pos == NULL) {
 8002e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d109      	bne.n	8002e72 <ParseDecimalVolume+0x3e>
        // Нет точки - целое число
        uint32_t liters = (uint32_t)atol(str);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f011 fb04 	bl	801446c <atol>
 8002e64:	4603      	mov	r3, r0
 8002e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        return liters * 100;
 8002e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e6a:	2264      	movs	r2, #100	@ 0x64
 8002e6c:	fb02 f303 	mul.w	r3, r2, r3
 8002e70:	e05e      	b.n	8002f30 <ParseDecimalVolume+0xfc>
    }

    // Есть точка - парсим целую и дробную части
    char integer_part[16] = {0};
 8002e72:	f107 031c 	add.w	r3, r7, #28
 8002e76:	2200      	movs	r2, #0
 8002e78:	601a      	str	r2, [r3, #0]
 8002e7a:	605a      	str	r2, [r3, #4]
 8002e7c:	609a      	str	r2, [r3, #8]
 8002e7e:	60da      	str	r2, [r3, #12]
    char decimal_part[16] = {0};
 8002e80:	f107 030c 	add.w	r3, r7, #12
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	60da      	str	r2, [r3, #12]

    size_t int_len = dot_pos - str;
 8002e8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (int_len > 0 && int_len < sizeof(integer_part)) {
 8002e96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d009      	beq.n	8002eb0 <ParseDecimalVolume+0x7c>
 8002e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e9e:	2b0f      	cmp	r3, #15
 8002ea0:	d806      	bhi.n	8002eb0 <ParseDecimalVolume+0x7c>
        memcpy(integer_part, str, int_len);
 8002ea2:	f107 031c 	add.w	r3, r7, #28
 8002ea6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f011 fc40 	bl	8014730 <memcpy>
    }

    const char* dec_start = dot_pos + 1;
 8002eb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
    size_t dec_len = strlen(dec_start);
 8002eb6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002eb8:	f7fd fa12 	bl	80002e0 <strlen>
 8002ebc:	6378      	str	r0, [r7, #52]	@ 0x34
    if (dec_len > 0 && dec_len < sizeof(decimal_part)) {
 8002ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d009      	beq.n	8002ed8 <ParseDecimalVolume+0xa4>
 8002ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec6:	2b0f      	cmp	r3, #15
 8002ec8:	d806      	bhi.n	8002ed8 <ParseDecimalVolume+0xa4>
        memcpy(decimal_part, dec_start, dec_len);
 8002eca:	f107 030c 	add.w	r3, r7, #12
 8002ece:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ed0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f011 fc2c 	bl	8014730 <memcpy>
    }

    uint32_t liters = (uint32_t)atol(integer_part);
 8002ed8:	f107 031c 	add.w	r3, r7, #28
 8002edc:	4618      	mov	r0, r3
 8002ede:	f011 fac5 	bl	801446c <atol>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t decimal = (uint32_t)atol(decimal_part);
 8002ee6:	f107 030c 	add.w	r3, r7, #12
 8002eea:	4618      	mov	r0, r3
 8002eec:	f011 fabe 	bl	801446c <atol>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	647b      	str	r3, [r7, #68]	@ 0x44

    if (dec_len == 1) {
 8002ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d106      	bne.n	8002f08 <ParseDecimalVolume+0xd4>
        decimal *= 10;  // "5.5" → 50 сотых
 8002efa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002efc:	4613      	mov	r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f06:	e008      	b.n	8002f1a <ParseDecimalVolume+0xe6>
    } else if (dec_len > 2) {
 8002f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d905      	bls.n	8002f1a <ParseDecimalVolume+0xe6>
        decimal = decimal / 10;  // Ограничение 2 цифры
 8002f0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f10:	4a09      	ldr	r2, [pc, #36]	@ (8002f38 <ParseDecimalVolume+0x104>)
 8002f12:	fba2 2303 	umull	r2, r3, r2, r3
 8002f16:	08db      	lsrs	r3, r3, #3
 8002f18:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    if (decimal > 99) decimal = 99;
 8002f1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f1c:	2b63      	cmp	r3, #99	@ 0x63
 8002f1e:	d901      	bls.n	8002f24 <ParseDecimalVolume+0xf0>
 8002f20:	2363      	movs	r3, #99	@ 0x63
 8002f22:	647b      	str	r3, [r7, #68]	@ 0x44

    return liters * 100 + decimal;
 8002f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f26:	2264      	movs	r2, #100	@ 0x64
 8002f28:	fb03 f202 	mul.w	r2, r3, r2
 8002f2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f2e:	4413      	add	r3, r2
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3748      	adds	r7, #72	@ 0x48
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	cccccccd 	.word	0xcccccccd

08002f3c <UI_Init>:
static uint8_t transaction_closed = 0;
static uint32_t fuelling_entry_tick = 0;

#define FUELLING_TIMEOUT_MS 60000

void UI_Init(void) {
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
    Keyboard_Init();
 8002f40:	f7fe fc4c 	bl	80017dc <Keyboard_Init>
    Dispenser_Init();
 8002f44:	f7fd fbba 	bl	80006bc <Dispenser_Init>
    global_price = EEPROM_LoadPrice();
 8002f48:	f7fe fa05 	bl	8001356 <EEPROM_LoadPrice>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	4a17      	ldr	r2, [pc, #92]	@ (8002fac <UI_Init+0x70>)
 8002f50:	6013      	str	r3, [r2, #0]
    
    // Строгая валидация с диапазоном 0-9999
    if (global_price > 9999) {
 8002f52:	4b16      	ldr	r3, [pc, #88]	@ (8002fac <UI_Init+0x70>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d90f      	bls.n	8002f7e <UI_Init+0x42>
        UsbLog_Printf("WARNING: Invalid price from EEPROM: %lu, using default 1100\r\n", 
 8002f5e:	4b13      	ldr	r3, [pc, #76]	@ (8002fac <UI_Init+0x70>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4619      	mov	r1, r3
 8002f64:	4812      	ldr	r0, [pc, #72]	@ (8002fb0 <UI_Init+0x74>)
 8002f66:	f7fe fd43 	bl	80019f0 <UsbLog_Printf>
                     (unsigned long)global_price);
        global_price = 1100;
 8002f6a:	4b10      	ldr	r3, [pc, #64]	@ (8002fac <UI_Init+0x70>)
 8002f6c:	f240 424c 	movw	r2, #1100	@ 0x44c
 8002f70:	601a      	str	r2, [r3, #0]
        
        // Сохраняем корректное значение обратно в EEPROM
        EEPROM_SavePrice(global_price);
 8002f72:	4b0e      	ldr	r3, [pc, #56]	@ (8002fac <UI_Init+0x70>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7fe f9ce 	bl	8001318 <EEPROM_SavePrice>
 8002f7c:	e005      	b.n	8002f8a <UI_Init+0x4e>
    } else {
        UsbLog_Printf("Loaded price from EEPROM: %lu\r\n", (unsigned long)global_price);
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002fac <UI_Init+0x70>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4619      	mov	r1, r3
 8002f84:	480b      	ldr	r0, [pc, #44]	@ (8002fb4 <UI_Init+0x78>)
 8002f86:	f7fe fd33 	bl	80019f0 <UsbLog_Printf>
    }
    memset(input_buf, 0, sizeof(input_buf));
 8002f8a:	220b      	movs	r2, #11
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	480a      	ldr	r0, [pc, #40]	@ (8002fb8 <UI_Init+0x7c>)
 8002f90:	f011 fb8c 	bl	80146ac <memset>
    input_pos = 0;
 8002f94:	4b09      	ldr	r3, [pc, #36]	@ (8002fbc <UI_Init+0x80>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	701a      	strb	r2, [r3, #0]
    target_volume_cl = 0;
 8002f9a:	4b09      	ldr	r3, [pc, #36]	@ (8002fc0 <UI_Init+0x84>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
    target_amount = 0;
 8002fa0:	4b08      	ldr	r3, [pc, #32]	@ (8002fc4 <UI_Init+0x88>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	601a      	str	r2, [r3, #0]
}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	24001144 	.word	0x24001144
 8002fb0:	08015624 	.word	0x08015624
 8002fb4:	08015664 	.word	0x08015664
 8002fb8:	24001148 	.word	0x24001148
 8002fbc:	24001153 	.word	0x24001153
 8002fc0:	24001158 	.word	0x24001158
 8002fc4:	2400115c 	.word	0x2400115c

08002fc8 <DrawMain>:

static void DrawMain(void) {
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b088      	sub	sp, #32
 8002fcc:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 8002fce:	4826      	ldr	r0, [pc, #152]	@ (8003068 <DrawMain+0xa0>)
 8002fd0:	f7ff fb49 	bl	8002666 <SSD1309_Clear>
    
    if (g_dispenser.status == DS_CALLING) {
 8002fd4:	4b25      	ldr	r3, [pc, #148]	@ (800306c <DrawMain+0xa4>)
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d107      	bne.n	8002fec <DrawMain+0x24>
        SSD1309_DrawString8x8(&oled, 112, 0, "*", SSD1309_COLOR_WHITE);
 8002fdc:	2301      	movs	r3, #1
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	4b23      	ldr	r3, [pc, #140]	@ (8003070 <DrawMain+0xa8>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2170      	movs	r1, #112	@ 0x70
 8002fe6:	4820      	ldr	r0, [pc, #128]	@ (8003068 <DrawMain+0xa0>)
 8002fe8:	f7ff fbf6 	bl	80027d8 <SSD1309_DrawString8x8>
    }
    
    SSD1309_DrawString8x8(&oled, 0, 0,  "MAIN MENU", SSD1309_COLOR_WHITE);
 8002fec:	2301      	movs	r3, #1
 8002fee:	9300      	str	r3, [sp, #0]
 8002ff0:	4b20      	ldr	r3, [pc, #128]	@ (8003074 <DrawMain+0xac>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	481c      	ldr	r0, [pc, #112]	@ (8003068 <DrawMain+0xa0>)
 8002ff8:	f7ff fbee 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	617b      	str	r3, [r7, #20]
 8003000:	e009      	b.n	8003016 <DrawMain+0x4e>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	b299      	uxth	r1, r3
 8003006:	2301      	movs	r3, #1
 8003008:	2209      	movs	r2, #9
 800300a:	4817      	ldr	r0, [pc, #92]	@ (8003068 <DrawMain+0xa0>)
 800300c:	f7ff fb3f 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	3301      	adds	r3, #1
 8003014:	617b      	str	r3, [r7, #20]
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	2b7f      	cmp	r3, #127	@ 0x7f
 800301a:	ddf2      	ble.n	8003002 <DrawMain+0x3a>
    }
    sprintf(buf, "Price: %u", (unsigned int)global_price);
 800301c:	4b16      	ldr	r3, [pc, #88]	@ (8003078 <DrawMain+0xb0>)
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	463b      	mov	r3, r7
 8003022:	4916      	ldr	r1, [pc, #88]	@ (800307c <DrawMain+0xb4>)
 8003024:	4618      	mov	r0, r3
 8003026:	f011 fae3 	bl	80145f0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 800302a:	463b      	mov	r3, r7
 800302c:	2201      	movs	r2, #1
 800302e:	9200      	str	r2, [sp, #0]
 8003030:	2210      	movs	r2, #16
 8003032:	2100      	movs	r1, #0
 8003034:	480c      	ldr	r0, [pc, #48]	@ (8003068 <DrawMain+0xa0>)
 8003036:	f7ff fbcf 	bl	80027d8 <SSD1309_DrawString8x8>

    SSD1309_DrawString8x8(&oled, 0, 32, "TOT:Totalal", SSD1309_COLOR_WHITE);
 800303a:	2301      	movs	r3, #1
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	4b10      	ldr	r3, [pc, #64]	@ (8003080 <DrawMain+0xb8>)
 8003040:	2220      	movs	r2, #32
 8003042:	2100      	movs	r1, #0
 8003044:	4808      	ldr	r0, [pc, #32]	@ (8003068 <DrawMain+0xa0>)
 8003046:	f7ff fbc7 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "CAL:Vol SEL:Amt", SSD1309_COLOR_WHITE);
 800304a:	2301      	movs	r3, #1
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	4b0d      	ldr	r3, [pc, #52]	@ (8003084 <DrawMain+0xbc>)
 8003050:	2230      	movs	r2, #48	@ 0x30
 8003052:	2100      	movs	r1, #0
 8003054:	4804      	ldr	r0, [pc, #16]	@ (8003068 <DrawMain+0xa0>)
 8003056:	f7ff fbbf 	bl	80027d8 <SSD1309_DrawString8x8>

    SSD1309_UpdateAsync(&oled);
 800305a:	4803      	ldr	r0, [pc, #12]	@ (8003068 <DrawMain+0xa0>)
 800305c:	f7ff fae4 	bl	8002628 <SSD1309_UpdateAsync>
}
 8003060:	bf00      	nop
 8003062:	3718      	adds	r7, #24
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	24000320 	.word	0x24000320
 800306c:	240001c0 	.word	0x240001c0
 8003070:	08015684 	.word	0x08015684
 8003074:	08015688 	.word	0x08015688
 8003078:	24001144 	.word	0x24001144
 800307c:	08015694 	.word	0x08015694
 8003080:	080156a0 	.word	0x080156a0
 8003084:	080156ac 	.word	0x080156ac

08003088 <DrawTotalizer>:

static void DrawTotalizer(void) {
 8003088:	b590      	push	{r4, r7, lr}
 800308a:	b089      	sub	sp, #36	@ 0x24
 800308c:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 800308e:	4826      	ldr	r0, [pc, #152]	@ (8003128 <DrawTotalizer+0xa0>)
 8003090:	f7ff fae9 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "TOTALIZER", SSD1309_COLOR_WHITE);
 8003094:	2301      	movs	r3, #1
 8003096:	9300      	str	r3, [sp, #0]
 8003098:	4b24      	ldr	r3, [pc, #144]	@ (800312c <DrawTotalizer+0xa4>)
 800309a:	2200      	movs	r2, #0
 800309c:	2100      	movs	r1, #0
 800309e:	4822      	ldr	r0, [pc, #136]	@ (8003128 <DrawTotalizer+0xa0>)
 80030a0:	f7ff fb9a 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]
 80030a8:	e009      	b.n	80030be <DrawTotalizer+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	b299      	uxth	r1, r3
 80030ae:	2301      	movs	r3, #1
 80030b0:	2209      	movs	r2, #9
 80030b2:	481d      	ldr	r0, [pc, #116]	@ (8003128 <DrawTotalizer+0xa0>)
 80030b4:	f7ff faeb 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	3301      	adds	r3, #1
 80030bc:	617b      	str	r3, [r7, #20]
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80030c2:	ddf2      	ble.n	80030aa <DrawTotalizer+0x22>
    }
    sprintf(buf, "TOT: %u.%02u", 
        (unsigned int)(g_dispenser.totalizer / 100), 
 80030c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003130 <DrawTotalizer+0xa8>)
 80030c6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80030ca:	f04f 0264 	mov.w	r2, #100	@ 0x64
 80030ce:	f04f 0300 	mov.w	r3, #0
 80030d2:	f7fd f95d 	bl	8000390 <__aeabi_uldivmod>
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
    sprintf(buf, "TOT: %u.%02u", 
 80030da:	4614      	mov	r4, r2
        (unsigned int)(g_dispenser.totalizer % 100));
 80030dc:	4b14      	ldr	r3, [pc, #80]	@ (8003130 <DrawTotalizer+0xa8>)
 80030de:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80030e2:	f04f 0264 	mov.w	r2, #100	@ 0x64
 80030e6:	f04f 0300 	mov.w	r3, #0
 80030ea:	f7fd f951 	bl	8000390 <__aeabi_uldivmod>
    sprintf(buf, "TOT: %u.%02u", 
 80030ee:	4613      	mov	r3, r2
 80030f0:	4638      	mov	r0, r7
 80030f2:	4622      	mov	r2, r4
 80030f4:	490f      	ldr	r1, [pc, #60]	@ (8003134 <DrawTotalizer+0xac>)
 80030f6:	f011 fa7b 	bl	80145f0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 24, buf, SSD1309_COLOR_WHITE);
 80030fa:	463b      	mov	r3, r7
 80030fc:	2201      	movs	r2, #1
 80030fe:	9200      	str	r2, [sp, #0]
 8003100:	2218      	movs	r2, #24
 8003102:	2100      	movs	r1, #0
 8003104:	4808      	ldr	r0, [pc, #32]	@ (8003128 <DrawTotalizer+0xa0>)
 8003106:	f7ff fb67 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC: Back", SSD1309_COLOR_WHITE);
 800310a:	2301      	movs	r3, #1
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	4b0a      	ldr	r3, [pc, #40]	@ (8003138 <DrawTotalizer+0xb0>)
 8003110:	2230      	movs	r2, #48	@ 0x30
 8003112:	2100      	movs	r1, #0
 8003114:	4804      	ldr	r0, [pc, #16]	@ (8003128 <DrawTotalizer+0xa0>)
 8003116:	f7ff fb5f 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 800311a:	4803      	ldr	r0, [pc, #12]	@ (8003128 <DrawTotalizer+0xa0>)
 800311c:	f7ff fa84 	bl	8002628 <SSD1309_UpdateAsync>
}
 8003120:	bf00      	nop
 8003122:	371c      	adds	r7, #28
 8003124:	46bd      	mov	sp, r7
 8003126:	bd90      	pop	{r4, r7, pc}
 8003128:	24000320 	.word	0x24000320
 800312c:	080156bc 	.word	0x080156bc
 8003130:	240001c0 	.word	0x240001c0
 8003134:	080156c8 	.word	0x080156c8
 8003138:	080156d8 	.word	0x080156d8

0800313c <DrawSetPrice>:

static void DrawSetPrice(void) {
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 8003142:	481d      	ldr	r0, [pc, #116]	@ (80031b8 <DrawSetPrice+0x7c>)
 8003144:	f7ff fa8f 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "SET PRICE:", SSD1309_COLOR_WHITE);
 8003148:	2301      	movs	r3, #1
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	4b1b      	ldr	r3, [pc, #108]	@ (80031bc <DrawSetPrice+0x80>)
 800314e:	2200      	movs	r2, #0
 8003150:	2100      	movs	r1, #0
 8003152:	4819      	ldr	r0, [pc, #100]	@ (80031b8 <DrawSetPrice+0x7c>)
 8003154:	f7ff fb40 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003158:	2300      	movs	r3, #0
 800315a:	607b      	str	r3, [r7, #4]
 800315c:	e009      	b.n	8003172 <DrawSetPrice+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	b299      	uxth	r1, r3
 8003162:	2301      	movs	r3, #1
 8003164:	2209      	movs	r2, #9
 8003166:	4814      	ldr	r0, [pc, #80]	@ (80031b8 <DrawSetPrice+0x7c>)
 8003168:	f7ff fa91 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3301      	adds	r3, #1
 8003170:	607b      	str	r3, [r7, #4]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b7f      	cmp	r3, #127	@ 0x7f
 8003176:	ddf2      	ble.n	800315e <DrawSetPrice+0x22>
    }
    SSD1309_DrawString8x8(&oled, 0, 16, input_buf, SSD1309_COLOR_WHITE);
 8003178:	2301      	movs	r3, #1
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	4b10      	ldr	r3, [pc, #64]	@ (80031c0 <DrawSetPrice+0x84>)
 800317e:	2210      	movs	r2, #16
 8003180:	2100      	movs	r1, #0
 8003182:	480d      	ldr	r0, [pc, #52]	@ (80031b8 <DrawSetPrice+0x7c>)
 8003184:	f7ff fb28 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 8003188:	2301      	movs	r3, #1
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	4b0d      	ldr	r3, [pc, #52]	@ (80031c4 <DrawSetPrice+0x88>)
 800318e:	2220      	movs	r2, #32
 8003190:	2100      	movs	r1, #0
 8003192:	4809      	ldr	r0, [pc, #36]	@ (80031b8 <DrawSetPrice+0x7c>)
 8003194:	f7ff fb20 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 8003198:	2301      	movs	r3, #1
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	4b0a      	ldr	r3, [pc, #40]	@ (80031c8 <DrawSetPrice+0x8c>)
 800319e:	2230      	movs	r2, #48	@ 0x30
 80031a0:	2100      	movs	r1, #0
 80031a2:	4805      	ldr	r0, [pc, #20]	@ (80031b8 <DrawSetPrice+0x7c>)
 80031a4:	f7ff fb18 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 80031a8:	4803      	ldr	r0, [pc, #12]	@ (80031b8 <DrawSetPrice+0x7c>)
 80031aa:	f7ff fa3d 	bl	8002628 <SSD1309_UpdateAsync>
}
 80031ae:	bf00      	nop
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	24000320 	.word	0x24000320
 80031bc:	080156e4 	.word	0x080156e4
 80031c0:	24001148 	.word	0x24001148
 80031c4:	080156f0 	.word	0x080156f0
 80031c8:	08015700 	.word	0x08015700

080031cc <DrawInputVolume>:

// ВСЁ ОСТАЁТСЯ КАК БЫЛО - БЕЗ ИЗМЕНЕНИЙ!
static void DrawInputVolume(void) {
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 80031d2:	481d      	ldr	r0, [pc, #116]	@ (8003248 <DrawInputVolume+0x7c>)
 80031d4:	f7ff fa47 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "VOLUME...", SSD1309_COLOR_WHITE);
 80031d8:	2301      	movs	r3, #1
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	4b1b      	ldr	r3, [pc, #108]	@ (800324c <DrawInputVolume+0x80>)
 80031de:	2200      	movs	r2, #0
 80031e0:	2100      	movs	r1, #0
 80031e2:	4819      	ldr	r0, [pc, #100]	@ (8003248 <DrawInputVolume+0x7c>)
 80031e4:	f7ff faf8 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 80031e8:	2300      	movs	r3, #0
 80031ea:	607b      	str	r3, [r7, #4]
 80031ec:	e009      	b.n	8003202 <DrawInputVolume+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	b299      	uxth	r1, r3
 80031f2:	2301      	movs	r3, #1
 80031f4:	2209      	movs	r2, #9
 80031f6:	4814      	ldr	r0, [pc, #80]	@ (8003248 <DrawInputVolume+0x7c>)
 80031f8:	f7ff fa49 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3301      	adds	r3, #1
 8003200:	607b      	str	r3, [r7, #4]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2b7f      	cmp	r3, #127	@ 0x7f
 8003206:	ddf2      	ble.n	80031ee <DrawInputVolume+0x22>
    }

    SSD1309_DrawString8x8(&oled, 0, 16, input_buf, SSD1309_COLOR_WHITE);
 8003208:	2301      	movs	r3, #1
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	4b10      	ldr	r3, [pc, #64]	@ (8003250 <DrawInputVolume+0x84>)
 800320e:	2210      	movs	r2, #16
 8003210:	2100      	movs	r1, #0
 8003212:	480d      	ldr	r0, [pc, #52]	@ (8003248 <DrawInputVolume+0x7c>)
 8003214:	f7ff fae0 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 8003218:	2301      	movs	r3, #1
 800321a:	9300      	str	r3, [sp, #0]
 800321c:	4b0d      	ldr	r3, [pc, #52]	@ (8003254 <DrawInputVolume+0x88>)
 800321e:	2220      	movs	r2, #32
 8003220:	2100      	movs	r1, #0
 8003222:	4809      	ldr	r0, [pc, #36]	@ (8003248 <DrawInputVolume+0x7c>)
 8003224:	f7ff fad8 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 8003228:	2301      	movs	r3, #1
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	4b0a      	ldr	r3, [pc, #40]	@ (8003258 <DrawInputVolume+0x8c>)
 800322e:	2230      	movs	r2, #48	@ 0x30
 8003230:	2100      	movs	r1, #0
 8003232:	4805      	ldr	r0, [pc, #20]	@ (8003248 <DrawInputVolume+0x7c>)
 8003234:	f7ff fad0 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8003238:	4803      	ldr	r0, [pc, #12]	@ (8003248 <DrawInputVolume+0x7c>)
 800323a:	f7ff f9f5 	bl	8002628 <SSD1309_UpdateAsync>
}
 800323e:	bf00      	nop
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	24000320 	.word	0x24000320
 800324c:	0801570c 	.word	0x0801570c
 8003250:	24001148 	.word	0x24001148
 8003254:	080156f0 	.word	0x080156f0
 8003258:	08015700 	.word	0x08015700

0800325c <DrawInputAmount>:

// ВСЁ ОСТАЁТСЯ КАК БЫЛО - БЕЗ ИЗМЕНЕНИЙ!
static void DrawInputAmount(void) {
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 8003262:	481d      	ldr	r0, [pc, #116]	@ (80032d8 <DrawInputAmount+0x7c>)
 8003264:	f7ff f9ff 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "AMOUNT...", SSD1309_COLOR_WHITE);
 8003268:	2301      	movs	r3, #1
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	4b1b      	ldr	r3, [pc, #108]	@ (80032dc <DrawInputAmount+0x80>)
 800326e:	2200      	movs	r2, #0
 8003270:	2100      	movs	r1, #0
 8003272:	4819      	ldr	r0, [pc, #100]	@ (80032d8 <DrawInputAmount+0x7c>)
 8003274:	f7ff fab0 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003278:	2300      	movs	r3, #0
 800327a:	607b      	str	r3, [r7, #4]
 800327c:	e009      	b.n	8003292 <DrawInputAmount+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	b299      	uxth	r1, r3
 8003282:	2301      	movs	r3, #1
 8003284:	2209      	movs	r2, #9
 8003286:	4814      	ldr	r0, [pc, #80]	@ (80032d8 <DrawInputAmount+0x7c>)
 8003288:	f7ff fa01 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	3301      	adds	r3, #1
 8003290:	607b      	str	r3, [r7, #4]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2b7f      	cmp	r3, #127	@ 0x7f
 8003296:	ddf2      	ble.n	800327e <DrawInputAmount+0x22>
    }
    SSD1309_DrawString8x8(&oled, 0, 16, input_buf, SSD1309_COLOR_WHITE);
 8003298:	2301      	movs	r3, #1
 800329a:	9300      	str	r3, [sp, #0]
 800329c:	4b10      	ldr	r3, [pc, #64]	@ (80032e0 <DrawInputAmount+0x84>)
 800329e:	2210      	movs	r2, #16
 80032a0:	2100      	movs	r1, #0
 80032a2:	480d      	ldr	r0, [pc, #52]	@ (80032d8 <DrawInputAmount+0x7c>)
 80032a4:	f7ff fa98 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 80032a8:	2301      	movs	r3, #1
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	4b0d      	ldr	r3, [pc, #52]	@ (80032e4 <DrawInputAmount+0x88>)
 80032ae:	2220      	movs	r2, #32
 80032b0:	2100      	movs	r1, #0
 80032b2:	4809      	ldr	r0, [pc, #36]	@ (80032d8 <DrawInputAmount+0x7c>)
 80032b4:	f7ff fa90 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 80032b8:	2301      	movs	r3, #1
 80032ba:	9300      	str	r3, [sp, #0]
 80032bc:	4b0a      	ldr	r3, [pc, #40]	@ (80032e8 <DrawInputAmount+0x8c>)
 80032be:	2230      	movs	r2, #48	@ 0x30
 80032c0:	2100      	movs	r1, #0
 80032c2:	4805      	ldr	r0, [pc, #20]	@ (80032d8 <DrawInputAmount+0x7c>)
 80032c4:	f7ff fa88 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 80032c8:	4803      	ldr	r0, [pc, #12]	@ (80032d8 <DrawInputAmount+0x7c>)
 80032ca:	f7ff f9ad 	bl	8002628 <SSD1309_UpdateAsync>
}
 80032ce:	bf00      	nop
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	24000320 	.word	0x24000320
 80032dc:	08015718 	.word	0x08015718
 80032e0:	24001148 	.word	0x24001148
 80032e4:	080156f0 	.word	0x080156f0
 80032e8:	08015700 	.word	0x08015700

080032ec <DrawFuelling>:

static void DrawFuelling(void) {
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b090      	sub	sp, #64	@ 0x40
 80032f0:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 80032f2:	4886      	ldr	r0, [pc, #536]	@ (800350c <DrawFuelling+0x220>)
 80032f4:	f7ff f9b7 	bl	8002666 <SSD1309_Clear>
    
    const char* st = "????";
 80032f8:	4b85      	ldr	r3, [pc, #532]	@ (8003510 <DrawFuelling+0x224>)
 80032fa:	637b      	str	r3, [r7, #52]	@ 0x34
    switch (g_dispenser.status) {
 80032fc:	4b85      	ldr	r3, [pc, #532]	@ (8003514 <DrawFuelling+0x228>)
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	2b08      	cmp	r3, #8
 8003302:	d82a      	bhi.n	800335a <DrawFuelling+0x6e>
 8003304:	a201      	add	r2, pc, #4	@ (adr r2, 800330c <DrawFuelling+0x20>)
 8003306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330a:	bf00      	nop
 800330c:	08003331 	.word	0x08003331
 8003310:	08003337 	.word	0x08003337
 8003314:	0800333d 	.word	0x0800333d
 8003318:	08003343 	.word	0x08003343
 800331c:	0800335b 	.word	0x0800335b
 8003320:	08003349 	.word	0x08003349
 8003324:	0800335b 	.word	0x0800335b
 8003328:	0800334f 	.word	0x0800334f
 800332c:	08003355 	.word	0x08003355
        case DS_IDLE: st = "IDLE"; break;
 8003330:	4b79      	ldr	r3, [pc, #484]	@ (8003518 <DrawFuelling+0x22c>)
 8003332:	637b      	str	r3, [r7, #52]	@ 0x34
 8003334:	e014      	b.n	8003360 <DrawFuelling+0x74>
        case DS_CALLING: st = "CALL"; break;
 8003336:	4b79      	ldr	r3, [pc, #484]	@ (800351c <DrawFuelling+0x230>)
 8003338:	637b      	str	r3, [r7, #52]	@ 0x34
 800333a:	e011      	b.n	8003360 <DrawFuelling+0x74>
        case DS_AUTHORIZED: st = "AUTH"; break;
 800333c:	4b78      	ldr	r3, [pc, #480]	@ (8003520 <DrawFuelling+0x234>)
 800333e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003340:	e00e      	b.n	8003360 <DrawFuelling+0x74>
        case DS_STARTED: st = "START"; break;
 8003342:	4b78      	ldr	r3, [pc, #480]	@ (8003524 <DrawFuelling+0x238>)
 8003344:	637b      	str	r3, [r7, #52]	@ 0x34
 8003346:	e00b      	b.n	8003360 <DrawFuelling+0x74>
        case DS_FUELLING: st = "FUEL"; break;
 8003348:	4b77      	ldr	r3, [pc, #476]	@ (8003528 <DrawFuelling+0x23c>)
 800334a:	637b      	str	r3, [r7, #52]	@ 0x34
 800334c:	e008      	b.n	8003360 <DrawFuelling+0x74>
        case DS_STOP: st = "STOP"; break;
 800334e:	4b77      	ldr	r3, [pc, #476]	@ (800352c <DrawFuelling+0x240>)
 8003350:	637b      	str	r3, [r7, #52]	@ 0x34
 8003352:	e005      	b.n	8003360 <DrawFuelling+0x74>
        case DS_END: st = "END"; break;
 8003354:	4b76      	ldr	r3, [pc, #472]	@ (8003530 <DrawFuelling+0x244>)
 8003356:	637b      	str	r3, [r7, #52]	@ 0x34
 8003358:	e002      	b.n	8003360 <DrawFuelling+0x74>
        default: st = "WAIT"; break;
 800335a:	4b76      	ldr	r3, [pc, #472]	@ (8003534 <DrawFuelling+0x248>)
 800335c:	637b      	str	r3, [r7, #52]	@ 0x34
 800335e:	bf00      	nop
    }
    
    SSD1309_DrawString8x8(&oled, 0, 0, st, SSD1309_COLOR_WHITE);
 8003360:	2301      	movs	r3, #1
 8003362:	9300      	str	r3, [sp, #0]
 8003364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003366:	2200      	movs	r2, #0
 8003368:	2100      	movs	r1, #0
 800336a:	4868      	ldr	r0, [pc, #416]	@ (800350c <DrawFuelling+0x220>)
 800336c:	f7ff fa34 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003370:	2300      	movs	r3, #0
 8003372:	633b      	str	r3, [r7, #48]	@ 0x30
 8003374:	e009      	b.n	800338a <DrawFuelling+0x9e>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003378:	b299      	uxth	r1, r3
 800337a:	2301      	movs	r3, #1
 800337c:	2209      	movs	r2, #9
 800337e:	4863      	ldr	r0, [pc, #396]	@ (800350c <DrawFuelling+0x220>)
 8003380:	f7ff f985 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003386:	3301      	adds	r3, #1
 8003388:	633b      	str	r3, [r7, #48]	@ 0x30
 800338a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800338c:	2b7f      	cmp	r3, #127	@ 0x7f
 800338e:	ddf2      	ble.n	8003376 <DrawFuelling+0x8a>
    }

    sprintf(buf, "L:%u.%02u", 
        (unsigned int)(g_dispenser.volume_cl / 100), 
 8003390:	4b60      	ldr	r3, [pc, #384]	@ (8003514 <DrawFuelling+0x228>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	4a68      	ldr	r2, [pc, #416]	@ (8003538 <DrawFuelling+0x24c>)
 8003396:	fba2 2303 	umull	r2, r3, r2, r3
 800339a:	0959      	lsrs	r1, r3, #5
        (unsigned int)(g_dispenser.volume_cl % 100));
 800339c:	4b5d      	ldr	r3, [pc, #372]	@ (8003514 <DrawFuelling+0x228>)
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	4b65      	ldr	r3, [pc, #404]	@ (8003538 <DrawFuelling+0x24c>)
 80033a2:	fba3 0302 	umull	r0, r3, r3, r2
 80033a6:	095b      	lsrs	r3, r3, #5
 80033a8:	2064      	movs	r0, #100	@ 0x64
 80033aa:	fb00 f303 	mul.w	r3, r0, r3
 80033ae:	1ad3      	subs	r3, r2, r3
    sprintf(buf, "L:%u.%02u", 
 80033b0:	1d38      	adds	r0, r7, #4
 80033b2:	460a      	mov	r2, r1
 80033b4:	4961      	ldr	r1, [pc, #388]	@ (800353c <DrawFuelling+0x250>)
 80033b6:	f011 f91b 	bl	80145f0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 80033ba:	1d3b      	adds	r3, r7, #4
 80033bc:	2201      	movs	r2, #1
 80033be:	9200      	str	r2, [sp, #0]
 80033c0:	2210      	movs	r2, #16
 80033c2:	2100      	movs	r1, #0
 80033c4:	4851      	ldr	r0, [pc, #324]	@ (800350c <DrawFuelling+0x220>)
 80033c6:	f7ff fa07 	bl	80027d8 <SSD1309_DrawString8x8>
    
    sprintf(buf, "A:%u", (unsigned int)g_dispenser.amount);
 80033ca:	4b52      	ldr	r3, [pc, #328]	@ (8003514 <DrawFuelling+0x228>)
 80033cc:	689a      	ldr	r2, [r3, #8]
 80033ce:	1d3b      	adds	r3, r7, #4
 80033d0:	495b      	ldr	r1, [pc, #364]	@ (8003540 <DrawFuelling+0x254>)
 80033d2:	4618      	mov	r0, r3
 80033d4:	f011 f90c 	bl	80145f0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 32, buf, SSD1309_COLOR_WHITE);
 80033d8:	1d3b      	adds	r3, r7, #4
 80033da:	2201      	movs	r2, #1
 80033dc:	9200      	str	r2, [sp, #0]
 80033de:	2220      	movs	r2, #32
 80033e0:	2100      	movs	r1, #0
 80033e2:	484a      	ldr	r0, [pc, #296]	@ (800350c <DrawFuelling+0x220>)
 80033e4:	f7ff f9f8 	bl	80027d8 <SSD1309_DrawString8x8>
    
    uint8_t progress_percent = 0;
 80033e8:	2300      	movs	r3, #0
 80033ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (prev_transaction_mode == UI_STATE_INPUT_VOLUME && target_volume_cl > 0) {
 80033ee:	4b55      	ldr	r3, [pc, #340]	@ (8003544 <DrawFuelling+0x258>)
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	2b03      	cmp	r3, #3
 80033f4:	d10f      	bne.n	8003416 <DrawFuelling+0x12a>
 80033f6:	4b54      	ldr	r3, [pc, #336]	@ (8003548 <DrawFuelling+0x25c>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00b      	beq.n	8003416 <DrawFuelling+0x12a>
        progress_percent = (g_dispenser.volume_cl * 100) / target_volume_cl;
 80033fe:	4b45      	ldr	r3, [pc, #276]	@ (8003514 <DrawFuelling+0x228>)
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2264      	movs	r2, #100	@ 0x64
 8003404:	fb03 f202 	mul.w	r2, r3, r2
 8003408:	4b4f      	ldr	r3, [pc, #316]	@ (8003548 <DrawFuelling+0x25c>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003410:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003414:	e012      	b.n	800343c <DrawFuelling+0x150>
    } else if (prev_transaction_mode == UI_STATE_INPUT_AMOUNT && target_amount > 0) {
 8003416:	4b4b      	ldr	r3, [pc, #300]	@ (8003544 <DrawFuelling+0x258>)
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	2b04      	cmp	r3, #4
 800341c:	d10e      	bne.n	800343c <DrawFuelling+0x150>
 800341e:	4b4b      	ldr	r3, [pc, #300]	@ (800354c <DrawFuelling+0x260>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00a      	beq.n	800343c <DrawFuelling+0x150>
        progress_percent = (g_dispenser.amount * 100) / target_amount;
 8003426:	4b3b      	ldr	r3, [pc, #236]	@ (8003514 <DrawFuelling+0x228>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	2264      	movs	r2, #100	@ 0x64
 800342c:	fb03 f202 	mul.w	r2, r3, r2
 8003430:	4b46      	ldr	r3, [pc, #280]	@ (800354c <DrawFuelling+0x260>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	fbb2 f3f3 	udiv	r3, r2, r3
 8003438:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    if (progress_percent > 100) progress_percent = 100;
 800343c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003440:	2b64      	cmp	r3, #100	@ 0x64
 8003442:	d902      	bls.n	800344a <DrawFuelling+0x15e>
 8003444:	2364      	movs	r3, #100	@ 0x64
 8003446:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    for (int x = 0; x < 128; x++) {
 800344a:	2300      	movs	r3, #0
 800344c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800344e:	e010      	b.n	8003472 <DrawFuelling+0x186>
        SSD1309_DrawPixel(&oled, x, 56, SSD1309_COLOR_WHITE);
 8003450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003452:	b299      	uxth	r1, r3
 8003454:	2301      	movs	r3, #1
 8003456:	2238      	movs	r2, #56	@ 0x38
 8003458:	482c      	ldr	r0, [pc, #176]	@ (800350c <DrawFuelling+0x220>)
 800345a:	f7ff f918 	bl	800268e <SSD1309_DrawPixel>
        SSD1309_DrawPixel(&oled, x, 63, SSD1309_COLOR_WHITE);
 800345e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003460:	b299      	uxth	r1, r3
 8003462:	2301      	movs	r3, #1
 8003464:	223f      	movs	r2, #63	@ 0x3f
 8003466:	4829      	ldr	r0, [pc, #164]	@ (800350c <DrawFuelling+0x220>)
 8003468:	f7ff f911 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 800346c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800346e:	3301      	adds	r3, #1
 8003470:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003474:	2b7f      	cmp	r3, #127	@ 0x7f
 8003476:	ddeb      	ble.n	8003450 <DrawFuelling+0x164>
    }
    for (int y = 56; y <= 63; y++) {
 8003478:	2338      	movs	r3, #56	@ 0x38
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
 800347c:	e010      	b.n	80034a0 <DrawFuelling+0x1b4>
        SSD1309_DrawPixel(&oled, 0, y, SSD1309_COLOR_WHITE);
 800347e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003480:	b29a      	uxth	r2, r3
 8003482:	2301      	movs	r3, #1
 8003484:	2100      	movs	r1, #0
 8003486:	4821      	ldr	r0, [pc, #132]	@ (800350c <DrawFuelling+0x220>)
 8003488:	f7ff f901 	bl	800268e <SSD1309_DrawPixel>
        SSD1309_DrawPixel(&oled, 127, y, SSD1309_COLOR_WHITE);
 800348c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348e:	b29a      	uxth	r2, r3
 8003490:	2301      	movs	r3, #1
 8003492:	217f      	movs	r1, #127	@ 0x7f
 8003494:	481d      	ldr	r0, [pc, #116]	@ (800350c <DrawFuelling+0x220>)
 8003496:	f7ff f8fa 	bl	800268e <SSD1309_DrawPixel>
    for (int y = 56; y <= 63; y++) {
 800349a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349c:	3301      	adds	r3, #1
 800349e:	627b      	str	r3, [r7, #36]	@ 0x24
 80034a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80034a4:	ddeb      	ble.n	800347e <DrawFuelling+0x192>
    }
    
    uint8_t fill_width = (progress_percent * 125) / 100;
 80034a6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80034aa:	4613      	mov	r3, r2
 80034ac:	015b      	lsls	r3, r3, #5
 80034ae:	1a9b      	subs	r3, r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4413      	add	r3, r2
 80034b4:	4a20      	ldr	r2, [pc, #128]	@ (8003538 <DrawFuelling+0x24c>)
 80034b6:	fb82 1203 	smull	r1, r2, r2, r3
 80034ba:	1152      	asrs	r2, r2, #5
 80034bc:	17db      	asrs	r3, r3, #31
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	76fb      	strb	r3, [r7, #27]
    for (int x = 1; x <= fill_width && x < 127; x++) {
 80034c2:	2301      	movs	r3, #1
 80034c4:	623b      	str	r3, [r7, #32]
 80034c6:	e013      	b.n	80034f0 <DrawFuelling+0x204>
        for (int y = 57; y <= 62; y++) {
 80034c8:	2339      	movs	r3, #57	@ 0x39
 80034ca:	61fb      	str	r3, [r7, #28]
 80034cc:	e00a      	b.n	80034e4 <DrawFuelling+0x1f8>
            SSD1309_DrawPixel(&oled, x, y, SSD1309_COLOR_WHITE);
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	b299      	uxth	r1, r3
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	2301      	movs	r3, #1
 80034d8:	480c      	ldr	r0, [pc, #48]	@ (800350c <DrawFuelling+0x220>)
 80034da:	f7ff f8d8 	bl	800268e <SSD1309_DrawPixel>
        for (int y = 57; y <= 62; y++) {
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	3301      	adds	r3, #1
 80034e2:	61fb      	str	r3, [r7, #28]
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80034e8:	ddf1      	ble.n	80034ce <DrawFuelling+0x1e2>
    for (int x = 1; x <= fill_width && x < 127; x++) {
 80034ea:	6a3b      	ldr	r3, [r7, #32]
 80034ec:	3301      	adds	r3, #1
 80034ee:	623b      	str	r3, [r7, #32]
 80034f0:	7efb      	ldrb	r3, [r7, #27]
 80034f2:	6a3a      	ldr	r2, [r7, #32]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	dc02      	bgt.n	80034fe <DrawFuelling+0x212>
 80034f8:	6a3b      	ldr	r3, [r7, #32]
 80034fa:	2b7e      	cmp	r3, #126	@ 0x7e
 80034fc:	dde4      	ble.n	80034c8 <DrawFuelling+0x1dc>
        }
    }
    
    SSD1309_UpdateAsync(&oled);
 80034fe:	4803      	ldr	r0, [pc, #12]	@ (800350c <DrawFuelling+0x220>)
 8003500:	f7ff f892 	bl	8002628 <SSD1309_UpdateAsync>
}
 8003504:	bf00      	nop
 8003506:	3738      	adds	r7, #56	@ 0x38
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	24000320 	.word	0x24000320
 8003510:	08015724 	.word	0x08015724
 8003514:	240001c0 	.word	0x240001c0
 8003518:	0801572c 	.word	0x0801572c
 800351c:	08015734 	.word	0x08015734
 8003520:	0801573c 	.word	0x0801573c
 8003524:	08015744 	.word	0x08015744
 8003528:	0801574c 	.word	0x0801574c
 800352c:	08015754 	.word	0x08015754
 8003530:	0801575c 	.word	0x0801575c
 8003534:	08015760 	.word	0x08015760
 8003538:	51eb851f 	.word	0x51eb851f
 800353c:	08015768 	.word	0x08015768
 8003540:	08015774 	.word	0x08015774
 8003544:	24000040 	.word	0x24000040
 8003548:	24001158 	.word	0x24001158
 800354c:	2400115c 	.word	0x2400115c

08003550 <DrawTransactionResult>:

static void DrawTransactionResult(void) {
 8003550:	b580      	push	{r7, lr}
 8003552:	b088      	sub	sp, #32
 8003554:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 8003556:	482f      	ldr	r0, [pc, #188]	@ (8003614 <DrawTransactionResult+0xc4>)
 8003558:	f7ff f885 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "TRANSACTION END", SSD1309_COLOR_WHITE);
 800355c:	2301      	movs	r3, #1
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	4b2d      	ldr	r3, [pc, #180]	@ (8003618 <DrawTransactionResult+0xc8>)
 8003562:	2200      	movs	r2, #0
 8003564:	2100      	movs	r1, #0
 8003566:	482b      	ldr	r0, [pc, #172]	@ (8003614 <DrawTransactionResult+0xc4>)
 8003568:	f7ff f936 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 800356c:	2300      	movs	r3, #0
 800356e:	617b      	str	r3, [r7, #20]
 8003570:	e009      	b.n	8003586 <DrawTransactionResult+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	b299      	uxth	r1, r3
 8003576:	2301      	movs	r3, #1
 8003578:	2209      	movs	r2, #9
 800357a:	4826      	ldr	r0, [pc, #152]	@ (8003614 <DrawTransactionResult+0xc4>)
 800357c:	f7ff f887 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	3301      	adds	r3, #1
 8003584:	617b      	str	r3, [r7, #20]
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	2b7f      	cmp	r3, #127	@ 0x7f
 800358a:	ddf2      	ble.n	8003572 <DrawTransactionResult+0x22>
    }
    
    sprintf(buf, "L:%u.%02u", 
        (unsigned int)(g_dispenser.volume_cl / 100), 
 800358c:	4b23      	ldr	r3, [pc, #140]	@ (800361c <DrawTransactionResult+0xcc>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	4a23      	ldr	r2, [pc, #140]	@ (8003620 <DrawTransactionResult+0xd0>)
 8003592:	fba2 2303 	umull	r2, r3, r2, r3
 8003596:	0959      	lsrs	r1, r3, #5
        (unsigned int)(g_dispenser.volume_cl % 100));
 8003598:	4b20      	ldr	r3, [pc, #128]	@ (800361c <DrawTransactionResult+0xcc>)
 800359a:	685a      	ldr	r2, [r3, #4]
 800359c:	4b20      	ldr	r3, [pc, #128]	@ (8003620 <DrawTransactionResult+0xd0>)
 800359e:	fba3 0302 	umull	r0, r3, r3, r2
 80035a2:	095b      	lsrs	r3, r3, #5
 80035a4:	2064      	movs	r0, #100	@ 0x64
 80035a6:	fb00 f303 	mul.w	r3, r0, r3
 80035aa:	1ad3      	subs	r3, r2, r3
    sprintf(buf, "L:%u.%02u", 
 80035ac:	4638      	mov	r0, r7
 80035ae:	460a      	mov	r2, r1
 80035b0:	491c      	ldr	r1, [pc, #112]	@ (8003624 <DrawTransactionResult+0xd4>)
 80035b2:	f011 f81d 	bl	80145f0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 80035b6:	463b      	mov	r3, r7
 80035b8:	2201      	movs	r2, #1
 80035ba:	9200      	str	r2, [sp, #0]
 80035bc:	2210      	movs	r2, #16
 80035be:	2100      	movs	r1, #0
 80035c0:	4814      	ldr	r0, [pc, #80]	@ (8003614 <DrawTransactionResult+0xc4>)
 80035c2:	f7ff f909 	bl	80027d8 <SSD1309_DrawString8x8>
    
    sprintf(buf, "A:%u", (unsigned int)g_dispenser.amount);
 80035c6:	4b15      	ldr	r3, [pc, #84]	@ (800361c <DrawTransactionResult+0xcc>)
 80035c8:	689a      	ldr	r2, [r3, #8]
 80035ca:	463b      	mov	r3, r7
 80035cc:	4916      	ldr	r1, [pc, #88]	@ (8003628 <DrawTransactionResult+0xd8>)
 80035ce:	4618      	mov	r0, r3
 80035d0:	f011 f80e 	bl	80145f0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 32, buf, SSD1309_COLOR_WHITE);
 80035d4:	463b      	mov	r3, r7
 80035d6:	2201      	movs	r2, #1
 80035d8:	9200      	str	r2, [sp, #0]
 80035da:	2220      	movs	r2, #32
 80035dc:	2100      	movs	r1, #0
 80035de:	480d      	ldr	r0, [pc, #52]	@ (8003614 <DrawTransactionResult+0xc4>)
 80035e0:	f7ff f8fa 	bl	80027d8 <SSD1309_DrawString8x8>
    
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Repeat", SSD1309_COLOR_WHITE);
 80035e4:	2301      	movs	r3, #1
 80035e6:	9300      	str	r3, [sp, #0]
 80035e8:	4b10      	ldr	r3, [pc, #64]	@ (800362c <DrawTransactionResult+0xdc>)
 80035ea:	2230      	movs	r2, #48	@ 0x30
 80035ec:	2100      	movs	r1, #0
 80035ee:	4809      	ldr	r0, [pc, #36]	@ (8003614 <DrawTransactionResult+0xc4>)
 80035f0:	f7ff f8f2 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 56, "RES:Menu", SSD1309_COLOR_WHITE);
 80035f4:	2301      	movs	r3, #1
 80035f6:	9300      	str	r3, [sp, #0]
 80035f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003630 <DrawTransactionResult+0xe0>)
 80035fa:	2238      	movs	r2, #56	@ 0x38
 80035fc:	2100      	movs	r1, #0
 80035fe:	4805      	ldr	r0, [pc, #20]	@ (8003614 <DrawTransactionResult+0xc4>)
 8003600:	f7ff f8ea 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8003604:	4803      	ldr	r0, [pc, #12]	@ (8003614 <DrawTransactionResult+0xc4>)
 8003606:	f7ff f80f 	bl	8002628 <SSD1309_UpdateAsync>
}
 800360a:	bf00      	nop
 800360c:	3718      	adds	r7, #24
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	24000320 	.word	0x24000320
 8003618:	0801577c 	.word	0x0801577c
 800361c:	240001c0 	.word	0x240001c0
 8003620:	51eb851f 	.word	0x51eb851f
 8003624:	08015768 	.word	0x08015768
 8003628:	08015774 	.word	0x08015774
 800362c:	0801578c 	.word	0x0801578c
 8003630:	08015798 	.word	0x08015798

08003634 <UI_ProcessInput>:

void UI_ProcessInput(void) {
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
    char key = Keyboard_GetKey();
 800363a:	f7fe f959 	bl	80018f0 <Keyboard_GetKey>
 800363e:	4603      	mov	r3, r0
 8003640:	73fb      	strb	r3, [r7, #15]
    if (key != 0) {
 8003642:	7bfb      	ldrb	r3, [r7, #15]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d004      	beq.n	8003652 <UI_ProcessInput+0x1e>
        UsbLog_Printf("Key: %c\r\n", key);
 8003648:	7bfb      	ldrb	r3, [r7, #15]
 800364a:	4619      	mov	r1, r3
 800364c:	4898      	ldr	r0, [pc, #608]	@ (80038b0 <UI_ProcessInput+0x27c>)
 800364e:	f7fe f9cf 	bl	80019f0 <UsbLog_Printf>
    }
    
    switch (ui_state) {
 8003652:	4b98      	ldr	r3, [pc, #608]	@ (80038b4 <UI_ProcessInput+0x280>)
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b06      	cmp	r3, #6
 8003658:	f200 8241 	bhi.w	8003ade <UI_ProcessInput+0x4aa>
 800365c:	a201      	add	r2, pc, #4	@ (adr r2, 8003664 <UI_ProcessInput+0x30>)
 800365e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003662:	bf00      	nop
 8003664:	08003681 	.word	0x08003681
 8003668:	080036fb 	.word	0x080036fb
 800366c:	0800370b 	.word	0x0800370b
 8003670:	080037b3 	.word	0x080037b3
 8003674:	080038e5 	.word	0x080038e5
 8003678:	0800398f 	.word	0x0800398f
 800367c:	08003a75 	.word	0x08003a75
        case UI_STATE_MAIN:
            if (key == 'A') {
 8003680:	7bfb      	ldrb	r3, [r7, #15]
 8003682:	2b41      	cmp	r3, #65	@ 0x41
 8003684:	d105      	bne.n	8003692 <UI_ProcessInput+0x5e>
                Dispenser_RequestTotalizer();
 8003686:	f7fd fd55 	bl	8001134 <Dispenser_RequestTotalizer>
                ui_state = UI_STATE_TOTALIZER;
 800368a:	4b8a      	ldr	r3, [pc, #552]	@ (80038b4 <UI_ProcessInput+0x280>)
 800368c:	2201      	movs	r2, #1
 800368e:	701a      	strb	r2, [r3, #0]
            } else if (key == 'G') {
                ui_state = UI_STATE_SET_PRICE;
                input_pos = 0;
                memset(input_buf, 0, sizeof(input_buf));
            }
            break;
 8003690:	e218      	b.n	8003ac4 <UI_ProcessInput+0x490>
            } else if (key == 'B') {
 8003692:	7bfb      	ldrb	r3, [r7, #15]
 8003694:	2b42      	cmp	r3, #66	@ 0x42
 8003696:	d10e      	bne.n	80036b6 <UI_ProcessInput+0x82>
                ui_state = UI_STATE_INPUT_VOLUME;
 8003698:	4b86      	ldr	r3, [pc, #536]	@ (80038b4 <UI_ProcessInput+0x280>)
 800369a:	2203      	movs	r2, #3
 800369c:	701a      	strb	r2, [r3, #0]
                prev_transaction_mode = UI_STATE_INPUT_VOLUME;
 800369e:	4b86      	ldr	r3, [pc, #536]	@ (80038b8 <UI_ProcessInput+0x284>)
 80036a0:	2203      	movs	r2, #3
 80036a2:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 80036a4:	4b85      	ldr	r3, [pc, #532]	@ (80038bc <UI_ProcessInput+0x288>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 80036aa:	220b      	movs	r2, #11
 80036ac:	2100      	movs	r1, #0
 80036ae:	4884      	ldr	r0, [pc, #528]	@ (80038c0 <UI_ProcessInput+0x28c>)
 80036b0:	f010 fffc 	bl	80146ac <memset>
            break;
 80036b4:	e206      	b.n	8003ac4 <UI_ProcessInput+0x490>
            } else if (key == 'C') {
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	2b43      	cmp	r3, #67	@ 0x43
 80036ba:	d10e      	bne.n	80036da <UI_ProcessInput+0xa6>
                ui_state = UI_STATE_INPUT_AMOUNT;
 80036bc:	4b7d      	ldr	r3, [pc, #500]	@ (80038b4 <UI_ProcessInput+0x280>)
 80036be:	2204      	movs	r2, #4
 80036c0:	701a      	strb	r2, [r3, #0]
                prev_transaction_mode = UI_STATE_INPUT_AMOUNT;
 80036c2:	4b7d      	ldr	r3, [pc, #500]	@ (80038b8 <UI_ProcessInput+0x284>)
 80036c4:	2204      	movs	r2, #4
 80036c6:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 80036c8:	4b7c      	ldr	r3, [pc, #496]	@ (80038bc <UI_ProcessInput+0x288>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 80036ce:	220b      	movs	r2, #11
 80036d0:	2100      	movs	r1, #0
 80036d2:	487b      	ldr	r0, [pc, #492]	@ (80038c0 <UI_ProcessInput+0x28c>)
 80036d4:	f010 ffea 	bl	80146ac <memset>
            break;
 80036d8:	e1f4      	b.n	8003ac4 <UI_ProcessInput+0x490>
            } else if (key == 'G') {
 80036da:	7bfb      	ldrb	r3, [r7, #15]
 80036dc:	2b47      	cmp	r3, #71	@ 0x47
 80036de:	f040 81f1 	bne.w	8003ac4 <UI_ProcessInput+0x490>
                ui_state = UI_STATE_SET_PRICE;
 80036e2:	4b74      	ldr	r3, [pc, #464]	@ (80038b4 <UI_ProcessInput+0x280>)
 80036e4:	2202      	movs	r2, #2
 80036e6:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 80036e8:	4b74      	ldr	r3, [pc, #464]	@ (80038bc <UI_ProcessInput+0x288>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 80036ee:	220b      	movs	r2, #11
 80036f0:	2100      	movs	r1, #0
 80036f2:	4873      	ldr	r0, [pc, #460]	@ (80038c0 <UI_ProcessInput+0x28c>)
 80036f4:	f010 ffda 	bl	80146ac <memset>
            break;
 80036f8:	e1e4      	b.n	8003ac4 <UI_ProcessInput+0x490>
            
        case UI_STATE_TOTALIZER:
            if (key == 'F') {
 80036fa:	7bfb      	ldrb	r3, [r7, #15]
 80036fc:	2b46      	cmp	r3, #70	@ 0x46
 80036fe:	f040 81e3 	bne.w	8003ac8 <UI_ProcessInput+0x494>
                ui_state = UI_STATE_MAIN;
 8003702:	4b6c      	ldr	r3, [pc, #432]	@ (80038b4 <UI_ProcessInput+0x280>)
 8003704:	2200      	movs	r2, #0
 8003706:	701a      	strb	r2, [r3, #0]
            }
            break;
 8003708:	e1de      	b.n	8003ac8 <UI_ProcessInput+0x494>
            
        case UI_STATE_SET_PRICE:
            if (key >= '0' && key <= '9') {
 800370a:	7bfb      	ldrb	r3, [r7, #15]
 800370c:	2b2f      	cmp	r3, #47	@ 0x2f
 800370e:	d917      	bls.n	8003740 <UI_ProcessInput+0x10c>
 8003710:	7bfb      	ldrb	r3, [r7, #15]
 8003712:	2b39      	cmp	r3, #57	@ 0x39
 8003714:	d814      	bhi.n	8003740 <UI_ProcessInput+0x10c>
                if (input_pos < 10) {
 8003716:	4b69      	ldr	r3, [pc, #420]	@ (80038bc <UI_ProcessInput+0x288>)
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	2b09      	cmp	r3, #9
 800371c:	d848      	bhi.n	80037b0 <UI_ProcessInput+0x17c>
                    input_buf[input_pos++] = key;
 800371e:	4b67      	ldr	r3, [pc, #412]	@ (80038bc <UI_ProcessInput+0x288>)
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	1c5a      	adds	r2, r3, #1
 8003724:	b2d1      	uxtb	r1, r2
 8003726:	4a65      	ldr	r2, [pc, #404]	@ (80038bc <UI_ProcessInput+0x288>)
 8003728:	7011      	strb	r1, [r2, #0]
 800372a:	4619      	mov	r1, r3
 800372c:	4a64      	ldr	r2, [pc, #400]	@ (80038c0 <UI_ProcessInput+0x28c>)
 800372e:	7bfb      	ldrb	r3, [r7, #15]
 8003730:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 8003732:	4b62      	ldr	r3, [pc, #392]	@ (80038bc <UI_ProcessInput+0x288>)
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	461a      	mov	r2, r3
 8003738:	4b61      	ldr	r3, [pc, #388]	@ (80038c0 <UI_ProcessInput+0x28c>)
 800373a:	2100      	movs	r1, #0
 800373c:	5499      	strb	r1, [r3, r2]
                if (input_pos < 10) {
 800373e:	e037      	b.n	80037b0 <UI_ProcessInput+0x17c>
                }
            } else if (key == 'K') {
 8003740:	7bfb      	ldrb	r3, [r7, #15]
 8003742:	2b4b      	cmp	r3, #75	@ 0x4b
 8003744:	d120      	bne.n	8003788 <UI_ProcessInput+0x154>
                uint32_t new_price = atol(input_buf);
 8003746:	485e      	ldr	r0, [pc, #376]	@ (80038c0 <UI_ProcessInput+0x28c>)
 8003748:	f010 fe90 	bl	801446c <atol>
 800374c:	4603      	mov	r3, r0
 800374e:	603b      	str	r3, [r7, #0]
                if (new_price <= 9999) {
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003756:	4293      	cmp	r3, r2
 8003758:	d811      	bhi.n	800377e <UI_ProcessInput+0x14a>
                    global_price = new_price;
 800375a:	4a5a      	ldr	r2, [pc, #360]	@ (80038c4 <UI_ProcessInput+0x290>)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	6013      	str	r3, [r2, #0]
                    EEPROM_SavePrice(global_price);
 8003760:	4b58      	ldr	r3, [pc, #352]	@ (80038c4 <UI_ProcessInput+0x290>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4618      	mov	r0, r3
 8003766:	f7fd fdd7 	bl	8001318 <EEPROM_SavePrice>
                    UsbLog_Printf("Price set to: %lu\r\n", (unsigned long)global_price);
 800376a:	4b56      	ldr	r3, [pc, #344]	@ (80038c4 <UI_ProcessInput+0x290>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4619      	mov	r1, r3
 8003770:	4855      	ldr	r0, [pc, #340]	@ (80038c8 <UI_ProcessInput+0x294>)
 8003772:	f7fe f93d 	bl	80019f0 <UsbLog_Printf>
                    ui_state = UI_STATE_MAIN;
 8003776:	4b4f      	ldr	r3, [pc, #316]	@ (80038b4 <UI_ProcessInput+0x280>)
 8003778:	2200      	movs	r2, #0
 800377a:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
                memset(input_buf, 0, sizeof(input_buf));
            } else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 800377c:	e1a6      	b.n	8003acc <UI_ProcessInput+0x498>
                    UsbLog_Printf("ERROR: Price must be 0-9999, got: %lu\r\n", (unsigned long)new_price);
 800377e:	6839      	ldr	r1, [r7, #0]
 8003780:	4852      	ldr	r0, [pc, #328]	@ (80038cc <UI_ProcessInput+0x298>)
 8003782:	f7fe f935 	bl	80019f0 <UsbLog_Printf>
            break;
 8003786:	e1a1      	b.n	8003acc <UI_ProcessInput+0x498>
            } else if (key == 'E') {
 8003788:	7bfb      	ldrb	r3, [r7, #15]
 800378a:	2b45      	cmp	r3, #69	@ 0x45
 800378c:	d108      	bne.n	80037a0 <UI_ProcessInput+0x16c>
                input_pos = 0;
 800378e:	4b4b      	ldr	r3, [pc, #300]	@ (80038bc <UI_ProcessInput+0x288>)
 8003790:	2200      	movs	r2, #0
 8003792:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003794:	220b      	movs	r2, #11
 8003796:	2100      	movs	r1, #0
 8003798:	4849      	ldr	r0, [pc, #292]	@ (80038c0 <UI_ProcessInput+0x28c>)
 800379a:	f010 ff87 	bl	80146ac <memset>
            break;
 800379e:	e195      	b.n	8003acc <UI_ProcessInput+0x498>
            } else if (key == 'F') {
 80037a0:	7bfb      	ldrb	r3, [r7, #15]
 80037a2:	2b46      	cmp	r3, #70	@ 0x46
 80037a4:	f040 8192 	bne.w	8003acc <UI_ProcessInput+0x498>
                ui_state = UI_STATE_MAIN;
 80037a8:	4b42      	ldr	r3, [pc, #264]	@ (80038b4 <UI_ProcessInput+0x280>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	701a      	strb	r2, [r3, #0]
            break;
 80037ae:	e18d      	b.n	8003acc <UI_ProcessInput+0x498>
 80037b0:	e18c      	b.n	8003acc <UI_ProcessInput+0x498>
            
        case UI_STATE_INPUT_VOLUME:
            if (key >= '0' && key <= '9') {
 80037b2:	7bfb      	ldrb	r3, [r7, #15]
 80037b4:	2b2f      	cmp	r3, #47	@ 0x2f
 80037b6:	d917      	bls.n	80037e8 <UI_ProcessInput+0x1b4>
 80037b8:	7bfb      	ldrb	r3, [r7, #15]
 80037ba:	2b39      	cmp	r3, #57	@ 0x39
 80037bc:	d814      	bhi.n	80037e8 <UI_ProcessInput+0x1b4>
                if (input_pos < INPUT_BUF_MAX_CHARS) {
 80037be:	4b3f      	ldr	r3, [pc, #252]	@ (80038bc <UI_ProcessInput+0x288>)
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	2b09      	cmp	r3, #9
 80037c4:	d873      	bhi.n	80038ae <UI_ProcessInput+0x27a>
                    input_buf[input_pos++] = key;
 80037c6:	4b3d      	ldr	r3, [pc, #244]	@ (80038bc <UI_ProcessInput+0x288>)
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	1c5a      	adds	r2, r3, #1
 80037cc:	b2d1      	uxtb	r1, r2
 80037ce:	4a3b      	ldr	r2, [pc, #236]	@ (80038bc <UI_ProcessInput+0x288>)
 80037d0:	7011      	strb	r1, [r2, #0]
 80037d2:	4619      	mov	r1, r3
 80037d4:	4a3a      	ldr	r2, [pc, #232]	@ (80038c0 <UI_ProcessInput+0x28c>)
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
 80037d8:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 80037da:	4b38      	ldr	r3, [pc, #224]	@ (80038bc <UI_ProcessInput+0x288>)
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	461a      	mov	r2, r3
 80037e0:	4b37      	ldr	r3, [pc, #220]	@ (80038c0 <UI_ProcessInput+0x28c>)
 80037e2:	2100      	movs	r1, #0
 80037e4:	5499      	strb	r1, [r3, r2]
                if (input_pos < INPUT_BUF_MAX_CHARS) {
 80037e6:	e062      	b.n	80038ae <UI_ProcessInput+0x27a>
                }
            }
            // ✅ НОВОЕ: Обработка точки
            else if (key == '.') {
 80037e8:	7bfb      	ldrb	r3, [r7, #15]
 80037ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80037ec:	d122      	bne.n	8003834 <UI_ProcessInput+0x200>
                if (strchr(input_buf, '.') == NULL && input_pos > 0 && input_pos < INPUT_BUF_MAX_CHARS) {
 80037ee:	212e      	movs	r1, #46	@ 0x2e
 80037f0:	4833      	ldr	r0, [pc, #204]	@ (80038c0 <UI_ProcessInput+0x28c>)
 80037f2:	f010 ff63 	bl	80146bc <strchr>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f040 8169 	bne.w	8003ad0 <UI_ProcessInput+0x49c>
 80037fe:	4b2f      	ldr	r3, [pc, #188]	@ (80038bc <UI_ProcessInput+0x288>)
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	f000 8164 	beq.w	8003ad0 <UI_ProcessInput+0x49c>
 8003808:	4b2c      	ldr	r3, [pc, #176]	@ (80038bc <UI_ProcessInput+0x288>)
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	2b09      	cmp	r3, #9
 800380e:	f200 815f 	bhi.w	8003ad0 <UI_ProcessInput+0x49c>
                    input_buf[input_pos++] = '.';
 8003812:	4b2a      	ldr	r3, [pc, #168]	@ (80038bc <UI_ProcessInput+0x288>)
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	1c5a      	adds	r2, r3, #1
 8003818:	b2d1      	uxtb	r1, r2
 800381a:	4a28      	ldr	r2, [pc, #160]	@ (80038bc <UI_ProcessInput+0x288>)
 800381c:	7011      	strb	r1, [r2, #0]
 800381e:	461a      	mov	r2, r3
 8003820:	4b27      	ldr	r3, [pc, #156]	@ (80038c0 <UI_ProcessInput+0x28c>)
 8003822:	212e      	movs	r1, #46	@ 0x2e
 8003824:	5499      	strb	r1, [r3, r2]
                    input_buf[input_pos] = '\0';
 8003826:	4b25      	ldr	r3, [pc, #148]	@ (80038bc <UI_ProcessInput+0x288>)
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	461a      	mov	r2, r3
 800382c:	4b24      	ldr	r3, [pc, #144]	@ (80038c0 <UI_ProcessInput+0x28c>)
 800382e:	2100      	movs	r1, #0
 8003830:	5499      	strb	r1, [r3, r2]
                memset(input_buf, 0, sizeof(input_buf));
            }
            else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 8003832:	e14d      	b.n	8003ad0 <UI_ProcessInput+0x49c>
            else if (key == 'K') {
 8003834:	7bfb      	ldrb	r3, [r7, #15]
 8003836:	2b4b      	cmp	r3, #75	@ 0x4b
 8003838:	d125      	bne.n	8003886 <UI_ProcessInput+0x252>
                uint32_t volume_cl = ParseDecimalVolume(input_buf);
 800383a:	4821      	ldr	r0, [pc, #132]	@ (80038c0 <UI_ProcessInput+0x28c>)
 800383c:	f7ff fafa 	bl	8002e34 <ParseDecimalVolume>
 8003840:	6078      	str	r0, [r7, #4]
                if (volume_cl > 0 && volume_cl <= 90000) {
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	f000 8143 	beq.w	8003ad0 <UI_ProcessInput+0x49c>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a20      	ldr	r2, [pc, #128]	@ (80038d0 <UI_ProcessInput+0x29c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	f200 813e 	bhi.w	8003ad0 <UI_ProcessInput+0x49c>
                    target_volume_cl = volume_cl;
 8003854:	4a1f      	ldr	r2, [pc, #124]	@ (80038d4 <UI_ProcessInput+0x2a0>)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6013      	str	r3, [r2, #0]
                    target_amount = 0;
 800385a:	4b1f      	ldr	r3, [pc, #124]	@ (80038d8 <UI_ProcessInput+0x2a4>)
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
                    transaction_closed = 0;
 8003860:	4b1e      	ldr	r3, [pc, #120]	@ (80038dc <UI_ProcessInput+0x2a8>)
 8003862:	2200      	movs	r2, #0
 8003864:	701a      	strb	r2, [r3, #0]
                    fuelling_entry_tick = HAL_GetTick();
 8003866:	f000 fb73 	bl	8003f50 <HAL_GetTick>
 800386a:	4603      	mov	r3, r0
 800386c:	4a1c      	ldr	r2, [pc, #112]	@ (80038e0 <UI_ProcessInput+0x2ac>)
 800386e:	6013      	str	r3, [r2, #0]
                    Dispenser_StartVolume(1, volume_cl, global_price);
 8003870:	4b14      	ldr	r3, [pc, #80]	@ (80038c4 <UI_ProcessInput+0x290>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	461a      	mov	r2, r3
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	2001      	movs	r0, #1
 800387a:	f7fd fbf3 	bl	8001064 <Dispenser_StartVolume>
                    ui_state = UI_STATE_FUELLING;
 800387e:	4b0d      	ldr	r3, [pc, #52]	@ (80038b4 <UI_ProcessInput+0x280>)
 8003880:	2205      	movs	r2, #5
 8003882:	701a      	strb	r2, [r3, #0]
            break;
 8003884:	e124      	b.n	8003ad0 <UI_ProcessInput+0x49c>
            else if (key == 'E') {
 8003886:	7bfb      	ldrb	r3, [r7, #15]
 8003888:	2b45      	cmp	r3, #69	@ 0x45
 800388a:	d108      	bne.n	800389e <UI_ProcessInput+0x26a>
                input_pos = 0;
 800388c:	4b0b      	ldr	r3, [pc, #44]	@ (80038bc <UI_ProcessInput+0x288>)
 800388e:	2200      	movs	r2, #0
 8003890:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003892:	220b      	movs	r2, #11
 8003894:	2100      	movs	r1, #0
 8003896:	480a      	ldr	r0, [pc, #40]	@ (80038c0 <UI_ProcessInput+0x28c>)
 8003898:	f010 ff08 	bl	80146ac <memset>
            break;
 800389c:	e118      	b.n	8003ad0 <UI_ProcessInput+0x49c>
            else if (key == 'F') {
 800389e:	7bfb      	ldrb	r3, [r7, #15]
 80038a0:	2b46      	cmp	r3, #70	@ 0x46
 80038a2:	f040 8115 	bne.w	8003ad0 <UI_ProcessInput+0x49c>
                ui_state = UI_STATE_MAIN;
 80038a6:	4b03      	ldr	r3, [pc, #12]	@ (80038b4 <UI_ProcessInput+0x280>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	701a      	strb	r2, [r3, #0]
            break;
 80038ac:	e110      	b.n	8003ad0 <UI_ProcessInput+0x49c>
 80038ae:	e10f      	b.n	8003ad0 <UI_ProcessInput+0x49c>
 80038b0:	080157a4 	.word	0x080157a4
 80038b4:	24001140 	.word	0x24001140
 80038b8:	24000040 	.word	0x24000040
 80038bc:	24001153 	.word	0x24001153
 80038c0:	24001148 	.word	0x24001148
 80038c4:	24001144 	.word	0x24001144
 80038c8:	080157b0 	.word	0x080157b0
 80038cc:	080157c4 	.word	0x080157c4
 80038d0:	00015f90 	.word	0x00015f90
 80038d4:	24001158 	.word	0x24001158
 80038d8:	2400115c 	.word	0x2400115c
 80038dc:	24001164 	.word	0x24001164
 80038e0:	24001168 	.word	0x24001168
            
        case UI_STATE_INPUT_AMOUNT:
            if (key >= '0' && key <= '9') {
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
 80038e6:	2b2f      	cmp	r3, #47	@ 0x2f
 80038e8:	d917      	bls.n	800391a <UI_ProcessInput+0x2e6>
 80038ea:	7bfb      	ldrb	r3, [r7, #15]
 80038ec:	2b39      	cmp	r3, #57	@ 0x39
 80038ee:	d814      	bhi.n	800391a <UI_ProcessInput+0x2e6>
                if (input_pos < 10) {
 80038f0:	4b7d      	ldr	r3, [pc, #500]	@ (8003ae8 <UI_ProcessInput+0x4b4>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	2b09      	cmp	r3, #9
 80038f6:	d849      	bhi.n	800398c <UI_ProcessInput+0x358>
                    input_buf[input_pos++] = key;
 80038f8:	4b7b      	ldr	r3, [pc, #492]	@ (8003ae8 <UI_ProcessInput+0x4b4>)
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	1c5a      	adds	r2, r3, #1
 80038fe:	b2d1      	uxtb	r1, r2
 8003900:	4a79      	ldr	r2, [pc, #484]	@ (8003ae8 <UI_ProcessInput+0x4b4>)
 8003902:	7011      	strb	r1, [r2, #0]
 8003904:	4619      	mov	r1, r3
 8003906:	4a79      	ldr	r2, [pc, #484]	@ (8003aec <UI_ProcessInput+0x4b8>)
 8003908:	7bfb      	ldrb	r3, [r7, #15]
 800390a:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 800390c:	4b76      	ldr	r3, [pc, #472]	@ (8003ae8 <UI_ProcessInput+0x4b4>)
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	461a      	mov	r2, r3
 8003912:	4b76      	ldr	r3, [pc, #472]	@ (8003aec <UI_ProcessInput+0x4b8>)
 8003914:	2100      	movs	r1, #0
 8003916:	5499      	strb	r1, [r3, r2]
                if (input_pos < 10) {
 8003918:	e038      	b.n	800398c <UI_ProcessInput+0x358>
                }
            } else if (key == 'K') {
 800391a:	7bfb      	ldrb	r3, [r7, #15]
 800391c:	2b4b      	cmp	r3, #75	@ 0x4b
 800391e:	d121      	bne.n	8003964 <UI_ProcessInput+0x330>
                uint32_t amount = atol(input_buf);
 8003920:	4872      	ldr	r0, [pc, #456]	@ (8003aec <UI_ProcessInput+0x4b8>)
 8003922:	f010 fda3 	bl	801446c <atol>
 8003926:	4603      	mov	r3, r0
 8003928:	60bb      	str	r3, [r7, #8]
                if (amount > 0) {
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	2b00      	cmp	r3, #0
 800392e:	f000 80d1 	beq.w	8003ad4 <UI_ProcessInput+0x4a0>
                    target_amount = amount;
 8003932:	4a6f      	ldr	r2, [pc, #444]	@ (8003af0 <UI_ProcessInput+0x4bc>)
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	6013      	str	r3, [r2, #0]
                    target_volume_cl = 0;
 8003938:	4b6e      	ldr	r3, [pc, #440]	@ (8003af4 <UI_ProcessInput+0x4c0>)
 800393a:	2200      	movs	r2, #0
 800393c:	601a      	str	r2, [r3, #0]
                    transaction_closed = 0;
 800393e:	4b6e      	ldr	r3, [pc, #440]	@ (8003af8 <UI_ProcessInput+0x4c4>)
 8003940:	2200      	movs	r2, #0
 8003942:	701a      	strb	r2, [r3, #0]
                    fuelling_entry_tick = HAL_GetTick();
 8003944:	f000 fb04 	bl	8003f50 <HAL_GetTick>
 8003948:	4603      	mov	r3, r0
 800394a:	4a6c      	ldr	r2, [pc, #432]	@ (8003afc <UI_ProcessInput+0x4c8>)
 800394c:	6013      	str	r3, [r2, #0]
                    Dispenser_StartAmount(1, amount, global_price);
 800394e:	4b6c      	ldr	r3, [pc, #432]	@ (8003b00 <UI_ProcessInput+0x4cc>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	461a      	mov	r2, r3
 8003954:	68b9      	ldr	r1, [r7, #8]
 8003956:	2001      	movs	r0, #1
 8003958:	f7fd fbb8 	bl	80010cc <Dispenser_StartAmount>
                    ui_state = UI_STATE_FUELLING;
 800395c:	4b69      	ldr	r3, [pc, #420]	@ (8003b04 <UI_ProcessInput+0x4d0>)
 800395e:	2205      	movs	r2, #5
 8003960:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
                memset(input_buf, 0, sizeof(input_buf));
            } else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 8003962:	e0b7      	b.n	8003ad4 <UI_ProcessInput+0x4a0>
            } else if (key == 'E') {
 8003964:	7bfb      	ldrb	r3, [r7, #15]
 8003966:	2b45      	cmp	r3, #69	@ 0x45
 8003968:	d108      	bne.n	800397c <UI_ProcessInput+0x348>
                input_pos = 0;
 800396a:	4b5f      	ldr	r3, [pc, #380]	@ (8003ae8 <UI_ProcessInput+0x4b4>)
 800396c:	2200      	movs	r2, #0
 800396e:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003970:	220b      	movs	r2, #11
 8003972:	2100      	movs	r1, #0
 8003974:	485d      	ldr	r0, [pc, #372]	@ (8003aec <UI_ProcessInput+0x4b8>)
 8003976:	f010 fe99 	bl	80146ac <memset>
            break;
 800397a:	e0ab      	b.n	8003ad4 <UI_ProcessInput+0x4a0>
            } else if (key == 'F') {
 800397c:	7bfb      	ldrb	r3, [r7, #15]
 800397e:	2b46      	cmp	r3, #70	@ 0x46
 8003980:	f040 80a8 	bne.w	8003ad4 <UI_ProcessInput+0x4a0>
                ui_state = UI_STATE_MAIN;
 8003984:	4b5f      	ldr	r3, [pc, #380]	@ (8003b04 <UI_ProcessInput+0x4d0>)
 8003986:	2200      	movs	r2, #0
 8003988:	701a      	strb	r2, [r3, #0]
            break;
 800398a:	e0a3      	b.n	8003ad4 <UI_ProcessInput+0x4a0>
 800398c:	e0a2      	b.n	8003ad4 <UI_ProcessInput+0x4a0>
            
        case UI_STATE_FUELLING:
            if ((HAL_GetTick() - fuelling_entry_tick) > FUELLING_TIMEOUT_MS) {
 800398e:	f000 fadf 	bl	8003f50 <HAL_GetTick>
 8003992:	4602      	mov	r2, r0
 8003994:	4b59      	ldr	r3, [pc, #356]	@ (8003afc <UI_ProcessInput+0x4c8>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800399e:	4293      	cmp	r3, r2
 80039a0:	d91c      	bls.n	80039dc <UI_ProcessInput+0x3a8>
                UsbLog_Printf("Fuelling timeout\r\n");
 80039a2:	4859      	ldr	r0, [pc, #356]	@ (8003b08 <UI_ProcessInput+0x4d4>)
 80039a4:	f7fe f824 	bl	80019f0 <UsbLog_Printf>
                if (!transaction_closed && (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0)) {
 80039a8:	4b53      	ldr	r3, [pc, #332]	@ (8003af8 <UI_ProcessInput+0x4c4>)
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d111      	bne.n	80039d4 <UI_ProcessInput+0x3a0>
 80039b0:	4b56      	ldr	r3, [pc, #344]	@ (8003b0c <UI_ProcessInput+0x4d8>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d103      	bne.n	80039c0 <UI_ProcessInput+0x38c>
 80039b8:	4b54      	ldr	r3, [pc, #336]	@ (8003b0c <UI_ProcessInput+0x4d8>)
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d009      	beq.n	80039d4 <UI_ProcessInput+0x3a0>
                    Dispenser_CloseTransaction();
 80039c0:	f7fd fbc2 	bl	8001148 <Dispenser_CloseTransaction>
                    transaction_closed = 1;
 80039c4:	4b4c      	ldr	r3, [pc, #304]	@ (8003af8 <UI_ProcessInput+0x4c4>)
 80039c6:	2201      	movs	r2, #1
 80039c8:	701a      	strb	r2, [r3, #0]
                    transaction_end_tick = HAL_GetTick();
 80039ca:	f000 fac1 	bl	8003f50 <HAL_GetTick>
 80039ce:	4603      	mov	r3, r0
 80039d0:	4a4f      	ldr	r2, [pc, #316]	@ (8003b10 <UI_ProcessInput+0x4dc>)
 80039d2:	6013      	str	r3, [r2, #0]
                }
                ui_state = UI_STATE_TRANSACTION_RESULT;
 80039d4:	4b4b      	ldr	r3, [pc, #300]	@ (8003b04 <UI_ProcessInput+0x4d0>)
 80039d6:	2206      	movs	r2, #6
 80039d8:	701a      	strb	r2, [r3, #0]
                break;
 80039da:	e080      	b.n	8003ade <UI_ProcessInput+0x4aa>
            }
            
            if (g_dispenser.status == DS_IDLE || g_dispenser.status == DS_CALLING) {
 80039dc:	4b4b      	ldr	r3, [pc, #300]	@ (8003b0c <UI_ProcessInput+0x4d8>)
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d003      	beq.n	80039ec <UI_ProcessInput+0x3b8>
 80039e4:	4b49      	ldr	r3, [pc, #292]	@ (8003b0c <UI_ProcessInput+0x4d8>)
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d11c      	bne.n	8003a26 <UI_ProcessInput+0x3f2>
                if (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0) {
 80039ec:	4b47      	ldr	r3, [pc, #284]	@ (8003b0c <UI_ProcessInput+0x4d8>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d103      	bne.n	80039fc <UI_ProcessInput+0x3c8>
 80039f4:	4b45      	ldr	r3, [pc, #276]	@ (8003b0c <UI_ProcessInput+0x4d8>)
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d02d      	beq.n	8003a58 <UI_ProcessInput+0x424>
                    UsbLog_Printf("Dispenser returned to IDLE/CALLING with data\r\n");
 80039fc:	4845      	ldr	r0, [pc, #276]	@ (8003b14 <UI_ProcessInput+0x4e0>)
 80039fe:	f7fd fff7 	bl	80019f0 <UsbLog_Printf>
                    if (!transaction_closed) {
 8003a02:	4b3d      	ldr	r3, [pc, #244]	@ (8003af8 <UI_ProcessInput+0x4c4>)
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d109      	bne.n	8003a1e <UI_ProcessInput+0x3ea>
                        Dispenser_CloseTransaction();
 8003a0a:	f7fd fb9d 	bl	8001148 <Dispenser_CloseTransaction>
                        transaction_closed = 1;
 8003a0e:	4b3a      	ldr	r3, [pc, #232]	@ (8003af8 <UI_ProcessInput+0x4c4>)
 8003a10:	2201      	movs	r2, #1
 8003a12:	701a      	strb	r2, [r3, #0]
                        transaction_end_tick = HAL_GetTick();
 8003a14:	f000 fa9c 	bl	8003f50 <HAL_GetTick>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	4a3d      	ldr	r2, [pc, #244]	@ (8003b10 <UI_ProcessInput+0x4dc>)
 8003a1c:	6013      	str	r3, [r2, #0]
                    }
                    ui_state = UI_STATE_TRANSACTION_RESULT;
 8003a1e:	4b39      	ldr	r3, [pc, #228]	@ (8003b04 <UI_ProcessInput+0x4d0>)
 8003a20:	2206      	movs	r2, #6
 8003a22:	701a      	strb	r2, [r3, #0]
                    break;
 8003a24:	e05b      	b.n	8003ade <UI_ProcessInput+0x4aa>
                }
            }
            else if (g_dispenser.status == DS_END) {
 8003a26:	4b39      	ldr	r3, [pc, #228]	@ (8003b0c <UI_ProcessInput+0x4d8>)
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d115      	bne.n	8003a5a <UI_ProcessInput+0x426>
                if (!transaction_closed) {
 8003a2e:	4b32      	ldr	r3, [pc, #200]	@ (8003af8 <UI_ProcessInput+0x4c4>)
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10c      	bne.n	8003a50 <UI_ProcessInput+0x41c>
                    UsbLog_Printf("Transaction END detected\r\n");
 8003a36:	4838      	ldr	r0, [pc, #224]	@ (8003b18 <UI_ProcessInput+0x4e4>)
 8003a38:	f7fd ffda 	bl	80019f0 <UsbLog_Printf>
                    Dispenser_CloseTransaction();
 8003a3c:	f7fd fb84 	bl	8001148 <Dispenser_CloseTransaction>
                    transaction_closed = 1;
 8003a40:	4b2d      	ldr	r3, [pc, #180]	@ (8003af8 <UI_ProcessInput+0x4c4>)
 8003a42:	2201      	movs	r2, #1
 8003a44:	701a      	strb	r2, [r3, #0]
                    transaction_end_tick = HAL_GetTick();
 8003a46:	f000 fa83 	bl	8003f50 <HAL_GetTick>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	4a30      	ldr	r2, [pc, #192]	@ (8003b10 <UI_ProcessInput+0x4dc>)
 8003a4e:	6013      	str	r3, [r2, #0]
                }
                ui_state = UI_STATE_TRANSACTION_RESULT;
 8003a50:	4b2c      	ldr	r3, [pc, #176]	@ (8003b04 <UI_ProcessInput+0x4d0>)
 8003a52:	2206      	movs	r2, #6
 8003a54:	701a      	strb	r2, [r3, #0]
                break;
 8003a56:	e042      	b.n	8003ade <UI_ProcessInput+0x4aa>
                if (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0) {
 8003a58:	bf00      	nop
            }
            
            if (key == 'F') {
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	2b46      	cmp	r3, #70	@ 0x46
 8003a5e:	d13b      	bne.n	8003ad8 <UI_ProcessInput+0x4a4>
                UsbLog_Printf("Manual exit from fuelling\r\n");
 8003a60:	482e      	ldr	r0, [pc, #184]	@ (8003b1c <UI_ProcessInput+0x4e8>)
 8003a62:	f7fd ffc5 	bl	80019f0 <UsbLog_Printf>
                ui_state = UI_STATE_MAIN;
 8003a66:	4b27      	ldr	r3, [pc, #156]	@ (8003b04 <UI_ProcessInput+0x4d0>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	701a      	strb	r2, [r3, #0]
                transaction_closed = 0;
 8003a6c:	4b22      	ldr	r3, [pc, #136]	@ (8003af8 <UI_ProcessInput+0x4c4>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	701a      	strb	r2, [r3, #0]
            }
            break;
 8003a72:	e031      	b.n	8003ad8 <UI_ProcessInput+0x4a4>
            
        case UI_STATE_TRANSACTION_RESULT:
            if ((HAL_GetTick() - transaction_end_tick) > 30000) {
 8003a74:	f000 fa6c 	bl	8003f50 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	4b25      	ldr	r3, [pc, #148]	@ (8003b10 <UI_ProcessInput+0x4dc>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	f247 5230 	movw	r2, #30000	@ 0x7530
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d906      	bls.n	8003a96 <UI_ProcessInput+0x462>
                ui_state = UI_STATE_MAIN;
 8003a88:	4b1e      	ldr	r3, [pc, #120]	@ (8003b04 <UI_ProcessInput+0x4d0>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	701a      	strb	r2, [r3, #0]
                transaction_closed = 0;
 8003a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8003af8 <UI_ProcessInput+0x4c4>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	701a      	strb	r2, [r3, #0]
                break;
 8003a94:	e023      	b.n	8003ade <UI_ProcessInput+0x4aa>
            }
            
            if (key == 'F') {
 8003a96:	7bfb      	ldrb	r3, [r7, #15]
 8003a98:	2b46      	cmp	r3, #70	@ 0x46
 8003a9a:	d10c      	bne.n	8003ab6 <UI_ProcessInput+0x482>
                ui_state = prev_transaction_mode;
 8003a9c:	4b20      	ldr	r3, [pc, #128]	@ (8003b20 <UI_ProcessInput+0x4ec>)
 8003a9e:	781a      	ldrb	r2, [r3, #0]
 8003aa0:	4b18      	ldr	r3, [pc, #96]	@ (8003b04 <UI_ProcessInput+0x4d0>)
 8003aa2:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 8003aa4:	4b10      	ldr	r3, [pc, #64]	@ (8003ae8 <UI_ProcessInput+0x4b4>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003aaa:	220b      	movs	r2, #11
 8003aac:	2100      	movs	r1, #0
 8003aae:	480f      	ldr	r0, [pc, #60]	@ (8003aec <UI_ProcessInput+0x4b8>)
 8003ab0:	f010 fdfc 	bl	80146ac <memset>
            } else if (key == 'E') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 8003ab4:	e012      	b.n	8003adc <UI_ProcessInput+0x4a8>
            } else if (key == 'E') {
 8003ab6:	7bfb      	ldrb	r3, [r7, #15]
 8003ab8:	2b45      	cmp	r3, #69	@ 0x45
 8003aba:	d10f      	bne.n	8003adc <UI_ProcessInput+0x4a8>
                ui_state = UI_STATE_MAIN;
 8003abc:	4b11      	ldr	r3, [pc, #68]	@ (8003b04 <UI_ProcessInput+0x4d0>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	701a      	strb	r2, [r3, #0]
            break;
 8003ac2:	e00b      	b.n	8003adc <UI_ProcessInput+0x4a8>
            break;
 8003ac4:	bf00      	nop
 8003ac6:	e00a      	b.n	8003ade <UI_ProcessInput+0x4aa>
            break;
 8003ac8:	bf00      	nop
 8003aca:	e008      	b.n	8003ade <UI_ProcessInput+0x4aa>
            break;
 8003acc:	bf00      	nop
 8003ace:	e006      	b.n	8003ade <UI_ProcessInput+0x4aa>
            break;
 8003ad0:	bf00      	nop
 8003ad2:	e004      	b.n	8003ade <UI_ProcessInput+0x4aa>
            break;
 8003ad4:	bf00      	nop
 8003ad6:	e002      	b.n	8003ade <UI_ProcessInput+0x4aa>
            break;
 8003ad8:	bf00      	nop
 8003ada:	e000      	b.n	8003ade <UI_ProcessInput+0x4aa>
            break;
 8003adc:	bf00      	nop
    }
}
 8003ade:	bf00      	nop
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	24001153 	.word	0x24001153
 8003aec:	24001148 	.word	0x24001148
 8003af0:	2400115c 	.word	0x2400115c
 8003af4:	24001158 	.word	0x24001158
 8003af8:	24001164 	.word	0x24001164
 8003afc:	24001168 	.word	0x24001168
 8003b00:	24001144 	.word	0x24001144
 8003b04:	24001140 	.word	0x24001140
 8003b08:	080157ec 	.word	0x080157ec
 8003b0c:	240001c0 	.word	0x240001c0
 8003b10:	24001160 	.word	0x24001160
 8003b14:	08015800 	.word	0x08015800
 8003b18:	08015830 	.word	0x08015830
 8003b1c:	0801584c 	.word	0x0801584c
 8003b20:	24000040 	.word	0x24000040

08003b24 <UI_Draw>:

void UI_Draw(void) {
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8003b2a:	f000 fa11 	bl	8003f50 <HAL_GetTick>
 8003b2e:	6078      	str	r0, [r7, #4]
    
    if (now - last_ui_draw_tick < 33) { 
 8003b30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba0 <UI_Draw+0x7c>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b20      	cmp	r3, #32
 8003b3a:	d92c      	bls.n	8003b96 <UI_Draw+0x72>
        return;
    }
    last_ui_draw_tick = now;
 8003b3c:	4a18      	ldr	r2, [pc, #96]	@ (8003ba0 <UI_Draw+0x7c>)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6013      	str	r3, [r2, #0]

    switch (ui_state) {
 8003b42:	4b18      	ldr	r3, [pc, #96]	@ (8003ba4 <UI_Draw+0x80>)
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	2b06      	cmp	r3, #6
 8003b48:	d826      	bhi.n	8003b98 <UI_Draw+0x74>
 8003b4a:	a201      	add	r2, pc, #4	@ (adr r2, 8003b50 <UI_Draw+0x2c>)
 8003b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b50:	08003b6d 	.word	0x08003b6d
 8003b54:	08003b73 	.word	0x08003b73
 8003b58:	08003b79 	.word	0x08003b79
 8003b5c:	08003b7f 	.word	0x08003b7f
 8003b60:	08003b85 	.word	0x08003b85
 8003b64:	08003b8b 	.word	0x08003b8b
 8003b68:	08003b91 	.word	0x08003b91
        case UI_STATE_MAIN:
            DrawMain();
 8003b6c:	f7ff fa2c 	bl	8002fc8 <DrawMain>
            break;
 8003b70:	e012      	b.n	8003b98 <UI_Draw+0x74>
        case UI_STATE_TOTALIZER:
            DrawTotalizer();
 8003b72:	f7ff fa89 	bl	8003088 <DrawTotalizer>
            break;
 8003b76:	e00f      	b.n	8003b98 <UI_Draw+0x74>
        case UI_STATE_SET_PRICE:
            DrawSetPrice();
 8003b78:	f7ff fae0 	bl	800313c <DrawSetPrice>
            break;
 8003b7c:	e00c      	b.n	8003b98 <UI_Draw+0x74>
        case UI_STATE_INPUT_VOLUME:
            DrawInputVolume();
 8003b7e:	f7ff fb25 	bl	80031cc <DrawInputVolume>
            break;
 8003b82:	e009      	b.n	8003b98 <UI_Draw+0x74>
        case UI_STATE_INPUT_AMOUNT:
            DrawInputAmount();
 8003b84:	f7ff fb6a 	bl	800325c <DrawInputAmount>
            break;
 8003b88:	e006      	b.n	8003b98 <UI_Draw+0x74>
        case UI_STATE_FUELLING:
            DrawFuelling();
 8003b8a:	f7ff fbaf 	bl	80032ec <DrawFuelling>
            break;
 8003b8e:	e003      	b.n	8003b98 <UI_Draw+0x74>
        case UI_STATE_TRANSACTION_RESULT:
            DrawTransactionResult();
 8003b90:	f7ff fcde 	bl	8003550 <DrawTransactionResult>
            break;
 8003b94:	e000      	b.n	8003b98 <UI_Draw+0x74>
        return;
 8003b96:	bf00      	nop
    }
}
 8003b98:	3708      	adds	r7, #8
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	24001154 	.word	0x24001154
 8003ba4:	24001140 	.word	0x24001140

08003ba8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003bac:	4b22      	ldr	r3, [pc, #136]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003bae:	4a23      	ldr	r2, [pc, #140]	@ (8003c3c <MX_USART2_UART_Init+0x94>)
 8003bb0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003bb2:	4b21      	ldr	r3, [pc, #132]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003bb4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003bb8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003bba:	4b1f      	ldr	r3, [pc, #124]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003bc6:	4b1c      	ldr	r3, [pc, #112]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003bcc:	4b1a      	ldr	r3, [pc, #104]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003bce:	220c      	movs	r2, #12
 8003bd0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bd2:	4b19      	ldr	r3, [pc, #100]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003bd8:	4b17      	ldr	r3, [pc, #92]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bde:	4b16      	ldr	r3, [pc, #88]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003be4:	4b14      	ldr	r3, [pc, #80]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003bea:	4b13      	ldr	r3, [pc, #76]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003bf0:	4811      	ldr	r0, [pc, #68]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003bf2:	f00a fba5 	bl	800e340 <HAL_UART_Init>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d001      	beq.n	8003c00 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003bfc:	f7fe f8a4 	bl	8001d48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c00:	2100      	movs	r1, #0
 8003c02:	480d      	ldr	r0, [pc, #52]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003c04:	f00c fa6f 	bl	80100e6 <HAL_UARTEx_SetTxFifoThreshold>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003c0e:	f7fe f89b 	bl	8001d48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c12:	2100      	movs	r1, #0
 8003c14:	4808      	ldr	r0, [pc, #32]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003c16:	f00c faa4 	bl	8010162 <HAL_UARTEx_SetRxFifoThreshold>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d001      	beq.n	8003c24 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003c20:	f7fe f892 	bl	8001d48 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003c24:	4804      	ldr	r0, [pc, #16]	@ (8003c38 <MX_USART2_UART_Init+0x90>)
 8003c26:	f00c fa25 	bl	8010074 <HAL_UARTEx_DisableFifoMode>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d001      	beq.n	8003c34 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003c30:	f7fe f88a 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003c34:	bf00      	nop
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	2400116c 	.word	0x2400116c
 8003c3c:	40004400 	.word	0x40004400

08003c40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b0ba      	sub	sp, #232	@ 0xe8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c48:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	605a      	str	r2, [r3, #4]
 8003c52:	609a      	str	r2, [r3, #8]
 8003c54:	60da      	str	r2, [r3, #12]
 8003c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c58:	f107 0310 	add.w	r3, r7, #16
 8003c5c:	22c0      	movs	r2, #192	@ 0xc0
 8003c5e:	2100      	movs	r1, #0
 8003c60:	4618      	mov	r0, r3
 8003c62:	f010 fd23 	bl	80146ac <memset>
  if(uartHandle->Instance==USART2)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a59      	ldr	r2, [pc, #356]	@ (8003dd0 <HAL_UART_MspInit+0x190>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	f040 80ab 	bne.w	8003dc8 <HAL_UART_MspInit+0x188>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003c72:	f04f 0202 	mov.w	r2, #2
 8003c76:	f04f 0300 	mov.w	r3, #0
 8003c7a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c84:	f107 0310 	add.w	r3, r7, #16
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f007 fb35 	bl	800b2f8 <HAL_RCCEx_PeriphCLKConfig>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8003c94:	f7fe f858 	bl	8001d48 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c98:	4b4e      	ldr	r3, [pc, #312]	@ (8003dd4 <HAL_UART_MspInit+0x194>)
 8003c9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c9e:	4a4d      	ldr	r2, [pc, #308]	@ (8003dd4 <HAL_UART_MspInit+0x194>)
 8003ca0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ca4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003ca8:	4b4a      	ldr	r3, [pc, #296]	@ (8003dd4 <HAL_UART_MspInit+0x194>)
 8003caa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cb2:	60fb      	str	r3, [r7, #12]
 8003cb4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cb6:	4b47      	ldr	r3, [pc, #284]	@ (8003dd4 <HAL_UART_MspInit+0x194>)
 8003cb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cbc:	4a45      	ldr	r2, [pc, #276]	@ (8003dd4 <HAL_UART_MspInit+0x194>)
 8003cbe:	f043 0301 	orr.w	r3, r3, #1
 8003cc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003cc6:	4b43      	ldr	r3, [pc, #268]	@ (8003dd4 <HAL_UART_MspInit+0x194>)
 8003cc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ccc:	f003 0301 	and.w	r3, r3, #1
 8003cd0:	60bb      	str	r3, [r7, #8]
 8003cd2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003cd4:	230c      	movs	r3, #12
 8003cd6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cda:	2302      	movs	r3, #2
 8003cdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003cec:	2307      	movs	r3, #7
 8003cee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cf2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4837      	ldr	r0, [pc, #220]	@ (8003dd8 <HAL_UART_MspInit+0x198>)
 8003cfa:	f003 f943 	bl	8006f84 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 8003cfe:	4b37      	ldr	r3, [pc, #220]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d00:	4a37      	ldr	r2, [pc, #220]	@ (8003de0 <HAL_UART_MspInit+0x1a0>)
 8003d02:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003d04:	4b35      	ldr	r3, [pc, #212]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d06:	222b      	movs	r2, #43	@ 0x2b
 8003d08:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d0a:	4b34      	ldr	r3, [pc, #208]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d10:	4b32      	ldr	r3, [pc, #200]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003d16:	4b31      	ldr	r3, [pc, #196]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d1c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d1e:	4b2f      	ldr	r3, [pc, #188]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d24:	4b2d      	ldr	r3, [pc, #180]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003d2a:	4b2c      	ldr	r3, [pc, #176]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003d30:	4b2a      	ldr	r3, [pc, #168]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d32:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003d36:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d38:	4b28      	ldr	r3, [pc, #160]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003d3e:	4827      	ldr	r0, [pc, #156]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d40:	f000 faca 	bl	80042d8 <HAL_DMA_Init>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8003d4a:	f7fd fffd 	bl	8001d48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a22      	ldr	r2, [pc, #136]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003d56:	4a21      	ldr	r2, [pc, #132]	@ (8003ddc <HAL_UART_MspInit+0x19c>)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8003d5c:	4b21      	ldr	r3, [pc, #132]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003d5e:	4a22      	ldr	r2, [pc, #136]	@ (8003de8 <HAL_UART_MspInit+0x1a8>)
 8003d60:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003d62:	4b20      	ldr	r3, [pc, #128]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003d64:	222c      	movs	r2, #44	@ 0x2c
 8003d66:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d68:	4b1e      	ldr	r3, [pc, #120]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003d6a:	2240      	movs	r2, #64	@ 0x40
 8003d6c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d6e:	4b1d      	ldr	r3, [pc, #116]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003d74:	4b1b      	ldr	r3, [pc, #108]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003d76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d7a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d7c:	4b19      	ldr	r3, [pc, #100]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d82:	4b18      	ldr	r3, [pc, #96]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003d88:	4b16      	ldr	r3, [pc, #88]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003d8e:	4b15      	ldr	r3, [pc, #84]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003d90:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003d94:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d96:	4b13      	ldr	r3, [pc, #76]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003d9c:	4811      	ldr	r0, [pc, #68]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003d9e:	f000 fa9b 	bl	80042d8 <HAL_DMA_Init>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d001      	beq.n	8003dac <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 8003da8:	f7fd ffce 	bl	8001d48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a0d      	ldr	r2, [pc, #52]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003db0:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003db2:	4a0c      	ldr	r2, [pc, #48]	@ (8003de4 <HAL_UART_MspInit+0x1a4>)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8003db8:	2200      	movs	r2, #0
 8003dba:	2102      	movs	r1, #2
 8003dbc:	2026      	movs	r0, #38	@ 0x26
 8003dbe:	f000 f9de 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003dc2:	2026      	movs	r0, #38	@ 0x26
 8003dc4:	f000 f9f5 	bl	80041b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003dc8:	bf00      	nop
 8003dca:	37e8      	adds	r7, #232	@ 0xe8
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	40004400 	.word	0x40004400
 8003dd4:	58024400 	.word	0x58024400
 8003dd8:	58020000 	.word	0x58020000
 8003ddc:	24001200 	.word	0x24001200
 8003de0:	40020028 	.word	0x40020028
 8003de4:	24001278 	.word	0x24001278
 8003de8:	40020040 	.word	0x40020040

08003dec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003dec:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8003e28 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8003df0:	f7fe ff24 	bl	8002c3c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003df4:	f7fe fe82 	bl	8002afc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003df8:	480c      	ldr	r0, [pc, #48]	@ (8003e2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003dfa:	490d      	ldr	r1, [pc, #52]	@ (8003e30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8003e34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003dfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e00:	e002      	b.n	8003e08 <LoopCopyDataInit>

08003e02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e06:	3304      	adds	r3, #4

08003e08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e0c:	d3f9      	bcc.n	8003e02 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8003e38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003e10:	4c0a      	ldr	r4, [pc, #40]	@ (8003e3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003e12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e14:	e001      	b.n	8003e1a <LoopFillZerobss>

08003e16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e18:	3204      	adds	r2, #4

08003e1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e1c:	d3fb      	bcc.n	8003e16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e1e:	f010 fc61 	bl	80146e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e22:	f7fd fe75 	bl	8001b10 <main>
  bx  lr
 8003e26:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003e28:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8003e2c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003e30:	24000190 	.word	0x24000190
  ldr r2, =_sidata
 8003e34:	08015d48 	.word	0x08015d48
  ldr r2, =_sbss
 8003e38:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 8003e3c:	24003020 	.word	0x24003020

08003e40 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e40:	e7fe      	b.n	8003e40 <ADC3_IRQHandler>
	...

08003e44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e4a:	2003      	movs	r0, #3
 8003e4c:	f000 f98c 	bl	8004168 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003e50:	f007 f87c 	bl	800af4c <HAL_RCC_GetSysClockFreq>
 8003e54:	4602      	mov	r2, r0
 8003e56:	4b15      	ldr	r3, [pc, #84]	@ (8003eac <HAL_Init+0x68>)
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	0a1b      	lsrs	r3, r3, #8
 8003e5c:	f003 030f 	and.w	r3, r3, #15
 8003e60:	4913      	ldr	r1, [pc, #76]	@ (8003eb0 <HAL_Init+0x6c>)
 8003e62:	5ccb      	ldrb	r3, [r1, r3]
 8003e64:	f003 031f 	and.w	r3, r3, #31
 8003e68:	fa22 f303 	lsr.w	r3, r2, r3
 8003e6c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8003eac <HAL_Init+0x68>)
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	f003 030f 	and.w	r3, r3, #15
 8003e76:	4a0e      	ldr	r2, [pc, #56]	@ (8003eb0 <HAL_Init+0x6c>)
 8003e78:	5cd3      	ldrb	r3, [r2, r3]
 8003e7a:	f003 031f 	and.w	r3, r3, #31
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	fa22 f303 	lsr.w	r3, r2, r3
 8003e84:	4a0b      	ldr	r2, [pc, #44]	@ (8003eb4 <HAL_Init+0x70>)
 8003e86:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e88:	4a0b      	ldr	r2, [pc, #44]	@ (8003eb8 <HAL_Init+0x74>)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e8e:	200f      	movs	r0, #15
 8003e90:	f000 f814 	bl	8003ebc <HAL_InitTick>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d001      	beq.n	8003e9e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e002      	b.n	8003ea4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003e9e:	f7fe fd35 	bl	800290c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ea2:	2300      	movs	r3, #0
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	58024400 	.word	0x58024400
 8003eb0:	08015bc4 	.word	0x08015bc4
 8003eb4:	2400003c 	.word	0x2400003c
 8003eb8:	24000038 	.word	0x24000038

08003ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003ec4:	4b15      	ldr	r3, [pc, #84]	@ (8003f1c <HAL_InitTick+0x60>)
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d101      	bne.n	8003ed0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e021      	b.n	8003f14 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003ed0:	4b13      	ldr	r3, [pc, #76]	@ (8003f20 <HAL_InitTick+0x64>)
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	4b11      	ldr	r3, [pc, #68]	@ (8003f1c <HAL_InitTick+0x60>)
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	4619      	mov	r1, r3
 8003eda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ede:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 f971 	bl	80041ce <HAL_SYSTICK_Config>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d001      	beq.n	8003ef6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e00e      	b.n	8003f14 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2b0f      	cmp	r3, #15
 8003efa:	d80a      	bhi.n	8003f12 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003efc:	2200      	movs	r2, #0
 8003efe:	6879      	ldr	r1, [r7, #4]
 8003f00:	f04f 30ff 	mov.w	r0, #4294967295
 8003f04:	f000 f93b 	bl	800417e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f08:	4a06      	ldr	r2, [pc, #24]	@ (8003f24 <HAL_InitTick+0x68>)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	e000      	b.n	8003f14 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3708      	adds	r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	24000048 	.word	0x24000048
 8003f20:	24000038 	.word	0x24000038
 8003f24:	24000044 	.word	0x24000044

08003f28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003f2c:	4b06      	ldr	r3, [pc, #24]	@ (8003f48 <HAL_IncTick+0x20>)
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	461a      	mov	r2, r3
 8003f32:	4b06      	ldr	r3, [pc, #24]	@ (8003f4c <HAL_IncTick+0x24>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4413      	add	r3, r2
 8003f38:	4a04      	ldr	r2, [pc, #16]	@ (8003f4c <HAL_IncTick+0x24>)
 8003f3a:	6013      	str	r3, [r2, #0]
}
 8003f3c:	bf00      	nop
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	24000048 	.word	0x24000048
 8003f4c:	240012f0 	.word	0x240012f0

08003f50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	af00      	add	r7, sp, #0
  return uwTick;
 8003f54:	4b03      	ldr	r3, [pc, #12]	@ (8003f64 <HAL_GetTick+0x14>)
 8003f56:	681b      	ldr	r3, [r3, #0]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	240012f0 	.word	0x240012f0

08003f68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f70:	f7ff ffee 	bl	8003f50 <HAL_GetTick>
 8003f74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f80:	d005      	beq.n	8003f8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f82:	4b0a      	ldr	r3, [pc, #40]	@ (8003fac <HAL_Delay+0x44>)
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	461a      	mov	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f8e:	bf00      	nop
 8003f90:	f7ff ffde 	bl	8003f50 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d8f7      	bhi.n	8003f90 <HAL_Delay+0x28>
  {
  }
}
 8003fa0:	bf00      	nop
 8003fa2:	bf00      	nop
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	24000048 	.word	0x24000048

08003fb0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003fb4:	4b03      	ldr	r3, [pc, #12]	@ (8003fc4 <HAL_GetREVID+0x14>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	0c1b      	lsrs	r3, r3, #16
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr
 8003fc4:	5c001000 	.word	0x5c001000

08003fc8 <__NVIC_SetPriorityGrouping>:
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f003 0307 	and.w	r3, r3, #7
 8003fd6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004008 <__NVIC_SetPriorityGrouping+0x40>)
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fde:	68ba      	ldr	r2, [r7, #8]
 8003fe0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003ff0:	4b06      	ldr	r3, [pc, #24]	@ (800400c <__NVIC_SetPriorityGrouping+0x44>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ff6:	4a04      	ldr	r2, [pc, #16]	@ (8004008 <__NVIC_SetPriorityGrouping+0x40>)
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	60d3      	str	r3, [r2, #12]
}
 8003ffc:	bf00      	nop
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	e000ed00 	.word	0xe000ed00
 800400c:	05fa0000 	.word	0x05fa0000

08004010 <__NVIC_GetPriorityGrouping>:
{
 8004010:	b480      	push	{r7}
 8004012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004014:	4b04      	ldr	r3, [pc, #16]	@ (8004028 <__NVIC_GetPriorityGrouping+0x18>)
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	0a1b      	lsrs	r3, r3, #8
 800401a:	f003 0307 	and.w	r3, r3, #7
}
 800401e:	4618      	mov	r0, r3
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	e000ed00 	.word	0xe000ed00

0800402c <__NVIC_EnableIRQ>:
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	4603      	mov	r3, r0
 8004034:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004036:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800403a:	2b00      	cmp	r3, #0
 800403c:	db0b      	blt.n	8004056 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800403e:	88fb      	ldrh	r3, [r7, #6]
 8004040:	f003 021f 	and.w	r2, r3, #31
 8004044:	4907      	ldr	r1, [pc, #28]	@ (8004064 <__NVIC_EnableIRQ+0x38>)
 8004046:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800404a:	095b      	lsrs	r3, r3, #5
 800404c:	2001      	movs	r0, #1
 800404e:	fa00 f202 	lsl.w	r2, r0, r2
 8004052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004056:	bf00      	nop
 8004058:	370c      	adds	r7, #12
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	e000e100 	.word	0xe000e100

08004068 <__NVIC_SetPriority>:
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	4603      	mov	r3, r0
 8004070:	6039      	str	r1, [r7, #0]
 8004072:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004074:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004078:	2b00      	cmp	r3, #0
 800407a:	db0a      	blt.n	8004092 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	b2da      	uxtb	r2, r3
 8004080:	490c      	ldr	r1, [pc, #48]	@ (80040b4 <__NVIC_SetPriority+0x4c>)
 8004082:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004086:	0112      	lsls	r2, r2, #4
 8004088:	b2d2      	uxtb	r2, r2
 800408a:	440b      	add	r3, r1
 800408c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004090:	e00a      	b.n	80040a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	b2da      	uxtb	r2, r3
 8004096:	4908      	ldr	r1, [pc, #32]	@ (80040b8 <__NVIC_SetPriority+0x50>)
 8004098:	88fb      	ldrh	r3, [r7, #6]
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	3b04      	subs	r3, #4
 80040a0:	0112      	lsls	r2, r2, #4
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	440b      	add	r3, r1
 80040a6:	761a      	strb	r2, [r3, #24]
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	e000e100 	.word	0xe000e100
 80040b8:	e000ed00 	.word	0xe000ed00

080040bc <NVIC_EncodePriority>:
{
 80040bc:	b480      	push	{r7}
 80040be:	b089      	sub	sp, #36	@ 0x24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f1c3 0307 	rsb	r3, r3, #7
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	bf28      	it	cs
 80040da:	2304      	movcs	r3, #4
 80040dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	3304      	adds	r3, #4
 80040e2:	2b06      	cmp	r3, #6
 80040e4:	d902      	bls.n	80040ec <NVIC_EncodePriority+0x30>
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	3b03      	subs	r3, #3
 80040ea:	e000      	b.n	80040ee <NVIC_EncodePriority+0x32>
 80040ec:	2300      	movs	r3, #0
 80040ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f0:	f04f 32ff 	mov.w	r2, #4294967295
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	fa02 f303 	lsl.w	r3, r2, r3
 80040fa:	43da      	mvns	r2, r3
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	401a      	ands	r2, r3
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004104:	f04f 31ff 	mov.w	r1, #4294967295
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	fa01 f303 	lsl.w	r3, r1, r3
 800410e:	43d9      	mvns	r1, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004114:	4313      	orrs	r3, r2
}
 8004116:	4618      	mov	r0, r3
 8004118:	3724      	adds	r7, #36	@ 0x24
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
	...

08004124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	3b01      	subs	r3, #1
 8004130:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004134:	d301      	bcc.n	800413a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004136:	2301      	movs	r3, #1
 8004138:	e00f      	b.n	800415a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800413a:	4a0a      	ldr	r2, [pc, #40]	@ (8004164 <SysTick_Config+0x40>)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	3b01      	subs	r3, #1
 8004140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004142:	210f      	movs	r1, #15
 8004144:	f04f 30ff 	mov.w	r0, #4294967295
 8004148:	f7ff ff8e 	bl	8004068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800414c:	4b05      	ldr	r3, [pc, #20]	@ (8004164 <SysTick_Config+0x40>)
 800414e:	2200      	movs	r2, #0
 8004150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004152:	4b04      	ldr	r3, [pc, #16]	@ (8004164 <SysTick_Config+0x40>)
 8004154:	2207      	movs	r2, #7
 8004156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	3708      	adds	r7, #8
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	e000e010 	.word	0xe000e010

08004168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f7ff ff29 	bl	8003fc8 <__NVIC_SetPriorityGrouping>
}
 8004176:	bf00      	nop
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}

0800417e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800417e:	b580      	push	{r7, lr}
 8004180:	b086      	sub	sp, #24
 8004182:	af00      	add	r7, sp, #0
 8004184:	4603      	mov	r3, r0
 8004186:	60b9      	str	r1, [r7, #8]
 8004188:	607a      	str	r2, [r7, #4]
 800418a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800418c:	f7ff ff40 	bl	8004010 <__NVIC_GetPriorityGrouping>
 8004190:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	68b9      	ldr	r1, [r7, #8]
 8004196:	6978      	ldr	r0, [r7, #20]
 8004198:	f7ff ff90 	bl	80040bc <NVIC_EncodePriority>
 800419c:	4602      	mov	r2, r0
 800419e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80041a2:	4611      	mov	r1, r2
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7ff ff5f 	bl	8004068 <__NVIC_SetPriority>
}
 80041aa:	bf00      	nop
 80041ac:	3718      	adds	r7, #24
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b082      	sub	sp, #8
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	4603      	mov	r3, r0
 80041ba:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7ff ff33 	bl	800402c <__NVIC_EnableIRQ>
}
 80041c6:	bf00      	nop
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041ce:	b580      	push	{r7, lr}
 80041d0:	b082      	sub	sp, #8
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7ff ffa4 	bl	8004124 <SysTick_Config>
 80041dc:	4603      	mov	r3, r0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3708      	adds	r7, #8
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
	...

080041e8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80041e8:	b480      	push	{r7}
 80041ea:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80041ec:	f3bf 8f5f 	dmb	sy
}
 80041f0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80041f2:	4b07      	ldr	r3, [pc, #28]	@ (8004210 <HAL_MPU_Disable+0x28>)
 80041f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f6:	4a06      	ldr	r2, [pc, #24]	@ (8004210 <HAL_MPU_Disable+0x28>)
 80041f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041fc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80041fe:	4b05      	ldr	r3, [pc, #20]	@ (8004214 <HAL_MPU_Disable+0x2c>)
 8004200:	2200      	movs	r2, #0
 8004202:	605a      	str	r2, [r3, #4]
}
 8004204:	bf00      	nop
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	e000ed00 	.word	0xe000ed00
 8004214:	e000ed90 	.word	0xe000ed90

08004218 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004220:	4a0b      	ldr	r2, [pc, #44]	@ (8004250 <HAL_MPU_Enable+0x38>)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f043 0301 	orr.w	r3, r3, #1
 8004228:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800422a:	4b0a      	ldr	r3, [pc, #40]	@ (8004254 <HAL_MPU_Enable+0x3c>)
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	4a09      	ldr	r2, [pc, #36]	@ (8004254 <HAL_MPU_Enable+0x3c>)
 8004230:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004234:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004236:	f3bf 8f4f 	dsb	sy
}
 800423a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800423c:	f3bf 8f6f 	isb	sy
}
 8004240:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004242:	bf00      	nop
 8004244:	370c      	adds	r7, #12
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	e000ed90 	.word	0xe000ed90
 8004254:	e000ed00 	.word	0xe000ed00

08004258 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	785a      	ldrb	r2, [r3, #1]
 8004264:	4b1b      	ldr	r3, [pc, #108]	@ (80042d4 <HAL_MPU_ConfigRegion+0x7c>)
 8004266:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004268:	4b1a      	ldr	r3, [pc, #104]	@ (80042d4 <HAL_MPU_ConfigRegion+0x7c>)
 800426a:	691b      	ldr	r3, [r3, #16]
 800426c:	4a19      	ldr	r2, [pc, #100]	@ (80042d4 <HAL_MPU_ConfigRegion+0x7c>)
 800426e:	f023 0301 	bic.w	r3, r3, #1
 8004272:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004274:	4a17      	ldr	r2, [pc, #92]	@ (80042d4 <HAL_MPU_ConfigRegion+0x7c>)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	7b1b      	ldrb	r3, [r3, #12]
 8004280:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	7adb      	ldrb	r3, [r3, #11]
 8004286:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004288:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	7a9b      	ldrb	r3, [r3, #10]
 800428e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004290:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	7b5b      	ldrb	r3, [r3, #13]
 8004296:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004298:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	7b9b      	ldrb	r3, [r3, #14]
 800429e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80042a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	7bdb      	ldrb	r3, [r3, #15]
 80042a6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80042a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	7a5b      	ldrb	r3, [r3, #9]
 80042ae:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80042b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	7a1b      	ldrb	r3, [r3, #8]
 80042b6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80042b8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	7812      	ldrb	r2, [r2, #0]
 80042be:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80042c0:	4a04      	ldr	r2, [pc, #16]	@ (80042d4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80042c2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80042c4:	6113      	str	r3, [r2, #16]
}
 80042c6:	bf00      	nop
 80042c8:	370c      	adds	r7, #12
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	e000ed90 	.word	0xe000ed90

080042d8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80042e0:	f7ff fe36 	bl	8003f50 <HAL_GetTick>
 80042e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e316      	b.n	800491e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a66      	ldr	r2, [pc, #408]	@ (8004490 <HAL_DMA_Init+0x1b8>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d04a      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a65      	ldr	r2, [pc, #404]	@ (8004494 <HAL_DMA_Init+0x1bc>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d045      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a63      	ldr	r2, [pc, #396]	@ (8004498 <HAL_DMA_Init+0x1c0>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d040      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a62      	ldr	r2, [pc, #392]	@ (800449c <HAL_DMA_Init+0x1c4>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d03b      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a60      	ldr	r2, [pc, #384]	@ (80044a0 <HAL_DMA_Init+0x1c8>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d036      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a5f      	ldr	r2, [pc, #380]	@ (80044a4 <HAL_DMA_Init+0x1cc>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d031      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a5d      	ldr	r2, [pc, #372]	@ (80044a8 <HAL_DMA_Init+0x1d0>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d02c      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a5c      	ldr	r2, [pc, #368]	@ (80044ac <HAL_DMA_Init+0x1d4>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d027      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a5a      	ldr	r2, [pc, #360]	@ (80044b0 <HAL_DMA_Init+0x1d8>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d022      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a59      	ldr	r2, [pc, #356]	@ (80044b4 <HAL_DMA_Init+0x1dc>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d01d      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a57      	ldr	r2, [pc, #348]	@ (80044b8 <HAL_DMA_Init+0x1e0>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d018      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a56      	ldr	r2, [pc, #344]	@ (80044bc <HAL_DMA_Init+0x1e4>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d013      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a54      	ldr	r2, [pc, #336]	@ (80044c0 <HAL_DMA_Init+0x1e8>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d00e      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a53      	ldr	r2, [pc, #332]	@ (80044c4 <HAL_DMA_Init+0x1ec>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d009      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a51      	ldr	r2, [pc, #324]	@ (80044c8 <HAL_DMA_Init+0x1f0>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d004      	beq.n	8004390 <HAL_DMA_Init+0xb8>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a50      	ldr	r2, [pc, #320]	@ (80044cc <HAL_DMA_Init+0x1f4>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d101      	bne.n	8004394 <HAL_DMA_Init+0xbc>
 8004390:	2301      	movs	r3, #1
 8004392:	e000      	b.n	8004396 <HAL_DMA_Init+0xbe>
 8004394:	2300      	movs	r3, #0
 8004396:	2b00      	cmp	r3, #0
 8004398:	f000 813b 	beq.w	8004612 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2202      	movs	r2, #2
 80043a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a37      	ldr	r2, [pc, #220]	@ (8004490 <HAL_DMA_Init+0x1b8>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d04a      	beq.n	800444c <HAL_DMA_Init+0x174>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a36      	ldr	r2, [pc, #216]	@ (8004494 <HAL_DMA_Init+0x1bc>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d045      	beq.n	800444c <HAL_DMA_Init+0x174>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a34      	ldr	r2, [pc, #208]	@ (8004498 <HAL_DMA_Init+0x1c0>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d040      	beq.n	800444c <HAL_DMA_Init+0x174>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a33      	ldr	r2, [pc, #204]	@ (800449c <HAL_DMA_Init+0x1c4>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d03b      	beq.n	800444c <HAL_DMA_Init+0x174>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a31      	ldr	r2, [pc, #196]	@ (80044a0 <HAL_DMA_Init+0x1c8>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d036      	beq.n	800444c <HAL_DMA_Init+0x174>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a30      	ldr	r2, [pc, #192]	@ (80044a4 <HAL_DMA_Init+0x1cc>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d031      	beq.n	800444c <HAL_DMA_Init+0x174>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a2e      	ldr	r2, [pc, #184]	@ (80044a8 <HAL_DMA_Init+0x1d0>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d02c      	beq.n	800444c <HAL_DMA_Init+0x174>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a2d      	ldr	r2, [pc, #180]	@ (80044ac <HAL_DMA_Init+0x1d4>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d027      	beq.n	800444c <HAL_DMA_Init+0x174>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a2b      	ldr	r2, [pc, #172]	@ (80044b0 <HAL_DMA_Init+0x1d8>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d022      	beq.n	800444c <HAL_DMA_Init+0x174>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a2a      	ldr	r2, [pc, #168]	@ (80044b4 <HAL_DMA_Init+0x1dc>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d01d      	beq.n	800444c <HAL_DMA_Init+0x174>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a28      	ldr	r2, [pc, #160]	@ (80044b8 <HAL_DMA_Init+0x1e0>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d018      	beq.n	800444c <HAL_DMA_Init+0x174>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a27      	ldr	r2, [pc, #156]	@ (80044bc <HAL_DMA_Init+0x1e4>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d013      	beq.n	800444c <HAL_DMA_Init+0x174>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a25      	ldr	r2, [pc, #148]	@ (80044c0 <HAL_DMA_Init+0x1e8>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d00e      	beq.n	800444c <HAL_DMA_Init+0x174>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a24      	ldr	r2, [pc, #144]	@ (80044c4 <HAL_DMA_Init+0x1ec>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d009      	beq.n	800444c <HAL_DMA_Init+0x174>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a22      	ldr	r2, [pc, #136]	@ (80044c8 <HAL_DMA_Init+0x1f0>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d004      	beq.n	800444c <HAL_DMA_Init+0x174>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a21      	ldr	r2, [pc, #132]	@ (80044cc <HAL_DMA_Init+0x1f4>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d108      	bne.n	800445e <HAL_DMA_Init+0x186>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f022 0201 	bic.w	r2, r2, #1
 800445a:	601a      	str	r2, [r3, #0]
 800445c:	e007      	b.n	800446e <HAL_DMA_Init+0x196>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f022 0201 	bic.w	r2, r2, #1
 800446c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800446e:	e02f      	b.n	80044d0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004470:	f7ff fd6e 	bl	8003f50 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	2b05      	cmp	r3, #5
 800447c:	d928      	bls.n	80044d0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2220      	movs	r2, #32
 8004482:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2203      	movs	r2, #3
 8004488:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e246      	b.n	800491e <HAL_DMA_Init+0x646>
 8004490:	40020010 	.word	0x40020010
 8004494:	40020028 	.word	0x40020028
 8004498:	40020040 	.word	0x40020040
 800449c:	40020058 	.word	0x40020058
 80044a0:	40020070 	.word	0x40020070
 80044a4:	40020088 	.word	0x40020088
 80044a8:	400200a0 	.word	0x400200a0
 80044ac:	400200b8 	.word	0x400200b8
 80044b0:	40020410 	.word	0x40020410
 80044b4:	40020428 	.word	0x40020428
 80044b8:	40020440 	.word	0x40020440
 80044bc:	40020458 	.word	0x40020458
 80044c0:	40020470 	.word	0x40020470
 80044c4:	40020488 	.word	0x40020488
 80044c8:	400204a0 	.word	0x400204a0
 80044cc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1c8      	bne.n	8004470 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80044e6:	697a      	ldr	r2, [r7, #20]
 80044e8:	4b83      	ldr	r3, [pc, #524]	@ (80046f8 <HAL_DMA_Init+0x420>)
 80044ea:	4013      	ands	r3, r2
 80044ec:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80044f6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004502:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	699b      	ldr	r3, [r3, #24]
 8004508:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800450e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a1b      	ldr	r3, [r3, #32]
 8004514:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	4313      	orrs	r3, r2
 800451a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004520:	2b04      	cmp	r3, #4
 8004522:	d107      	bne.n	8004534 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452c:	4313      	orrs	r3, r2
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	4313      	orrs	r3, r2
 8004532:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004534:	4b71      	ldr	r3, [pc, #452]	@ (80046fc <HAL_DMA_Init+0x424>)
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	4b71      	ldr	r3, [pc, #452]	@ (8004700 <HAL_DMA_Init+0x428>)
 800453a:	4013      	ands	r3, r2
 800453c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004540:	d328      	bcc.n	8004594 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	2b28      	cmp	r3, #40	@ 0x28
 8004548:	d903      	bls.n	8004552 <HAL_DMA_Init+0x27a>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004550:	d917      	bls.n	8004582 <HAL_DMA_Init+0x2aa>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	2b3e      	cmp	r3, #62	@ 0x3e
 8004558:	d903      	bls.n	8004562 <HAL_DMA_Init+0x28a>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	2b42      	cmp	r3, #66	@ 0x42
 8004560:	d90f      	bls.n	8004582 <HAL_DMA_Init+0x2aa>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	2b46      	cmp	r3, #70	@ 0x46
 8004568:	d903      	bls.n	8004572 <HAL_DMA_Init+0x29a>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2b48      	cmp	r3, #72	@ 0x48
 8004570:	d907      	bls.n	8004582 <HAL_DMA_Init+0x2aa>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	2b4e      	cmp	r3, #78	@ 0x4e
 8004578:	d905      	bls.n	8004586 <HAL_DMA_Init+0x2ae>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2b52      	cmp	r3, #82	@ 0x52
 8004580:	d801      	bhi.n	8004586 <HAL_DMA_Init+0x2ae>
 8004582:	2301      	movs	r3, #1
 8004584:	e000      	b.n	8004588 <HAL_DMA_Init+0x2b0>
 8004586:	2300      	movs	r3, #0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004592:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	f023 0307 	bic.w	r3, r3, #7
 80045aa:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b0:	697a      	ldr	r2, [r7, #20]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ba:	2b04      	cmp	r3, #4
 80045bc:	d117      	bne.n	80045ee <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00e      	beq.n	80045ee <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f002 fb4d 	bl	8006c70 <DMA_CheckFifoParam>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d008      	beq.n	80045ee <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2240      	movs	r2, #64	@ 0x40
 80045e0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e197      	b.n	800491e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f002 fa88 	bl	8006b0c <DMA_CalcBaseAndBitshift>
 80045fc:	4603      	mov	r3, r0
 80045fe:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004604:	f003 031f 	and.w	r3, r3, #31
 8004608:	223f      	movs	r2, #63	@ 0x3f
 800460a:	409a      	lsls	r2, r3
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	609a      	str	r2, [r3, #8]
 8004610:	e0cd      	b.n	80047ae <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a3b      	ldr	r2, [pc, #236]	@ (8004704 <HAL_DMA_Init+0x42c>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d022      	beq.n	8004662 <HAL_DMA_Init+0x38a>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a39      	ldr	r2, [pc, #228]	@ (8004708 <HAL_DMA_Init+0x430>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d01d      	beq.n	8004662 <HAL_DMA_Init+0x38a>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a38      	ldr	r2, [pc, #224]	@ (800470c <HAL_DMA_Init+0x434>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d018      	beq.n	8004662 <HAL_DMA_Init+0x38a>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a36      	ldr	r2, [pc, #216]	@ (8004710 <HAL_DMA_Init+0x438>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d013      	beq.n	8004662 <HAL_DMA_Init+0x38a>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a35      	ldr	r2, [pc, #212]	@ (8004714 <HAL_DMA_Init+0x43c>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d00e      	beq.n	8004662 <HAL_DMA_Init+0x38a>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a33      	ldr	r2, [pc, #204]	@ (8004718 <HAL_DMA_Init+0x440>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d009      	beq.n	8004662 <HAL_DMA_Init+0x38a>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a32      	ldr	r2, [pc, #200]	@ (800471c <HAL_DMA_Init+0x444>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d004      	beq.n	8004662 <HAL_DMA_Init+0x38a>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a30      	ldr	r2, [pc, #192]	@ (8004720 <HAL_DMA_Init+0x448>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d101      	bne.n	8004666 <HAL_DMA_Init+0x38e>
 8004662:	2301      	movs	r3, #1
 8004664:	e000      	b.n	8004668 <HAL_DMA_Init+0x390>
 8004666:	2300      	movs	r3, #0
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 8097 	beq.w	800479c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a24      	ldr	r2, [pc, #144]	@ (8004704 <HAL_DMA_Init+0x42c>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d021      	beq.n	80046bc <HAL_DMA_Init+0x3e4>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a22      	ldr	r2, [pc, #136]	@ (8004708 <HAL_DMA_Init+0x430>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d01c      	beq.n	80046bc <HAL_DMA_Init+0x3e4>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a21      	ldr	r2, [pc, #132]	@ (800470c <HAL_DMA_Init+0x434>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d017      	beq.n	80046bc <HAL_DMA_Init+0x3e4>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a1f      	ldr	r2, [pc, #124]	@ (8004710 <HAL_DMA_Init+0x438>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d012      	beq.n	80046bc <HAL_DMA_Init+0x3e4>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a1e      	ldr	r2, [pc, #120]	@ (8004714 <HAL_DMA_Init+0x43c>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d00d      	beq.n	80046bc <HAL_DMA_Init+0x3e4>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004718 <HAL_DMA_Init+0x440>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d008      	beq.n	80046bc <HAL_DMA_Init+0x3e4>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a1b      	ldr	r2, [pc, #108]	@ (800471c <HAL_DMA_Init+0x444>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d003      	beq.n	80046bc <HAL_DMA_Init+0x3e4>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a19      	ldr	r2, [pc, #100]	@ (8004720 <HAL_DMA_Init+0x448>)
 80046ba:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2202      	movs	r2, #2
 80046c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80046d4:	697a      	ldr	r2, [r7, #20]
 80046d6:	4b13      	ldr	r3, [pc, #76]	@ (8004724 <HAL_DMA_Init+0x44c>)
 80046d8:	4013      	ands	r3, r2
 80046da:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	2b40      	cmp	r3, #64	@ 0x40
 80046e2:	d021      	beq.n	8004728 <HAL_DMA_Init+0x450>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	2b80      	cmp	r3, #128	@ 0x80
 80046ea:	d102      	bne.n	80046f2 <HAL_DMA_Init+0x41a>
 80046ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80046f0:	e01b      	b.n	800472a <HAL_DMA_Init+0x452>
 80046f2:	2300      	movs	r3, #0
 80046f4:	e019      	b.n	800472a <HAL_DMA_Init+0x452>
 80046f6:	bf00      	nop
 80046f8:	fe10803f 	.word	0xfe10803f
 80046fc:	5c001000 	.word	0x5c001000
 8004700:	ffff0000 	.word	0xffff0000
 8004704:	58025408 	.word	0x58025408
 8004708:	5802541c 	.word	0x5802541c
 800470c:	58025430 	.word	0x58025430
 8004710:	58025444 	.word	0x58025444
 8004714:	58025458 	.word	0x58025458
 8004718:	5802546c 	.word	0x5802546c
 800471c:	58025480 	.word	0x58025480
 8004720:	58025494 	.word	0x58025494
 8004724:	fffe000f 	.word	0xfffe000f
 8004728:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	68d2      	ldr	r2, [r2, #12]
 800472e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004730:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004738:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004740:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004748:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	69db      	ldr	r3, [r3, #28]
 800474e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004750:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004758:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	4313      	orrs	r3, r2
 800475e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	697a      	ldr	r2, [r7, #20]
 8004766:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	461a      	mov	r2, r3
 800476e:	4b6e      	ldr	r3, [pc, #440]	@ (8004928 <HAL_DMA_Init+0x650>)
 8004770:	4413      	add	r3, r2
 8004772:	4a6e      	ldr	r2, [pc, #440]	@ (800492c <HAL_DMA_Init+0x654>)
 8004774:	fba2 2303 	umull	r2, r3, r2, r3
 8004778:	091b      	lsrs	r3, r3, #4
 800477a:	009a      	lsls	r2, r3, #2
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f002 f9c3 	bl	8006b0c <DMA_CalcBaseAndBitshift>
 8004786:	4603      	mov	r3, r0
 8004788:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800478e:	f003 031f 	and.w	r3, r3, #31
 8004792:	2201      	movs	r2, #1
 8004794:	409a      	lsls	r2, r3
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	605a      	str	r2, [r3, #4]
 800479a:	e008      	b.n	80047ae <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2240      	movs	r2, #64	@ 0x40
 80047a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2203      	movs	r2, #3
 80047a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e0b7      	b.n	800491e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a5f      	ldr	r2, [pc, #380]	@ (8004930 <HAL_DMA_Init+0x658>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d072      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a5d      	ldr	r2, [pc, #372]	@ (8004934 <HAL_DMA_Init+0x65c>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d06d      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a5c      	ldr	r2, [pc, #368]	@ (8004938 <HAL_DMA_Init+0x660>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d068      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a5a      	ldr	r2, [pc, #360]	@ (800493c <HAL_DMA_Init+0x664>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d063      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a59      	ldr	r2, [pc, #356]	@ (8004940 <HAL_DMA_Init+0x668>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d05e      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a57      	ldr	r2, [pc, #348]	@ (8004944 <HAL_DMA_Init+0x66c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d059      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a56      	ldr	r2, [pc, #344]	@ (8004948 <HAL_DMA_Init+0x670>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d054      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a54      	ldr	r2, [pc, #336]	@ (800494c <HAL_DMA_Init+0x674>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d04f      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a53      	ldr	r2, [pc, #332]	@ (8004950 <HAL_DMA_Init+0x678>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d04a      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a51      	ldr	r2, [pc, #324]	@ (8004954 <HAL_DMA_Init+0x67c>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d045      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a50      	ldr	r2, [pc, #320]	@ (8004958 <HAL_DMA_Init+0x680>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d040      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a4e      	ldr	r2, [pc, #312]	@ (800495c <HAL_DMA_Init+0x684>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d03b      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a4d      	ldr	r2, [pc, #308]	@ (8004960 <HAL_DMA_Init+0x688>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d036      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a4b      	ldr	r2, [pc, #300]	@ (8004964 <HAL_DMA_Init+0x68c>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d031      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a4a      	ldr	r2, [pc, #296]	@ (8004968 <HAL_DMA_Init+0x690>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d02c      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a48      	ldr	r2, [pc, #288]	@ (800496c <HAL_DMA_Init+0x694>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d027      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a47      	ldr	r2, [pc, #284]	@ (8004970 <HAL_DMA_Init+0x698>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d022      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a45      	ldr	r2, [pc, #276]	@ (8004974 <HAL_DMA_Init+0x69c>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d01d      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a44      	ldr	r2, [pc, #272]	@ (8004978 <HAL_DMA_Init+0x6a0>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d018      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a42      	ldr	r2, [pc, #264]	@ (800497c <HAL_DMA_Init+0x6a4>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d013      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a41      	ldr	r2, [pc, #260]	@ (8004980 <HAL_DMA_Init+0x6a8>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d00e      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a3f      	ldr	r2, [pc, #252]	@ (8004984 <HAL_DMA_Init+0x6ac>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d009      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a3e      	ldr	r2, [pc, #248]	@ (8004988 <HAL_DMA_Init+0x6b0>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d004      	beq.n	800489e <HAL_DMA_Init+0x5c6>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a3c      	ldr	r2, [pc, #240]	@ (800498c <HAL_DMA_Init+0x6b4>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d101      	bne.n	80048a2 <HAL_DMA_Init+0x5ca>
 800489e:	2301      	movs	r3, #1
 80048a0:	e000      	b.n	80048a4 <HAL_DMA_Init+0x5cc>
 80048a2:	2300      	movs	r3, #0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d032      	beq.n	800490e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f002 fa5d 	bl	8006d68 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	2b80      	cmp	r3, #128	@ 0x80
 80048b4:	d102      	bne.n	80048bc <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685a      	ldr	r2, [r3, #4]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048c4:	b2d2      	uxtb	r2, r2
 80048c6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80048d0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d010      	beq.n	80048fc <HAL_DMA_Init+0x624>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	2b08      	cmp	r3, #8
 80048e0:	d80c      	bhi.n	80048fc <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f002 fada 	bl	8006e9c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048ec:	2200      	movs	r2, #0
 80048ee:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80048f8:	605a      	str	r2, [r3, #4]
 80048fa:	e008      	b.n	800490e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800491c:	2300      	movs	r3, #0
}
 800491e:	4618      	mov	r0, r3
 8004920:	3718      	adds	r7, #24
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	a7fdabf8 	.word	0xa7fdabf8
 800492c:	cccccccd 	.word	0xcccccccd
 8004930:	40020010 	.word	0x40020010
 8004934:	40020028 	.word	0x40020028
 8004938:	40020040 	.word	0x40020040
 800493c:	40020058 	.word	0x40020058
 8004940:	40020070 	.word	0x40020070
 8004944:	40020088 	.word	0x40020088
 8004948:	400200a0 	.word	0x400200a0
 800494c:	400200b8 	.word	0x400200b8
 8004950:	40020410 	.word	0x40020410
 8004954:	40020428 	.word	0x40020428
 8004958:	40020440 	.word	0x40020440
 800495c:	40020458 	.word	0x40020458
 8004960:	40020470 	.word	0x40020470
 8004964:	40020488 	.word	0x40020488
 8004968:	400204a0 	.word	0x400204a0
 800496c:	400204b8 	.word	0x400204b8
 8004970:	58025408 	.word	0x58025408
 8004974:	5802541c 	.word	0x5802541c
 8004978:	58025430 	.word	0x58025430
 800497c:	58025444 	.word	0x58025444
 8004980:	58025458 	.word	0x58025458
 8004984:	5802546c 	.word	0x5802546c
 8004988:	58025480 	.word	0x58025480
 800498c:	58025494 	.word	0x58025494

08004990 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b086      	sub	sp, #24
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
 800499c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800499e:	2300      	movs	r3, #0
 80049a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e226      	b.n	8004dfa <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d101      	bne.n	80049ba <HAL_DMA_Start_IT+0x2a>
 80049b6:	2302      	movs	r3, #2
 80049b8:	e21f      	b.n	8004dfa <HAL_DMA_Start_IT+0x46a>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	f040 820a 	bne.w	8004de4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2202      	movs	r2, #2
 80049d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a68      	ldr	r2, [pc, #416]	@ (8004b84 <HAL_DMA_Start_IT+0x1f4>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d04a      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a66      	ldr	r2, [pc, #408]	@ (8004b88 <HAL_DMA_Start_IT+0x1f8>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d045      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a65      	ldr	r2, [pc, #404]	@ (8004b8c <HAL_DMA_Start_IT+0x1fc>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d040      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a63      	ldr	r2, [pc, #396]	@ (8004b90 <HAL_DMA_Start_IT+0x200>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d03b      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a62      	ldr	r2, [pc, #392]	@ (8004b94 <HAL_DMA_Start_IT+0x204>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d036      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a60      	ldr	r2, [pc, #384]	@ (8004b98 <HAL_DMA_Start_IT+0x208>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d031      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a5f      	ldr	r2, [pc, #380]	@ (8004b9c <HAL_DMA_Start_IT+0x20c>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d02c      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a5d      	ldr	r2, [pc, #372]	@ (8004ba0 <HAL_DMA_Start_IT+0x210>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d027      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a5c      	ldr	r2, [pc, #368]	@ (8004ba4 <HAL_DMA_Start_IT+0x214>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d022      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a5a      	ldr	r2, [pc, #360]	@ (8004ba8 <HAL_DMA_Start_IT+0x218>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d01d      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a59      	ldr	r2, [pc, #356]	@ (8004bac <HAL_DMA_Start_IT+0x21c>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d018      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a57      	ldr	r2, [pc, #348]	@ (8004bb0 <HAL_DMA_Start_IT+0x220>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d013      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a56      	ldr	r2, [pc, #344]	@ (8004bb4 <HAL_DMA_Start_IT+0x224>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d00e      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a54      	ldr	r2, [pc, #336]	@ (8004bb8 <HAL_DMA_Start_IT+0x228>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d009      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a53      	ldr	r2, [pc, #332]	@ (8004bbc <HAL_DMA_Start_IT+0x22c>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d004      	beq.n	8004a7e <HAL_DMA_Start_IT+0xee>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a51      	ldr	r2, [pc, #324]	@ (8004bc0 <HAL_DMA_Start_IT+0x230>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d108      	bne.n	8004a90 <HAL_DMA_Start_IT+0x100>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 0201 	bic.w	r2, r2, #1
 8004a8c:	601a      	str	r2, [r3, #0]
 8004a8e:	e007      	b.n	8004aa0 <HAL_DMA_Start_IT+0x110>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f022 0201 	bic.w	r2, r2, #1
 8004a9e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	68b9      	ldr	r1, [r7, #8]
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f001 fe84 	bl	80067b4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a34      	ldr	r2, [pc, #208]	@ (8004b84 <HAL_DMA_Start_IT+0x1f4>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d04a      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a33      	ldr	r2, [pc, #204]	@ (8004b88 <HAL_DMA_Start_IT+0x1f8>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d045      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a31      	ldr	r2, [pc, #196]	@ (8004b8c <HAL_DMA_Start_IT+0x1fc>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d040      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a30      	ldr	r2, [pc, #192]	@ (8004b90 <HAL_DMA_Start_IT+0x200>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d03b      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a2e      	ldr	r2, [pc, #184]	@ (8004b94 <HAL_DMA_Start_IT+0x204>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d036      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a2d      	ldr	r2, [pc, #180]	@ (8004b98 <HAL_DMA_Start_IT+0x208>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d031      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a2b      	ldr	r2, [pc, #172]	@ (8004b9c <HAL_DMA_Start_IT+0x20c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d02c      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a2a      	ldr	r2, [pc, #168]	@ (8004ba0 <HAL_DMA_Start_IT+0x210>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d027      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a28      	ldr	r2, [pc, #160]	@ (8004ba4 <HAL_DMA_Start_IT+0x214>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d022      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a27      	ldr	r2, [pc, #156]	@ (8004ba8 <HAL_DMA_Start_IT+0x218>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d01d      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a25      	ldr	r2, [pc, #148]	@ (8004bac <HAL_DMA_Start_IT+0x21c>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d018      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a24      	ldr	r2, [pc, #144]	@ (8004bb0 <HAL_DMA_Start_IT+0x220>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d013      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a22      	ldr	r2, [pc, #136]	@ (8004bb4 <HAL_DMA_Start_IT+0x224>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d00e      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a21      	ldr	r2, [pc, #132]	@ (8004bb8 <HAL_DMA_Start_IT+0x228>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d009      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a1f      	ldr	r2, [pc, #124]	@ (8004bbc <HAL_DMA_Start_IT+0x22c>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d004      	beq.n	8004b4c <HAL_DMA_Start_IT+0x1bc>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a1e      	ldr	r2, [pc, #120]	@ (8004bc0 <HAL_DMA_Start_IT+0x230>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d101      	bne.n	8004b50 <HAL_DMA_Start_IT+0x1c0>
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e000      	b.n	8004b52 <HAL_DMA_Start_IT+0x1c2>
 8004b50:	2300      	movs	r3, #0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d036      	beq.n	8004bc4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f023 021e 	bic.w	r2, r3, #30
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f042 0216 	orr.w	r2, r2, #22
 8004b68:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d03e      	beq.n	8004bf0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f042 0208 	orr.w	r2, r2, #8
 8004b80:	601a      	str	r2, [r3, #0]
 8004b82:	e035      	b.n	8004bf0 <HAL_DMA_Start_IT+0x260>
 8004b84:	40020010 	.word	0x40020010
 8004b88:	40020028 	.word	0x40020028
 8004b8c:	40020040 	.word	0x40020040
 8004b90:	40020058 	.word	0x40020058
 8004b94:	40020070 	.word	0x40020070
 8004b98:	40020088 	.word	0x40020088
 8004b9c:	400200a0 	.word	0x400200a0
 8004ba0:	400200b8 	.word	0x400200b8
 8004ba4:	40020410 	.word	0x40020410
 8004ba8:	40020428 	.word	0x40020428
 8004bac:	40020440 	.word	0x40020440
 8004bb0:	40020458 	.word	0x40020458
 8004bb4:	40020470 	.word	0x40020470
 8004bb8:	40020488 	.word	0x40020488
 8004bbc:	400204a0 	.word	0x400204a0
 8004bc0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f023 020e 	bic.w	r2, r3, #14
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f042 020a 	orr.w	r2, r2, #10
 8004bd6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d007      	beq.n	8004bf0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0204 	orr.w	r2, r2, #4
 8004bee:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a83      	ldr	r2, [pc, #524]	@ (8004e04 <HAL_DMA_Start_IT+0x474>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d072      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a82      	ldr	r2, [pc, #520]	@ (8004e08 <HAL_DMA_Start_IT+0x478>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d06d      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a80      	ldr	r2, [pc, #512]	@ (8004e0c <HAL_DMA_Start_IT+0x47c>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d068      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a7f      	ldr	r2, [pc, #508]	@ (8004e10 <HAL_DMA_Start_IT+0x480>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d063      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a7d      	ldr	r2, [pc, #500]	@ (8004e14 <HAL_DMA_Start_IT+0x484>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d05e      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a7c      	ldr	r2, [pc, #496]	@ (8004e18 <HAL_DMA_Start_IT+0x488>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d059      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a7a      	ldr	r2, [pc, #488]	@ (8004e1c <HAL_DMA_Start_IT+0x48c>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d054      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a79      	ldr	r2, [pc, #484]	@ (8004e20 <HAL_DMA_Start_IT+0x490>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d04f      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a77      	ldr	r2, [pc, #476]	@ (8004e24 <HAL_DMA_Start_IT+0x494>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d04a      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a76      	ldr	r2, [pc, #472]	@ (8004e28 <HAL_DMA_Start_IT+0x498>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d045      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a74      	ldr	r2, [pc, #464]	@ (8004e2c <HAL_DMA_Start_IT+0x49c>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d040      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a73      	ldr	r2, [pc, #460]	@ (8004e30 <HAL_DMA_Start_IT+0x4a0>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d03b      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a71      	ldr	r2, [pc, #452]	@ (8004e34 <HAL_DMA_Start_IT+0x4a4>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d036      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a70      	ldr	r2, [pc, #448]	@ (8004e38 <HAL_DMA_Start_IT+0x4a8>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d031      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a6e      	ldr	r2, [pc, #440]	@ (8004e3c <HAL_DMA_Start_IT+0x4ac>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d02c      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a6d      	ldr	r2, [pc, #436]	@ (8004e40 <HAL_DMA_Start_IT+0x4b0>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d027      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a6b      	ldr	r2, [pc, #428]	@ (8004e44 <HAL_DMA_Start_IT+0x4b4>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d022      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a6a      	ldr	r2, [pc, #424]	@ (8004e48 <HAL_DMA_Start_IT+0x4b8>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d01d      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a68      	ldr	r2, [pc, #416]	@ (8004e4c <HAL_DMA_Start_IT+0x4bc>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d018      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a67      	ldr	r2, [pc, #412]	@ (8004e50 <HAL_DMA_Start_IT+0x4c0>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d013      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a65      	ldr	r2, [pc, #404]	@ (8004e54 <HAL_DMA_Start_IT+0x4c4>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d00e      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a64      	ldr	r2, [pc, #400]	@ (8004e58 <HAL_DMA_Start_IT+0x4c8>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d009      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a62      	ldr	r2, [pc, #392]	@ (8004e5c <HAL_DMA_Start_IT+0x4cc>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d004      	beq.n	8004ce0 <HAL_DMA_Start_IT+0x350>
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a61      	ldr	r2, [pc, #388]	@ (8004e60 <HAL_DMA_Start_IT+0x4d0>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d101      	bne.n	8004ce4 <HAL_DMA_Start_IT+0x354>
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e000      	b.n	8004ce6 <HAL_DMA_Start_IT+0x356>
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d01a      	beq.n	8004d20 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d007      	beq.n	8004d08 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d06:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d007      	beq.n	8004d20 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d1a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d1e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a37      	ldr	r2, [pc, #220]	@ (8004e04 <HAL_DMA_Start_IT+0x474>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d04a      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a36      	ldr	r2, [pc, #216]	@ (8004e08 <HAL_DMA_Start_IT+0x478>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d045      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a34      	ldr	r2, [pc, #208]	@ (8004e0c <HAL_DMA_Start_IT+0x47c>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d040      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a33      	ldr	r2, [pc, #204]	@ (8004e10 <HAL_DMA_Start_IT+0x480>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d03b      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a31      	ldr	r2, [pc, #196]	@ (8004e14 <HAL_DMA_Start_IT+0x484>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d036      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a30      	ldr	r2, [pc, #192]	@ (8004e18 <HAL_DMA_Start_IT+0x488>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d031      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a2e      	ldr	r2, [pc, #184]	@ (8004e1c <HAL_DMA_Start_IT+0x48c>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d02c      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a2d      	ldr	r2, [pc, #180]	@ (8004e20 <HAL_DMA_Start_IT+0x490>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d027      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a2b      	ldr	r2, [pc, #172]	@ (8004e24 <HAL_DMA_Start_IT+0x494>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d022      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a2a      	ldr	r2, [pc, #168]	@ (8004e28 <HAL_DMA_Start_IT+0x498>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d01d      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a28      	ldr	r2, [pc, #160]	@ (8004e2c <HAL_DMA_Start_IT+0x49c>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d018      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a27      	ldr	r2, [pc, #156]	@ (8004e30 <HAL_DMA_Start_IT+0x4a0>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d013      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a25      	ldr	r2, [pc, #148]	@ (8004e34 <HAL_DMA_Start_IT+0x4a4>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d00e      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a24      	ldr	r2, [pc, #144]	@ (8004e38 <HAL_DMA_Start_IT+0x4a8>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d009      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a22      	ldr	r2, [pc, #136]	@ (8004e3c <HAL_DMA_Start_IT+0x4ac>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d004      	beq.n	8004dc0 <HAL_DMA_Start_IT+0x430>
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a21      	ldr	r2, [pc, #132]	@ (8004e40 <HAL_DMA_Start_IT+0x4b0>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d108      	bne.n	8004dd2 <HAL_DMA_Start_IT+0x442>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0201 	orr.w	r2, r2, #1
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	e012      	b.n	8004df8 <HAL_DMA_Start_IT+0x468>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f042 0201 	orr.w	r2, r2, #1
 8004de0:	601a      	str	r2, [r3, #0]
 8004de2:	e009      	b.n	8004df8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004dea:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004df8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3718      	adds	r7, #24
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	40020010 	.word	0x40020010
 8004e08:	40020028 	.word	0x40020028
 8004e0c:	40020040 	.word	0x40020040
 8004e10:	40020058 	.word	0x40020058
 8004e14:	40020070 	.word	0x40020070
 8004e18:	40020088 	.word	0x40020088
 8004e1c:	400200a0 	.word	0x400200a0
 8004e20:	400200b8 	.word	0x400200b8
 8004e24:	40020410 	.word	0x40020410
 8004e28:	40020428 	.word	0x40020428
 8004e2c:	40020440 	.word	0x40020440
 8004e30:	40020458 	.word	0x40020458
 8004e34:	40020470 	.word	0x40020470
 8004e38:	40020488 	.word	0x40020488
 8004e3c:	400204a0 	.word	0x400204a0
 8004e40:	400204b8 	.word	0x400204b8
 8004e44:	58025408 	.word	0x58025408
 8004e48:	5802541c 	.word	0x5802541c
 8004e4c:	58025430 	.word	0x58025430
 8004e50:	58025444 	.word	0x58025444
 8004e54:	58025458 	.word	0x58025458
 8004e58:	5802546c 	.word	0x5802546c
 8004e5c:	58025480 	.word	0x58025480
 8004e60:	58025494 	.word	0x58025494

08004e64 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004e6c:	f7ff f870 	bl	8003f50 <HAL_GetTick>
 8004e70:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d101      	bne.n	8004e7c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e2dc      	b.n	8005436 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d008      	beq.n	8004e9a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2280      	movs	r2, #128	@ 0x80
 8004e8c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e2cd      	b.n	8005436 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a76      	ldr	r2, [pc, #472]	@ (8005078 <HAL_DMA_Abort+0x214>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d04a      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a74      	ldr	r2, [pc, #464]	@ (800507c <HAL_DMA_Abort+0x218>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d045      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a73      	ldr	r2, [pc, #460]	@ (8005080 <HAL_DMA_Abort+0x21c>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d040      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a71      	ldr	r2, [pc, #452]	@ (8005084 <HAL_DMA_Abort+0x220>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d03b      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a70      	ldr	r2, [pc, #448]	@ (8005088 <HAL_DMA_Abort+0x224>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d036      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a6e      	ldr	r2, [pc, #440]	@ (800508c <HAL_DMA_Abort+0x228>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d031      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a6d      	ldr	r2, [pc, #436]	@ (8005090 <HAL_DMA_Abort+0x22c>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d02c      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a6b      	ldr	r2, [pc, #428]	@ (8005094 <HAL_DMA_Abort+0x230>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d027      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a6a      	ldr	r2, [pc, #424]	@ (8005098 <HAL_DMA_Abort+0x234>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d022      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a68      	ldr	r2, [pc, #416]	@ (800509c <HAL_DMA_Abort+0x238>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d01d      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a67      	ldr	r2, [pc, #412]	@ (80050a0 <HAL_DMA_Abort+0x23c>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d018      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a65      	ldr	r2, [pc, #404]	@ (80050a4 <HAL_DMA_Abort+0x240>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d013      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a64      	ldr	r2, [pc, #400]	@ (80050a8 <HAL_DMA_Abort+0x244>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d00e      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a62      	ldr	r2, [pc, #392]	@ (80050ac <HAL_DMA_Abort+0x248>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d009      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a61      	ldr	r2, [pc, #388]	@ (80050b0 <HAL_DMA_Abort+0x24c>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d004      	beq.n	8004f3a <HAL_DMA_Abort+0xd6>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a5f      	ldr	r2, [pc, #380]	@ (80050b4 <HAL_DMA_Abort+0x250>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d101      	bne.n	8004f3e <HAL_DMA_Abort+0xda>
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e000      	b.n	8004f40 <HAL_DMA_Abort+0xdc>
 8004f3e:	2300      	movs	r3, #0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d013      	beq.n	8004f6c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 021e 	bic.w	r2, r2, #30
 8004f52:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	695a      	ldr	r2, [r3, #20]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f62:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	617b      	str	r3, [r7, #20]
 8004f6a:	e00a      	b.n	8004f82 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 020e 	bic.w	r2, r2, #14
 8004f7a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a3c      	ldr	r2, [pc, #240]	@ (8005078 <HAL_DMA_Abort+0x214>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d072      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a3a      	ldr	r2, [pc, #232]	@ (800507c <HAL_DMA_Abort+0x218>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d06d      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a39      	ldr	r2, [pc, #228]	@ (8005080 <HAL_DMA_Abort+0x21c>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d068      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a37      	ldr	r2, [pc, #220]	@ (8005084 <HAL_DMA_Abort+0x220>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d063      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a36      	ldr	r2, [pc, #216]	@ (8005088 <HAL_DMA_Abort+0x224>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d05e      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a34      	ldr	r2, [pc, #208]	@ (800508c <HAL_DMA_Abort+0x228>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d059      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a33      	ldr	r2, [pc, #204]	@ (8005090 <HAL_DMA_Abort+0x22c>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d054      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a31      	ldr	r2, [pc, #196]	@ (8005094 <HAL_DMA_Abort+0x230>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d04f      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a30      	ldr	r2, [pc, #192]	@ (8005098 <HAL_DMA_Abort+0x234>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d04a      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a2e      	ldr	r2, [pc, #184]	@ (800509c <HAL_DMA_Abort+0x238>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d045      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a2d      	ldr	r2, [pc, #180]	@ (80050a0 <HAL_DMA_Abort+0x23c>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d040      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a2b      	ldr	r2, [pc, #172]	@ (80050a4 <HAL_DMA_Abort+0x240>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d03b      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a2a      	ldr	r2, [pc, #168]	@ (80050a8 <HAL_DMA_Abort+0x244>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d036      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a28      	ldr	r2, [pc, #160]	@ (80050ac <HAL_DMA_Abort+0x248>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d031      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a27      	ldr	r2, [pc, #156]	@ (80050b0 <HAL_DMA_Abort+0x24c>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d02c      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a25      	ldr	r2, [pc, #148]	@ (80050b4 <HAL_DMA_Abort+0x250>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d027      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a24      	ldr	r2, [pc, #144]	@ (80050b8 <HAL_DMA_Abort+0x254>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d022      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a22      	ldr	r2, [pc, #136]	@ (80050bc <HAL_DMA_Abort+0x258>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d01d      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a21      	ldr	r2, [pc, #132]	@ (80050c0 <HAL_DMA_Abort+0x25c>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d018      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a1f      	ldr	r2, [pc, #124]	@ (80050c4 <HAL_DMA_Abort+0x260>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d013      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a1e      	ldr	r2, [pc, #120]	@ (80050c8 <HAL_DMA_Abort+0x264>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d00e      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a1c      	ldr	r2, [pc, #112]	@ (80050cc <HAL_DMA_Abort+0x268>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d009      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a1b      	ldr	r2, [pc, #108]	@ (80050d0 <HAL_DMA_Abort+0x26c>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d004      	beq.n	8005072 <HAL_DMA_Abort+0x20e>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a19      	ldr	r2, [pc, #100]	@ (80050d4 <HAL_DMA_Abort+0x270>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d132      	bne.n	80050d8 <HAL_DMA_Abort+0x274>
 8005072:	2301      	movs	r3, #1
 8005074:	e031      	b.n	80050da <HAL_DMA_Abort+0x276>
 8005076:	bf00      	nop
 8005078:	40020010 	.word	0x40020010
 800507c:	40020028 	.word	0x40020028
 8005080:	40020040 	.word	0x40020040
 8005084:	40020058 	.word	0x40020058
 8005088:	40020070 	.word	0x40020070
 800508c:	40020088 	.word	0x40020088
 8005090:	400200a0 	.word	0x400200a0
 8005094:	400200b8 	.word	0x400200b8
 8005098:	40020410 	.word	0x40020410
 800509c:	40020428 	.word	0x40020428
 80050a0:	40020440 	.word	0x40020440
 80050a4:	40020458 	.word	0x40020458
 80050a8:	40020470 	.word	0x40020470
 80050ac:	40020488 	.word	0x40020488
 80050b0:	400204a0 	.word	0x400204a0
 80050b4:	400204b8 	.word	0x400204b8
 80050b8:	58025408 	.word	0x58025408
 80050bc:	5802541c 	.word	0x5802541c
 80050c0:	58025430 	.word	0x58025430
 80050c4:	58025444 	.word	0x58025444
 80050c8:	58025458 	.word	0x58025458
 80050cc:	5802546c 	.word	0x5802546c
 80050d0:	58025480 	.word	0x58025480
 80050d4:	58025494 	.word	0x58025494
 80050d8:	2300      	movs	r3, #0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d007      	beq.n	80050ee <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a6d      	ldr	r2, [pc, #436]	@ (80052a8 <HAL_DMA_Abort+0x444>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d04a      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a6b      	ldr	r2, [pc, #428]	@ (80052ac <HAL_DMA_Abort+0x448>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d045      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a6a      	ldr	r2, [pc, #424]	@ (80052b0 <HAL_DMA_Abort+0x44c>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d040      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a68      	ldr	r2, [pc, #416]	@ (80052b4 <HAL_DMA_Abort+0x450>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d03b      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a67      	ldr	r2, [pc, #412]	@ (80052b8 <HAL_DMA_Abort+0x454>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d036      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a65      	ldr	r2, [pc, #404]	@ (80052bc <HAL_DMA_Abort+0x458>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d031      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a64      	ldr	r2, [pc, #400]	@ (80052c0 <HAL_DMA_Abort+0x45c>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d02c      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a62      	ldr	r2, [pc, #392]	@ (80052c4 <HAL_DMA_Abort+0x460>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d027      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a61      	ldr	r2, [pc, #388]	@ (80052c8 <HAL_DMA_Abort+0x464>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d022      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a5f      	ldr	r2, [pc, #380]	@ (80052cc <HAL_DMA_Abort+0x468>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d01d      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a5e      	ldr	r2, [pc, #376]	@ (80052d0 <HAL_DMA_Abort+0x46c>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d018      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a5c      	ldr	r2, [pc, #368]	@ (80052d4 <HAL_DMA_Abort+0x470>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d013      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a5b      	ldr	r2, [pc, #364]	@ (80052d8 <HAL_DMA_Abort+0x474>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d00e      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a59      	ldr	r2, [pc, #356]	@ (80052dc <HAL_DMA_Abort+0x478>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d009      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a58      	ldr	r2, [pc, #352]	@ (80052e0 <HAL_DMA_Abort+0x47c>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d004      	beq.n	800518e <HAL_DMA_Abort+0x32a>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a56      	ldr	r2, [pc, #344]	@ (80052e4 <HAL_DMA_Abort+0x480>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d108      	bne.n	80051a0 <HAL_DMA_Abort+0x33c>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f022 0201 	bic.w	r2, r2, #1
 800519c:	601a      	str	r2, [r3, #0]
 800519e:	e007      	b.n	80051b0 <HAL_DMA_Abort+0x34c>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f022 0201 	bic.w	r2, r2, #1
 80051ae:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80051b0:	e013      	b.n	80051da <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80051b2:	f7fe fecd 	bl	8003f50 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	2b05      	cmp	r3, #5
 80051be:	d90c      	bls.n	80051da <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2220      	movs	r2, #32
 80051c4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2203      	movs	r2, #3
 80051ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e12d      	b.n	8005436 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0301 	and.w	r3, r3, #1
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1e5      	bne.n	80051b2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a2f      	ldr	r2, [pc, #188]	@ (80052a8 <HAL_DMA_Abort+0x444>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d04a      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a2d      	ldr	r2, [pc, #180]	@ (80052ac <HAL_DMA_Abort+0x448>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d045      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a2c      	ldr	r2, [pc, #176]	@ (80052b0 <HAL_DMA_Abort+0x44c>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d040      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a2a      	ldr	r2, [pc, #168]	@ (80052b4 <HAL_DMA_Abort+0x450>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d03b      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a29      	ldr	r2, [pc, #164]	@ (80052b8 <HAL_DMA_Abort+0x454>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d036      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a27      	ldr	r2, [pc, #156]	@ (80052bc <HAL_DMA_Abort+0x458>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d031      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a26      	ldr	r2, [pc, #152]	@ (80052c0 <HAL_DMA_Abort+0x45c>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d02c      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a24      	ldr	r2, [pc, #144]	@ (80052c4 <HAL_DMA_Abort+0x460>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d027      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a23      	ldr	r2, [pc, #140]	@ (80052c8 <HAL_DMA_Abort+0x464>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d022      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a21      	ldr	r2, [pc, #132]	@ (80052cc <HAL_DMA_Abort+0x468>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d01d      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a20      	ldr	r2, [pc, #128]	@ (80052d0 <HAL_DMA_Abort+0x46c>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d018      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a1e      	ldr	r2, [pc, #120]	@ (80052d4 <HAL_DMA_Abort+0x470>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d013      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a1d      	ldr	r2, [pc, #116]	@ (80052d8 <HAL_DMA_Abort+0x474>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d00e      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a1b      	ldr	r2, [pc, #108]	@ (80052dc <HAL_DMA_Abort+0x478>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d009      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a1a      	ldr	r2, [pc, #104]	@ (80052e0 <HAL_DMA_Abort+0x47c>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d004      	beq.n	8005286 <HAL_DMA_Abort+0x422>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a18      	ldr	r2, [pc, #96]	@ (80052e4 <HAL_DMA_Abort+0x480>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d101      	bne.n	800528a <HAL_DMA_Abort+0x426>
 8005286:	2301      	movs	r3, #1
 8005288:	e000      	b.n	800528c <HAL_DMA_Abort+0x428>
 800528a:	2300      	movs	r3, #0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d02b      	beq.n	80052e8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005294:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800529a:	f003 031f 	and.w	r3, r3, #31
 800529e:	223f      	movs	r2, #63	@ 0x3f
 80052a0:	409a      	lsls	r2, r3
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	609a      	str	r2, [r3, #8]
 80052a6:	e02a      	b.n	80052fe <HAL_DMA_Abort+0x49a>
 80052a8:	40020010 	.word	0x40020010
 80052ac:	40020028 	.word	0x40020028
 80052b0:	40020040 	.word	0x40020040
 80052b4:	40020058 	.word	0x40020058
 80052b8:	40020070 	.word	0x40020070
 80052bc:	40020088 	.word	0x40020088
 80052c0:	400200a0 	.word	0x400200a0
 80052c4:	400200b8 	.word	0x400200b8
 80052c8:	40020410 	.word	0x40020410
 80052cc:	40020428 	.word	0x40020428
 80052d0:	40020440 	.word	0x40020440
 80052d4:	40020458 	.word	0x40020458
 80052d8:	40020470 	.word	0x40020470
 80052dc:	40020488 	.word	0x40020488
 80052e0:	400204a0 	.word	0x400204a0
 80052e4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ec:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052f2:	f003 031f 	and.w	r3, r3, #31
 80052f6:	2201      	movs	r2, #1
 80052f8:	409a      	lsls	r2, r3
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a4f      	ldr	r2, [pc, #316]	@ (8005440 <HAL_DMA_Abort+0x5dc>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d072      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a4d      	ldr	r2, [pc, #308]	@ (8005444 <HAL_DMA_Abort+0x5e0>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d06d      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a4c      	ldr	r2, [pc, #304]	@ (8005448 <HAL_DMA_Abort+0x5e4>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d068      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a4a      	ldr	r2, [pc, #296]	@ (800544c <HAL_DMA_Abort+0x5e8>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d063      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a49      	ldr	r2, [pc, #292]	@ (8005450 <HAL_DMA_Abort+0x5ec>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d05e      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a47      	ldr	r2, [pc, #284]	@ (8005454 <HAL_DMA_Abort+0x5f0>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d059      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a46      	ldr	r2, [pc, #280]	@ (8005458 <HAL_DMA_Abort+0x5f4>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d054      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a44      	ldr	r2, [pc, #272]	@ (800545c <HAL_DMA_Abort+0x5f8>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d04f      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a43      	ldr	r2, [pc, #268]	@ (8005460 <HAL_DMA_Abort+0x5fc>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d04a      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a41      	ldr	r2, [pc, #260]	@ (8005464 <HAL_DMA_Abort+0x600>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d045      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a40      	ldr	r2, [pc, #256]	@ (8005468 <HAL_DMA_Abort+0x604>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d040      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a3e      	ldr	r2, [pc, #248]	@ (800546c <HAL_DMA_Abort+0x608>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d03b      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a3d      	ldr	r2, [pc, #244]	@ (8005470 <HAL_DMA_Abort+0x60c>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d036      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a3b      	ldr	r2, [pc, #236]	@ (8005474 <HAL_DMA_Abort+0x610>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d031      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a3a      	ldr	r2, [pc, #232]	@ (8005478 <HAL_DMA_Abort+0x614>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d02c      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a38      	ldr	r2, [pc, #224]	@ (800547c <HAL_DMA_Abort+0x618>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d027      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a37      	ldr	r2, [pc, #220]	@ (8005480 <HAL_DMA_Abort+0x61c>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d022      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a35      	ldr	r2, [pc, #212]	@ (8005484 <HAL_DMA_Abort+0x620>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d01d      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a34      	ldr	r2, [pc, #208]	@ (8005488 <HAL_DMA_Abort+0x624>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d018      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a32      	ldr	r2, [pc, #200]	@ (800548c <HAL_DMA_Abort+0x628>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d013      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a31      	ldr	r2, [pc, #196]	@ (8005490 <HAL_DMA_Abort+0x62c>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d00e      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a2f      	ldr	r2, [pc, #188]	@ (8005494 <HAL_DMA_Abort+0x630>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d009      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a2e      	ldr	r2, [pc, #184]	@ (8005498 <HAL_DMA_Abort+0x634>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d004      	beq.n	80053ee <HAL_DMA_Abort+0x58a>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a2c      	ldr	r2, [pc, #176]	@ (800549c <HAL_DMA_Abort+0x638>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d101      	bne.n	80053f2 <HAL_DMA_Abort+0x58e>
 80053ee:	2301      	movs	r3, #1
 80053f0:	e000      	b.n	80053f4 <HAL_DMA_Abort+0x590>
 80053f2:	2300      	movs	r3, #0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d015      	beq.n	8005424 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005400:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00c      	beq.n	8005424 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005414:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005418:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005422:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3718      	adds	r7, #24
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	40020010 	.word	0x40020010
 8005444:	40020028 	.word	0x40020028
 8005448:	40020040 	.word	0x40020040
 800544c:	40020058 	.word	0x40020058
 8005450:	40020070 	.word	0x40020070
 8005454:	40020088 	.word	0x40020088
 8005458:	400200a0 	.word	0x400200a0
 800545c:	400200b8 	.word	0x400200b8
 8005460:	40020410 	.word	0x40020410
 8005464:	40020428 	.word	0x40020428
 8005468:	40020440 	.word	0x40020440
 800546c:	40020458 	.word	0x40020458
 8005470:	40020470 	.word	0x40020470
 8005474:	40020488 	.word	0x40020488
 8005478:	400204a0 	.word	0x400204a0
 800547c:	400204b8 	.word	0x400204b8
 8005480:	58025408 	.word	0x58025408
 8005484:	5802541c 	.word	0x5802541c
 8005488:	58025430 	.word	0x58025430
 800548c:	58025444 	.word	0x58025444
 8005490:	58025458 	.word	0x58025458
 8005494:	5802546c 	.word	0x5802546c
 8005498:	58025480 	.word	0x58025480
 800549c:	58025494 	.word	0x58025494

080054a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d101      	bne.n	80054b2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	e237      	b.n	8005922 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d004      	beq.n	80054c8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2280      	movs	r2, #128	@ 0x80
 80054c2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e22c      	b.n	8005922 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a5c      	ldr	r2, [pc, #368]	@ (8005640 <HAL_DMA_Abort_IT+0x1a0>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d04a      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a5b      	ldr	r2, [pc, #364]	@ (8005644 <HAL_DMA_Abort_IT+0x1a4>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d045      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a59      	ldr	r2, [pc, #356]	@ (8005648 <HAL_DMA_Abort_IT+0x1a8>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d040      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a58      	ldr	r2, [pc, #352]	@ (800564c <HAL_DMA_Abort_IT+0x1ac>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d03b      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a56      	ldr	r2, [pc, #344]	@ (8005650 <HAL_DMA_Abort_IT+0x1b0>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d036      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a55      	ldr	r2, [pc, #340]	@ (8005654 <HAL_DMA_Abort_IT+0x1b4>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d031      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a53      	ldr	r2, [pc, #332]	@ (8005658 <HAL_DMA_Abort_IT+0x1b8>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d02c      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a52      	ldr	r2, [pc, #328]	@ (800565c <HAL_DMA_Abort_IT+0x1bc>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d027      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a50      	ldr	r2, [pc, #320]	@ (8005660 <HAL_DMA_Abort_IT+0x1c0>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d022      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a4f      	ldr	r2, [pc, #316]	@ (8005664 <HAL_DMA_Abort_IT+0x1c4>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d01d      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a4d      	ldr	r2, [pc, #308]	@ (8005668 <HAL_DMA_Abort_IT+0x1c8>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d018      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a4c      	ldr	r2, [pc, #304]	@ (800566c <HAL_DMA_Abort_IT+0x1cc>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d013      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a4a      	ldr	r2, [pc, #296]	@ (8005670 <HAL_DMA_Abort_IT+0x1d0>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d00e      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a49      	ldr	r2, [pc, #292]	@ (8005674 <HAL_DMA_Abort_IT+0x1d4>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d009      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a47      	ldr	r2, [pc, #284]	@ (8005678 <HAL_DMA_Abort_IT+0x1d8>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d004      	beq.n	8005568 <HAL_DMA_Abort_IT+0xc8>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a46      	ldr	r2, [pc, #280]	@ (800567c <HAL_DMA_Abort_IT+0x1dc>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d101      	bne.n	800556c <HAL_DMA_Abort_IT+0xcc>
 8005568:	2301      	movs	r3, #1
 800556a:	e000      	b.n	800556e <HAL_DMA_Abort_IT+0xce>
 800556c:	2300      	movs	r3, #0
 800556e:	2b00      	cmp	r3, #0
 8005570:	f000 8086 	beq.w	8005680 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2204      	movs	r2, #4
 8005578:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a2f      	ldr	r2, [pc, #188]	@ (8005640 <HAL_DMA_Abort_IT+0x1a0>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d04a      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a2e      	ldr	r2, [pc, #184]	@ (8005644 <HAL_DMA_Abort_IT+0x1a4>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d045      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a2c      	ldr	r2, [pc, #176]	@ (8005648 <HAL_DMA_Abort_IT+0x1a8>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d040      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a2b      	ldr	r2, [pc, #172]	@ (800564c <HAL_DMA_Abort_IT+0x1ac>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d03b      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a29      	ldr	r2, [pc, #164]	@ (8005650 <HAL_DMA_Abort_IT+0x1b0>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d036      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a28      	ldr	r2, [pc, #160]	@ (8005654 <HAL_DMA_Abort_IT+0x1b4>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d031      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a26      	ldr	r2, [pc, #152]	@ (8005658 <HAL_DMA_Abort_IT+0x1b8>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d02c      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a25      	ldr	r2, [pc, #148]	@ (800565c <HAL_DMA_Abort_IT+0x1bc>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d027      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a23      	ldr	r2, [pc, #140]	@ (8005660 <HAL_DMA_Abort_IT+0x1c0>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d022      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a22      	ldr	r2, [pc, #136]	@ (8005664 <HAL_DMA_Abort_IT+0x1c4>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d01d      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a20      	ldr	r2, [pc, #128]	@ (8005668 <HAL_DMA_Abort_IT+0x1c8>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d018      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a1f      	ldr	r2, [pc, #124]	@ (800566c <HAL_DMA_Abort_IT+0x1cc>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d013      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005670 <HAL_DMA_Abort_IT+0x1d0>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d00e      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a1c      	ldr	r2, [pc, #112]	@ (8005674 <HAL_DMA_Abort_IT+0x1d4>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d009      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a1a      	ldr	r2, [pc, #104]	@ (8005678 <HAL_DMA_Abort_IT+0x1d8>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d004      	beq.n	800561c <HAL_DMA_Abort_IT+0x17c>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a19      	ldr	r2, [pc, #100]	@ (800567c <HAL_DMA_Abort_IT+0x1dc>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d108      	bne.n	800562e <HAL_DMA_Abort_IT+0x18e>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f022 0201 	bic.w	r2, r2, #1
 800562a:	601a      	str	r2, [r3, #0]
 800562c:	e178      	b.n	8005920 <HAL_DMA_Abort_IT+0x480>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f022 0201 	bic.w	r2, r2, #1
 800563c:	601a      	str	r2, [r3, #0]
 800563e:	e16f      	b.n	8005920 <HAL_DMA_Abort_IT+0x480>
 8005640:	40020010 	.word	0x40020010
 8005644:	40020028 	.word	0x40020028
 8005648:	40020040 	.word	0x40020040
 800564c:	40020058 	.word	0x40020058
 8005650:	40020070 	.word	0x40020070
 8005654:	40020088 	.word	0x40020088
 8005658:	400200a0 	.word	0x400200a0
 800565c:	400200b8 	.word	0x400200b8
 8005660:	40020410 	.word	0x40020410
 8005664:	40020428 	.word	0x40020428
 8005668:	40020440 	.word	0x40020440
 800566c:	40020458 	.word	0x40020458
 8005670:	40020470 	.word	0x40020470
 8005674:	40020488 	.word	0x40020488
 8005678:	400204a0 	.word	0x400204a0
 800567c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 020e 	bic.w	r2, r2, #14
 800568e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a6c      	ldr	r2, [pc, #432]	@ (8005848 <HAL_DMA_Abort_IT+0x3a8>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d04a      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a6b      	ldr	r2, [pc, #428]	@ (800584c <HAL_DMA_Abort_IT+0x3ac>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d045      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a69      	ldr	r2, [pc, #420]	@ (8005850 <HAL_DMA_Abort_IT+0x3b0>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d040      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a68      	ldr	r2, [pc, #416]	@ (8005854 <HAL_DMA_Abort_IT+0x3b4>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d03b      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a66      	ldr	r2, [pc, #408]	@ (8005858 <HAL_DMA_Abort_IT+0x3b8>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d036      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a65      	ldr	r2, [pc, #404]	@ (800585c <HAL_DMA_Abort_IT+0x3bc>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d031      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a63      	ldr	r2, [pc, #396]	@ (8005860 <HAL_DMA_Abort_IT+0x3c0>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d02c      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a62      	ldr	r2, [pc, #392]	@ (8005864 <HAL_DMA_Abort_IT+0x3c4>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d027      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a60      	ldr	r2, [pc, #384]	@ (8005868 <HAL_DMA_Abort_IT+0x3c8>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d022      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a5f      	ldr	r2, [pc, #380]	@ (800586c <HAL_DMA_Abort_IT+0x3cc>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d01d      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a5d      	ldr	r2, [pc, #372]	@ (8005870 <HAL_DMA_Abort_IT+0x3d0>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d018      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a5c      	ldr	r2, [pc, #368]	@ (8005874 <HAL_DMA_Abort_IT+0x3d4>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d013      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a5a      	ldr	r2, [pc, #360]	@ (8005878 <HAL_DMA_Abort_IT+0x3d8>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d00e      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a59      	ldr	r2, [pc, #356]	@ (800587c <HAL_DMA_Abort_IT+0x3dc>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d009      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a57      	ldr	r2, [pc, #348]	@ (8005880 <HAL_DMA_Abort_IT+0x3e0>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d004      	beq.n	8005730 <HAL_DMA_Abort_IT+0x290>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a56      	ldr	r2, [pc, #344]	@ (8005884 <HAL_DMA_Abort_IT+0x3e4>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d108      	bne.n	8005742 <HAL_DMA_Abort_IT+0x2a2>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f022 0201 	bic.w	r2, r2, #1
 800573e:	601a      	str	r2, [r3, #0]
 8005740:	e007      	b.n	8005752 <HAL_DMA_Abort_IT+0x2b2>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f022 0201 	bic.w	r2, r2, #1
 8005750:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a3c      	ldr	r2, [pc, #240]	@ (8005848 <HAL_DMA_Abort_IT+0x3a8>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d072      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a3a      	ldr	r2, [pc, #232]	@ (800584c <HAL_DMA_Abort_IT+0x3ac>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d06d      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a39      	ldr	r2, [pc, #228]	@ (8005850 <HAL_DMA_Abort_IT+0x3b0>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d068      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a37      	ldr	r2, [pc, #220]	@ (8005854 <HAL_DMA_Abort_IT+0x3b4>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d063      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a36      	ldr	r2, [pc, #216]	@ (8005858 <HAL_DMA_Abort_IT+0x3b8>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d05e      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a34      	ldr	r2, [pc, #208]	@ (800585c <HAL_DMA_Abort_IT+0x3bc>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d059      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a33      	ldr	r2, [pc, #204]	@ (8005860 <HAL_DMA_Abort_IT+0x3c0>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d054      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a31      	ldr	r2, [pc, #196]	@ (8005864 <HAL_DMA_Abort_IT+0x3c4>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d04f      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a30      	ldr	r2, [pc, #192]	@ (8005868 <HAL_DMA_Abort_IT+0x3c8>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d04a      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a2e      	ldr	r2, [pc, #184]	@ (800586c <HAL_DMA_Abort_IT+0x3cc>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d045      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a2d      	ldr	r2, [pc, #180]	@ (8005870 <HAL_DMA_Abort_IT+0x3d0>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d040      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a2b      	ldr	r2, [pc, #172]	@ (8005874 <HAL_DMA_Abort_IT+0x3d4>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d03b      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a2a      	ldr	r2, [pc, #168]	@ (8005878 <HAL_DMA_Abort_IT+0x3d8>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d036      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a28      	ldr	r2, [pc, #160]	@ (800587c <HAL_DMA_Abort_IT+0x3dc>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d031      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a27      	ldr	r2, [pc, #156]	@ (8005880 <HAL_DMA_Abort_IT+0x3e0>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d02c      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a25      	ldr	r2, [pc, #148]	@ (8005884 <HAL_DMA_Abort_IT+0x3e4>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d027      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a24      	ldr	r2, [pc, #144]	@ (8005888 <HAL_DMA_Abort_IT+0x3e8>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d022      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a22      	ldr	r2, [pc, #136]	@ (800588c <HAL_DMA_Abort_IT+0x3ec>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d01d      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a21      	ldr	r2, [pc, #132]	@ (8005890 <HAL_DMA_Abort_IT+0x3f0>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d018      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a1f      	ldr	r2, [pc, #124]	@ (8005894 <HAL_DMA_Abort_IT+0x3f4>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d013      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a1e      	ldr	r2, [pc, #120]	@ (8005898 <HAL_DMA_Abort_IT+0x3f8>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d00e      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a1c      	ldr	r2, [pc, #112]	@ (800589c <HAL_DMA_Abort_IT+0x3fc>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d009      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a1b      	ldr	r2, [pc, #108]	@ (80058a0 <HAL_DMA_Abort_IT+0x400>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d004      	beq.n	8005842 <HAL_DMA_Abort_IT+0x3a2>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a19      	ldr	r2, [pc, #100]	@ (80058a4 <HAL_DMA_Abort_IT+0x404>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d132      	bne.n	80058a8 <HAL_DMA_Abort_IT+0x408>
 8005842:	2301      	movs	r3, #1
 8005844:	e031      	b.n	80058aa <HAL_DMA_Abort_IT+0x40a>
 8005846:	bf00      	nop
 8005848:	40020010 	.word	0x40020010
 800584c:	40020028 	.word	0x40020028
 8005850:	40020040 	.word	0x40020040
 8005854:	40020058 	.word	0x40020058
 8005858:	40020070 	.word	0x40020070
 800585c:	40020088 	.word	0x40020088
 8005860:	400200a0 	.word	0x400200a0
 8005864:	400200b8 	.word	0x400200b8
 8005868:	40020410 	.word	0x40020410
 800586c:	40020428 	.word	0x40020428
 8005870:	40020440 	.word	0x40020440
 8005874:	40020458 	.word	0x40020458
 8005878:	40020470 	.word	0x40020470
 800587c:	40020488 	.word	0x40020488
 8005880:	400204a0 	.word	0x400204a0
 8005884:	400204b8 	.word	0x400204b8
 8005888:	58025408 	.word	0x58025408
 800588c:	5802541c 	.word	0x5802541c
 8005890:	58025430 	.word	0x58025430
 8005894:	58025444 	.word	0x58025444
 8005898:	58025458 	.word	0x58025458
 800589c:	5802546c 	.word	0x5802546c
 80058a0:	58025480 	.word	0x58025480
 80058a4:	58025494 	.word	0x58025494
 80058a8:	2300      	movs	r3, #0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d028      	beq.n	8005900 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058bc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058c8:	f003 031f 	and.w	r3, r3, #31
 80058cc:	2201      	movs	r2, #1
 80058ce:	409a      	lsls	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80058dc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00c      	beq.n	8005900 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058f4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80058fe:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005914:	2b00      	cmp	r3, #0
 8005916:	d003      	beq.n	8005920 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3710      	adds	r7, #16
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop

0800592c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b08a      	sub	sp, #40	@ 0x28
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005934:	2300      	movs	r3, #0
 8005936:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005938:	4b67      	ldr	r3, [pc, #412]	@ (8005ad8 <HAL_DMA_IRQHandler+0x1ac>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a67      	ldr	r2, [pc, #412]	@ (8005adc <HAL_DMA_IRQHandler+0x1b0>)
 800593e:	fba2 2303 	umull	r2, r3, r2, r3
 8005942:	0a9b      	lsrs	r3, r3, #10
 8005944:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800594a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005950:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005952:	6a3b      	ldr	r3, [r7, #32]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a5f      	ldr	r2, [pc, #380]	@ (8005ae0 <HAL_DMA_IRQHandler+0x1b4>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d04a      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a5d      	ldr	r2, [pc, #372]	@ (8005ae4 <HAL_DMA_IRQHandler+0x1b8>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d045      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a5c      	ldr	r2, [pc, #368]	@ (8005ae8 <HAL_DMA_IRQHandler+0x1bc>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d040      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a5a      	ldr	r2, [pc, #360]	@ (8005aec <HAL_DMA_IRQHandler+0x1c0>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d03b      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a59      	ldr	r2, [pc, #356]	@ (8005af0 <HAL_DMA_IRQHandler+0x1c4>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d036      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a57      	ldr	r2, [pc, #348]	@ (8005af4 <HAL_DMA_IRQHandler+0x1c8>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d031      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a56      	ldr	r2, [pc, #344]	@ (8005af8 <HAL_DMA_IRQHandler+0x1cc>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d02c      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a54      	ldr	r2, [pc, #336]	@ (8005afc <HAL_DMA_IRQHandler+0x1d0>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d027      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a53      	ldr	r2, [pc, #332]	@ (8005b00 <HAL_DMA_IRQHandler+0x1d4>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d022      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a51      	ldr	r2, [pc, #324]	@ (8005b04 <HAL_DMA_IRQHandler+0x1d8>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d01d      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a50      	ldr	r2, [pc, #320]	@ (8005b08 <HAL_DMA_IRQHandler+0x1dc>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d018      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a4e      	ldr	r2, [pc, #312]	@ (8005b0c <HAL_DMA_IRQHandler+0x1e0>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d013      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a4d      	ldr	r2, [pc, #308]	@ (8005b10 <HAL_DMA_IRQHandler+0x1e4>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d00e      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a4b      	ldr	r2, [pc, #300]	@ (8005b14 <HAL_DMA_IRQHandler+0x1e8>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d009      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a4a      	ldr	r2, [pc, #296]	@ (8005b18 <HAL_DMA_IRQHandler+0x1ec>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d004      	beq.n	80059fe <HAL_DMA_IRQHandler+0xd2>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a48      	ldr	r2, [pc, #288]	@ (8005b1c <HAL_DMA_IRQHandler+0x1f0>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d101      	bne.n	8005a02 <HAL_DMA_IRQHandler+0xd6>
 80059fe:	2301      	movs	r3, #1
 8005a00:	e000      	b.n	8005a04 <HAL_DMA_IRQHandler+0xd8>
 8005a02:	2300      	movs	r3, #0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	f000 842b 	beq.w	8006260 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a0e:	f003 031f 	and.w	r3, r3, #31
 8005a12:	2208      	movs	r2, #8
 8005a14:	409a      	lsls	r2, r3
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	4013      	ands	r3, r2
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	f000 80a2 	beq.w	8005b64 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a2e      	ldr	r2, [pc, #184]	@ (8005ae0 <HAL_DMA_IRQHandler+0x1b4>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d04a      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a2d      	ldr	r2, [pc, #180]	@ (8005ae4 <HAL_DMA_IRQHandler+0x1b8>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d045      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a2b      	ldr	r2, [pc, #172]	@ (8005ae8 <HAL_DMA_IRQHandler+0x1bc>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d040      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a2a      	ldr	r2, [pc, #168]	@ (8005aec <HAL_DMA_IRQHandler+0x1c0>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d03b      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a28      	ldr	r2, [pc, #160]	@ (8005af0 <HAL_DMA_IRQHandler+0x1c4>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d036      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a27      	ldr	r2, [pc, #156]	@ (8005af4 <HAL_DMA_IRQHandler+0x1c8>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d031      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a25      	ldr	r2, [pc, #148]	@ (8005af8 <HAL_DMA_IRQHandler+0x1cc>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d02c      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a24      	ldr	r2, [pc, #144]	@ (8005afc <HAL_DMA_IRQHandler+0x1d0>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d027      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a22      	ldr	r2, [pc, #136]	@ (8005b00 <HAL_DMA_IRQHandler+0x1d4>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d022      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a21      	ldr	r2, [pc, #132]	@ (8005b04 <HAL_DMA_IRQHandler+0x1d8>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d01d      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a1f      	ldr	r2, [pc, #124]	@ (8005b08 <HAL_DMA_IRQHandler+0x1dc>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d018      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a1e      	ldr	r2, [pc, #120]	@ (8005b0c <HAL_DMA_IRQHandler+0x1e0>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d013      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a1c      	ldr	r2, [pc, #112]	@ (8005b10 <HAL_DMA_IRQHandler+0x1e4>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d00e      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a1b      	ldr	r2, [pc, #108]	@ (8005b14 <HAL_DMA_IRQHandler+0x1e8>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d009      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a19      	ldr	r2, [pc, #100]	@ (8005b18 <HAL_DMA_IRQHandler+0x1ec>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d004      	beq.n	8005ac0 <HAL_DMA_IRQHandler+0x194>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a18      	ldr	r2, [pc, #96]	@ (8005b1c <HAL_DMA_IRQHandler+0x1f0>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d12f      	bne.n	8005b20 <HAL_DMA_IRQHandler+0x1f4>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0304 	and.w	r3, r3, #4
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	bf14      	ite	ne
 8005ace:	2301      	movne	r3, #1
 8005ad0:	2300      	moveq	r3, #0
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	e02e      	b.n	8005b34 <HAL_DMA_IRQHandler+0x208>
 8005ad6:	bf00      	nop
 8005ad8:	24000038 	.word	0x24000038
 8005adc:	1b4e81b5 	.word	0x1b4e81b5
 8005ae0:	40020010 	.word	0x40020010
 8005ae4:	40020028 	.word	0x40020028
 8005ae8:	40020040 	.word	0x40020040
 8005aec:	40020058 	.word	0x40020058
 8005af0:	40020070 	.word	0x40020070
 8005af4:	40020088 	.word	0x40020088
 8005af8:	400200a0 	.word	0x400200a0
 8005afc:	400200b8 	.word	0x400200b8
 8005b00:	40020410 	.word	0x40020410
 8005b04:	40020428 	.word	0x40020428
 8005b08:	40020440 	.word	0x40020440
 8005b0c:	40020458 	.word	0x40020458
 8005b10:	40020470 	.word	0x40020470
 8005b14:	40020488 	.word	0x40020488
 8005b18:	400204a0 	.word	0x400204a0
 8005b1c:	400204b8 	.word	0x400204b8
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 0308 	and.w	r3, r3, #8
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	bf14      	ite	ne
 8005b2e:	2301      	movne	r3, #1
 8005b30:	2300      	moveq	r3, #0
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d015      	beq.n	8005b64 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f022 0204 	bic.w	r2, r2, #4
 8005b46:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b4c:	f003 031f 	and.w	r3, r3, #31
 8005b50:	2208      	movs	r2, #8
 8005b52:	409a      	lsls	r2, r3
 8005b54:	6a3b      	ldr	r3, [r7, #32]
 8005b56:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b5c:	f043 0201 	orr.w	r2, r3, #1
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b68:	f003 031f 	and.w	r3, r3, #31
 8005b6c:	69ba      	ldr	r2, [r7, #24]
 8005b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d06e      	beq.n	8005c58 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a69      	ldr	r2, [pc, #420]	@ (8005d24 <HAL_DMA_IRQHandler+0x3f8>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d04a      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a67      	ldr	r2, [pc, #412]	@ (8005d28 <HAL_DMA_IRQHandler+0x3fc>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d045      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a66      	ldr	r2, [pc, #408]	@ (8005d2c <HAL_DMA_IRQHandler+0x400>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d040      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a64      	ldr	r2, [pc, #400]	@ (8005d30 <HAL_DMA_IRQHandler+0x404>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d03b      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a63      	ldr	r2, [pc, #396]	@ (8005d34 <HAL_DMA_IRQHandler+0x408>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d036      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a61      	ldr	r2, [pc, #388]	@ (8005d38 <HAL_DMA_IRQHandler+0x40c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d031      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a60      	ldr	r2, [pc, #384]	@ (8005d3c <HAL_DMA_IRQHandler+0x410>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d02c      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a5e      	ldr	r2, [pc, #376]	@ (8005d40 <HAL_DMA_IRQHandler+0x414>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d027      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a5d      	ldr	r2, [pc, #372]	@ (8005d44 <HAL_DMA_IRQHandler+0x418>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d022      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a5b      	ldr	r2, [pc, #364]	@ (8005d48 <HAL_DMA_IRQHandler+0x41c>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d01d      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a5a      	ldr	r2, [pc, #360]	@ (8005d4c <HAL_DMA_IRQHandler+0x420>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d018      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a58      	ldr	r2, [pc, #352]	@ (8005d50 <HAL_DMA_IRQHandler+0x424>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d013      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a57      	ldr	r2, [pc, #348]	@ (8005d54 <HAL_DMA_IRQHandler+0x428>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d00e      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a55      	ldr	r2, [pc, #340]	@ (8005d58 <HAL_DMA_IRQHandler+0x42c>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d009      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a54      	ldr	r2, [pc, #336]	@ (8005d5c <HAL_DMA_IRQHandler+0x430>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d004      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x2ee>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a52      	ldr	r2, [pc, #328]	@ (8005d60 <HAL_DMA_IRQHandler+0x434>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d10a      	bne.n	8005c30 <HAL_DMA_IRQHandler+0x304>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	695b      	ldr	r3, [r3, #20]
 8005c20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	bf14      	ite	ne
 8005c28:	2301      	movne	r3, #1
 8005c2a:	2300      	moveq	r3, #0
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	e003      	b.n	8005c38 <HAL_DMA_IRQHandler+0x30c>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	2300      	movs	r3, #0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00d      	beq.n	8005c58 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c40:	f003 031f 	and.w	r3, r3, #31
 8005c44:	2201      	movs	r2, #1
 8005c46:	409a      	lsls	r2, r3
 8005c48:	6a3b      	ldr	r3, [r7, #32]
 8005c4a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c50:	f043 0202 	orr.w	r2, r3, #2
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c5c:	f003 031f 	and.w	r3, r3, #31
 8005c60:	2204      	movs	r2, #4
 8005c62:	409a      	lsls	r2, r3
 8005c64:	69bb      	ldr	r3, [r7, #24]
 8005c66:	4013      	ands	r3, r2
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f000 808f 	beq.w	8005d8c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a2c      	ldr	r2, [pc, #176]	@ (8005d24 <HAL_DMA_IRQHandler+0x3f8>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d04a      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a2a      	ldr	r2, [pc, #168]	@ (8005d28 <HAL_DMA_IRQHandler+0x3fc>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d045      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a29      	ldr	r2, [pc, #164]	@ (8005d2c <HAL_DMA_IRQHandler+0x400>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d040      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a27      	ldr	r2, [pc, #156]	@ (8005d30 <HAL_DMA_IRQHandler+0x404>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d03b      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a26      	ldr	r2, [pc, #152]	@ (8005d34 <HAL_DMA_IRQHandler+0x408>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d036      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a24      	ldr	r2, [pc, #144]	@ (8005d38 <HAL_DMA_IRQHandler+0x40c>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d031      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a23      	ldr	r2, [pc, #140]	@ (8005d3c <HAL_DMA_IRQHandler+0x410>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d02c      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a21      	ldr	r2, [pc, #132]	@ (8005d40 <HAL_DMA_IRQHandler+0x414>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d027      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a20      	ldr	r2, [pc, #128]	@ (8005d44 <HAL_DMA_IRQHandler+0x418>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d022      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8005d48 <HAL_DMA_IRQHandler+0x41c>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d01d      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a1d      	ldr	r2, [pc, #116]	@ (8005d4c <HAL_DMA_IRQHandler+0x420>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d018      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d50 <HAL_DMA_IRQHandler+0x424>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d013      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a1a      	ldr	r2, [pc, #104]	@ (8005d54 <HAL_DMA_IRQHandler+0x428>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d00e      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a18      	ldr	r2, [pc, #96]	@ (8005d58 <HAL_DMA_IRQHandler+0x42c>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d009      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a17      	ldr	r2, [pc, #92]	@ (8005d5c <HAL_DMA_IRQHandler+0x430>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d004      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x3e2>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a15      	ldr	r2, [pc, #84]	@ (8005d60 <HAL_DMA_IRQHandler+0x434>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d12a      	bne.n	8005d64 <HAL_DMA_IRQHandler+0x438>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0302 	and.w	r3, r3, #2
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	bf14      	ite	ne
 8005d1c:	2301      	movne	r3, #1
 8005d1e:	2300      	moveq	r3, #0
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	e023      	b.n	8005d6c <HAL_DMA_IRQHandler+0x440>
 8005d24:	40020010 	.word	0x40020010
 8005d28:	40020028 	.word	0x40020028
 8005d2c:	40020040 	.word	0x40020040
 8005d30:	40020058 	.word	0x40020058
 8005d34:	40020070 	.word	0x40020070
 8005d38:	40020088 	.word	0x40020088
 8005d3c:	400200a0 	.word	0x400200a0
 8005d40:	400200b8 	.word	0x400200b8
 8005d44:	40020410 	.word	0x40020410
 8005d48:	40020428 	.word	0x40020428
 8005d4c:	40020440 	.word	0x40020440
 8005d50:	40020458 	.word	0x40020458
 8005d54:	40020470 	.word	0x40020470
 8005d58:	40020488 	.word	0x40020488
 8005d5c:	400204a0 	.word	0x400204a0
 8005d60:	400204b8 	.word	0x400204b8
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00d      	beq.n	8005d8c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d74:	f003 031f 	and.w	r3, r3, #31
 8005d78:	2204      	movs	r2, #4
 8005d7a:	409a      	lsls	r2, r3
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d84:	f043 0204 	orr.w	r2, r3, #4
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d90:	f003 031f 	and.w	r3, r3, #31
 8005d94:	2210      	movs	r2, #16
 8005d96:	409a      	lsls	r2, r3
 8005d98:	69bb      	ldr	r3, [r7, #24]
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	f000 80a6 	beq.w	8005eee <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a85      	ldr	r2, [pc, #532]	@ (8005fbc <HAL_DMA_IRQHandler+0x690>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d04a      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a83      	ldr	r2, [pc, #524]	@ (8005fc0 <HAL_DMA_IRQHandler+0x694>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d045      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a82      	ldr	r2, [pc, #520]	@ (8005fc4 <HAL_DMA_IRQHandler+0x698>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d040      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a80      	ldr	r2, [pc, #512]	@ (8005fc8 <HAL_DMA_IRQHandler+0x69c>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d03b      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a7f      	ldr	r2, [pc, #508]	@ (8005fcc <HAL_DMA_IRQHandler+0x6a0>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d036      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a7d      	ldr	r2, [pc, #500]	@ (8005fd0 <HAL_DMA_IRQHandler+0x6a4>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d031      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a7c      	ldr	r2, [pc, #496]	@ (8005fd4 <HAL_DMA_IRQHandler+0x6a8>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d02c      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a7a      	ldr	r2, [pc, #488]	@ (8005fd8 <HAL_DMA_IRQHandler+0x6ac>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d027      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a79      	ldr	r2, [pc, #484]	@ (8005fdc <HAL_DMA_IRQHandler+0x6b0>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d022      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a77      	ldr	r2, [pc, #476]	@ (8005fe0 <HAL_DMA_IRQHandler+0x6b4>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d01d      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a76      	ldr	r2, [pc, #472]	@ (8005fe4 <HAL_DMA_IRQHandler+0x6b8>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d018      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a74      	ldr	r2, [pc, #464]	@ (8005fe8 <HAL_DMA_IRQHandler+0x6bc>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d013      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a73      	ldr	r2, [pc, #460]	@ (8005fec <HAL_DMA_IRQHandler+0x6c0>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d00e      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a71      	ldr	r2, [pc, #452]	@ (8005ff0 <HAL_DMA_IRQHandler+0x6c4>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d009      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a70      	ldr	r2, [pc, #448]	@ (8005ff4 <HAL_DMA_IRQHandler+0x6c8>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d004      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x516>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a6e      	ldr	r2, [pc, #440]	@ (8005ff8 <HAL_DMA_IRQHandler+0x6cc>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d10a      	bne.n	8005e58 <HAL_DMA_IRQHandler+0x52c>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0308 	and.w	r3, r3, #8
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	bf14      	ite	ne
 8005e50:	2301      	movne	r3, #1
 8005e52:	2300      	moveq	r3, #0
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	e009      	b.n	8005e6c <HAL_DMA_IRQHandler+0x540>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0304 	and.w	r3, r3, #4
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	bf14      	ite	ne
 8005e66:	2301      	movne	r3, #1
 8005e68:	2300      	moveq	r3, #0
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d03e      	beq.n	8005eee <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e74:	f003 031f 	and.w	r3, r3, #31
 8005e78:	2210      	movs	r2, #16
 8005e7a:	409a      	lsls	r2, r3
 8005e7c:	6a3b      	ldr	r3, [r7, #32]
 8005e7e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d018      	beq.n	8005ec0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d108      	bne.n	8005eae <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d024      	beq.n	8005eee <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	4798      	blx	r3
 8005eac:	e01f      	b.n	8005eee <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d01b      	beq.n	8005eee <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	4798      	blx	r3
 8005ebe:	e016      	b.n	8005eee <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d107      	bne.n	8005ede <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f022 0208 	bic.w	r2, r2, #8
 8005edc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d003      	beq.n	8005eee <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ef2:	f003 031f 	and.w	r3, r3, #31
 8005ef6:	2220      	movs	r2, #32
 8005ef8:	409a      	lsls	r2, r3
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	4013      	ands	r3, r2
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 8110 	beq.w	8006124 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a2c      	ldr	r2, [pc, #176]	@ (8005fbc <HAL_DMA_IRQHandler+0x690>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d04a      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a2b      	ldr	r2, [pc, #172]	@ (8005fc0 <HAL_DMA_IRQHandler+0x694>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d045      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a29      	ldr	r2, [pc, #164]	@ (8005fc4 <HAL_DMA_IRQHandler+0x698>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d040      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a28      	ldr	r2, [pc, #160]	@ (8005fc8 <HAL_DMA_IRQHandler+0x69c>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d03b      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a26      	ldr	r2, [pc, #152]	@ (8005fcc <HAL_DMA_IRQHandler+0x6a0>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d036      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a25      	ldr	r2, [pc, #148]	@ (8005fd0 <HAL_DMA_IRQHandler+0x6a4>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d031      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a23      	ldr	r2, [pc, #140]	@ (8005fd4 <HAL_DMA_IRQHandler+0x6a8>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d02c      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a22      	ldr	r2, [pc, #136]	@ (8005fd8 <HAL_DMA_IRQHandler+0x6ac>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d027      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a20      	ldr	r2, [pc, #128]	@ (8005fdc <HAL_DMA_IRQHandler+0x6b0>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d022      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a1f      	ldr	r2, [pc, #124]	@ (8005fe0 <HAL_DMA_IRQHandler+0x6b4>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d01d      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a1d      	ldr	r2, [pc, #116]	@ (8005fe4 <HAL_DMA_IRQHandler+0x6b8>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d018      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a1c      	ldr	r2, [pc, #112]	@ (8005fe8 <HAL_DMA_IRQHandler+0x6bc>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d013      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a1a      	ldr	r2, [pc, #104]	@ (8005fec <HAL_DMA_IRQHandler+0x6c0>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d00e      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a19      	ldr	r2, [pc, #100]	@ (8005ff0 <HAL_DMA_IRQHandler+0x6c4>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d009      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a17      	ldr	r2, [pc, #92]	@ (8005ff4 <HAL_DMA_IRQHandler+0x6c8>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d004      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x678>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a16      	ldr	r2, [pc, #88]	@ (8005ff8 <HAL_DMA_IRQHandler+0x6cc>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d12b      	bne.n	8005ffc <HAL_DMA_IRQHandler+0x6d0>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0310 	and.w	r3, r3, #16
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	bf14      	ite	ne
 8005fb2:	2301      	movne	r3, #1
 8005fb4:	2300      	moveq	r3, #0
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	e02a      	b.n	8006010 <HAL_DMA_IRQHandler+0x6e4>
 8005fba:	bf00      	nop
 8005fbc:	40020010 	.word	0x40020010
 8005fc0:	40020028 	.word	0x40020028
 8005fc4:	40020040 	.word	0x40020040
 8005fc8:	40020058 	.word	0x40020058
 8005fcc:	40020070 	.word	0x40020070
 8005fd0:	40020088 	.word	0x40020088
 8005fd4:	400200a0 	.word	0x400200a0
 8005fd8:	400200b8 	.word	0x400200b8
 8005fdc:	40020410 	.word	0x40020410
 8005fe0:	40020428 	.word	0x40020428
 8005fe4:	40020440 	.word	0x40020440
 8005fe8:	40020458 	.word	0x40020458
 8005fec:	40020470 	.word	0x40020470
 8005ff0:	40020488 	.word	0x40020488
 8005ff4:	400204a0 	.word	0x400204a0
 8005ff8:	400204b8 	.word	0x400204b8
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0302 	and.w	r3, r3, #2
 8006006:	2b00      	cmp	r3, #0
 8006008:	bf14      	ite	ne
 800600a:	2301      	movne	r3, #1
 800600c:	2300      	moveq	r3, #0
 800600e:	b2db      	uxtb	r3, r3
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 8087 	beq.w	8006124 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800601a:	f003 031f 	and.w	r3, r3, #31
 800601e:	2220      	movs	r2, #32
 8006020:	409a      	lsls	r2, r3
 8006022:	6a3b      	ldr	r3, [r7, #32]
 8006024:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b04      	cmp	r3, #4
 8006030:	d139      	bne.n	80060a6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f022 0216 	bic.w	r2, r2, #22
 8006040:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	695a      	ldr	r2, [r3, #20]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006050:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006056:	2b00      	cmp	r3, #0
 8006058:	d103      	bne.n	8006062 <HAL_DMA_IRQHandler+0x736>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800605e:	2b00      	cmp	r3, #0
 8006060:	d007      	beq.n	8006072 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f022 0208 	bic.w	r2, r2, #8
 8006070:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006076:	f003 031f 	and.w	r3, r3, #31
 800607a:	223f      	movs	r2, #63	@ 0x3f
 800607c:	409a      	lsls	r2, r3
 800607e:	6a3b      	ldr	r3, [r7, #32]
 8006080:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2201      	movs	r2, #1
 8006086:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006096:	2b00      	cmp	r3, #0
 8006098:	f000 834a 	beq.w	8006730 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	4798      	blx	r3
          }
          return;
 80060a4:	e344      	b.n	8006730 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d018      	beq.n	80060e6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d108      	bne.n	80060d4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d02c      	beq.n	8006124 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	4798      	blx	r3
 80060d2:	e027      	b.n	8006124 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d023      	beq.n	8006124 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	4798      	blx	r3
 80060e4:	e01e      	b.n	8006124 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d10f      	bne.n	8006114 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0210 	bic.w	r2, r2, #16
 8006102:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006118:	2b00      	cmp	r3, #0
 800611a:	d003      	beq.n	8006124 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006128:	2b00      	cmp	r3, #0
 800612a:	f000 8306 	beq.w	800673a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006132:	f003 0301 	and.w	r3, r3, #1
 8006136:	2b00      	cmp	r3, #0
 8006138:	f000 8088 	beq.w	800624c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2204      	movs	r2, #4
 8006140:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a7a      	ldr	r2, [pc, #488]	@ (8006334 <HAL_DMA_IRQHandler+0xa08>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d04a      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a79      	ldr	r2, [pc, #484]	@ (8006338 <HAL_DMA_IRQHandler+0xa0c>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d045      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a77      	ldr	r2, [pc, #476]	@ (800633c <HAL_DMA_IRQHandler+0xa10>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d040      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a76      	ldr	r2, [pc, #472]	@ (8006340 <HAL_DMA_IRQHandler+0xa14>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d03b      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a74      	ldr	r2, [pc, #464]	@ (8006344 <HAL_DMA_IRQHandler+0xa18>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d036      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a73      	ldr	r2, [pc, #460]	@ (8006348 <HAL_DMA_IRQHandler+0xa1c>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d031      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a71      	ldr	r2, [pc, #452]	@ (800634c <HAL_DMA_IRQHandler+0xa20>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d02c      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a70      	ldr	r2, [pc, #448]	@ (8006350 <HAL_DMA_IRQHandler+0xa24>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d027      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a6e      	ldr	r2, [pc, #440]	@ (8006354 <HAL_DMA_IRQHandler+0xa28>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d022      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a6d      	ldr	r2, [pc, #436]	@ (8006358 <HAL_DMA_IRQHandler+0xa2c>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d01d      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a6b      	ldr	r2, [pc, #428]	@ (800635c <HAL_DMA_IRQHandler+0xa30>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d018      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a6a      	ldr	r2, [pc, #424]	@ (8006360 <HAL_DMA_IRQHandler+0xa34>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d013      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a68      	ldr	r2, [pc, #416]	@ (8006364 <HAL_DMA_IRQHandler+0xa38>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d00e      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a67      	ldr	r2, [pc, #412]	@ (8006368 <HAL_DMA_IRQHandler+0xa3c>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d009      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a65      	ldr	r2, [pc, #404]	@ (800636c <HAL_DMA_IRQHandler+0xa40>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d004      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x8b8>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a64      	ldr	r2, [pc, #400]	@ (8006370 <HAL_DMA_IRQHandler+0xa44>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d108      	bne.n	80061f6 <HAL_DMA_IRQHandler+0x8ca>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f022 0201 	bic.w	r2, r2, #1
 80061f2:	601a      	str	r2, [r3, #0]
 80061f4:	e007      	b.n	8006206 <HAL_DMA_IRQHandler+0x8da>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f022 0201 	bic.w	r2, r2, #1
 8006204:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	3301      	adds	r3, #1
 800620a:	60fb      	str	r3, [r7, #12]
 800620c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800620e:	429a      	cmp	r2, r3
 8006210:	d307      	bcc.n	8006222 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0301 	and.w	r3, r3, #1
 800621c:	2b00      	cmp	r3, #0
 800621e:	d1f2      	bne.n	8006206 <HAL_DMA_IRQHandler+0x8da>
 8006220:	e000      	b.n	8006224 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006222:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0301 	and.w	r3, r3, #1
 800622e:	2b00      	cmp	r3, #0
 8006230:	d004      	beq.n	800623c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2203      	movs	r2, #3
 8006236:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800623a:	e003      	b.n	8006244 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006250:	2b00      	cmp	r3, #0
 8006252:	f000 8272 	beq.w	800673a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	4798      	blx	r3
 800625e:	e26c      	b.n	800673a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a43      	ldr	r2, [pc, #268]	@ (8006374 <HAL_DMA_IRQHandler+0xa48>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d022      	beq.n	80062b0 <HAL_DMA_IRQHandler+0x984>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a42      	ldr	r2, [pc, #264]	@ (8006378 <HAL_DMA_IRQHandler+0xa4c>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d01d      	beq.n	80062b0 <HAL_DMA_IRQHandler+0x984>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a40      	ldr	r2, [pc, #256]	@ (800637c <HAL_DMA_IRQHandler+0xa50>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d018      	beq.n	80062b0 <HAL_DMA_IRQHandler+0x984>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a3f      	ldr	r2, [pc, #252]	@ (8006380 <HAL_DMA_IRQHandler+0xa54>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d013      	beq.n	80062b0 <HAL_DMA_IRQHandler+0x984>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a3d      	ldr	r2, [pc, #244]	@ (8006384 <HAL_DMA_IRQHandler+0xa58>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d00e      	beq.n	80062b0 <HAL_DMA_IRQHandler+0x984>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a3c      	ldr	r2, [pc, #240]	@ (8006388 <HAL_DMA_IRQHandler+0xa5c>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d009      	beq.n	80062b0 <HAL_DMA_IRQHandler+0x984>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a3a      	ldr	r2, [pc, #232]	@ (800638c <HAL_DMA_IRQHandler+0xa60>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d004      	beq.n	80062b0 <HAL_DMA_IRQHandler+0x984>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a39      	ldr	r2, [pc, #228]	@ (8006390 <HAL_DMA_IRQHandler+0xa64>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d101      	bne.n	80062b4 <HAL_DMA_IRQHandler+0x988>
 80062b0:	2301      	movs	r3, #1
 80062b2:	e000      	b.n	80062b6 <HAL_DMA_IRQHandler+0x98a>
 80062b4:	2300      	movs	r3, #0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	f000 823f 	beq.w	800673a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062c8:	f003 031f 	and.w	r3, r3, #31
 80062cc:	2204      	movs	r2, #4
 80062ce:	409a      	lsls	r2, r3
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	4013      	ands	r3, r2
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	f000 80cd 	beq.w	8006474 <HAL_DMA_IRQHandler+0xb48>
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	f003 0304 	and.w	r3, r3, #4
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 80c7 	beq.w	8006474 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062ea:	f003 031f 	and.w	r3, r3, #31
 80062ee:	2204      	movs	r2, #4
 80062f0:	409a      	lsls	r2, r3
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d049      	beq.n	8006394 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d109      	bne.n	800631e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800630e:	2b00      	cmp	r3, #0
 8006310:	f000 8210 	beq.w	8006734 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800631c:	e20a      	b.n	8006734 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006322:	2b00      	cmp	r3, #0
 8006324:	f000 8206 	beq.w	8006734 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006330:	e200      	b.n	8006734 <HAL_DMA_IRQHandler+0xe08>
 8006332:	bf00      	nop
 8006334:	40020010 	.word	0x40020010
 8006338:	40020028 	.word	0x40020028
 800633c:	40020040 	.word	0x40020040
 8006340:	40020058 	.word	0x40020058
 8006344:	40020070 	.word	0x40020070
 8006348:	40020088 	.word	0x40020088
 800634c:	400200a0 	.word	0x400200a0
 8006350:	400200b8 	.word	0x400200b8
 8006354:	40020410 	.word	0x40020410
 8006358:	40020428 	.word	0x40020428
 800635c:	40020440 	.word	0x40020440
 8006360:	40020458 	.word	0x40020458
 8006364:	40020470 	.word	0x40020470
 8006368:	40020488 	.word	0x40020488
 800636c:	400204a0 	.word	0x400204a0
 8006370:	400204b8 	.word	0x400204b8
 8006374:	58025408 	.word	0x58025408
 8006378:	5802541c 	.word	0x5802541c
 800637c:	58025430 	.word	0x58025430
 8006380:	58025444 	.word	0x58025444
 8006384:	58025458 	.word	0x58025458
 8006388:	5802546c 	.word	0x5802546c
 800638c:	58025480 	.word	0x58025480
 8006390:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	f003 0320 	and.w	r3, r3, #32
 800639a:	2b00      	cmp	r3, #0
 800639c:	d160      	bne.n	8006460 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a7f      	ldr	r2, [pc, #508]	@ (80065a0 <HAL_DMA_IRQHandler+0xc74>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d04a      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a7d      	ldr	r2, [pc, #500]	@ (80065a4 <HAL_DMA_IRQHandler+0xc78>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d045      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a7c      	ldr	r2, [pc, #496]	@ (80065a8 <HAL_DMA_IRQHandler+0xc7c>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d040      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a7a      	ldr	r2, [pc, #488]	@ (80065ac <HAL_DMA_IRQHandler+0xc80>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d03b      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a79      	ldr	r2, [pc, #484]	@ (80065b0 <HAL_DMA_IRQHandler+0xc84>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d036      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a77      	ldr	r2, [pc, #476]	@ (80065b4 <HAL_DMA_IRQHandler+0xc88>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d031      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a76      	ldr	r2, [pc, #472]	@ (80065b8 <HAL_DMA_IRQHandler+0xc8c>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d02c      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a74      	ldr	r2, [pc, #464]	@ (80065bc <HAL_DMA_IRQHandler+0xc90>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d027      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a73      	ldr	r2, [pc, #460]	@ (80065c0 <HAL_DMA_IRQHandler+0xc94>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d022      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a71      	ldr	r2, [pc, #452]	@ (80065c4 <HAL_DMA_IRQHandler+0xc98>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d01d      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a70      	ldr	r2, [pc, #448]	@ (80065c8 <HAL_DMA_IRQHandler+0xc9c>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d018      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a6e      	ldr	r2, [pc, #440]	@ (80065cc <HAL_DMA_IRQHandler+0xca0>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d013      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a6d      	ldr	r2, [pc, #436]	@ (80065d0 <HAL_DMA_IRQHandler+0xca4>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d00e      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a6b      	ldr	r2, [pc, #428]	@ (80065d4 <HAL_DMA_IRQHandler+0xca8>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d009      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a6a      	ldr	r2, [pc, #424]	@ (80065d8 <HAL_DMA_IRQHandler+0xcac>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d004      	beq.n	800643e <HAL_DMA_IRQHandler+0xb12>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a68      	ldr	r2, [pc, #416]	@ (80065dc <HAL_DMA_IRQHandler+0xcb0>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d108      	bne.n	8006450 <HAL_DMA_IRQHandler+0xb24>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f022 0208 	bic.w	r2, r2, #8
 800644c:	601a      	str	r2, [r3, #0]
 800644e:	e007      	b.n	8006460 <HAL_DMA_IRQHandler+0xb34>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f022 0204 	bic.w	r2, r2, #4
 800645e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006464:	2b00      	cmp	r3, #0
 8006466:	f000 8165 	beq.w	8006734 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006472:	e15f      	b.n	8006734 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006478:	f003 031f 	and.w	r3, r3, #31
 800647c:	2202      	movs	r2, #2
 800647e:	409a      	lsls	r2, r3
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	4013      	ands	r3, r2
 8006484:	2b00      	cmp	r3, #0
 8006486:	f000 80c5 	beq.w	8006614 <HAL_DMA_IRQHandler+0xce8>
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	f003 0302 	and.w	r3, r3, #2
 8006490:	2b00      	cmp	r3, #0
 8006492:	f000 80bf 	beq.w	8006614 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800649a:	f003 031f 	and.w	r3, r3, #31
 800649e:	2202      	movs	r2, #2
 80064a0:	409a      	lsls	r2, r3
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d018      	beq.n	80064e2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d109      	bne.n	80064ce <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064be:	2b00      	cmp	r3, #0
 80064c0:	f000 813a 	beq.w	8006738 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80064cc:	e134      	b.n	8006738 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	f000 8130 	beq.w	8006738 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80064e0:	e12a      	b.n	8006738 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	f003 0320 	and.w	r3, r3, #32
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f040 8089 	bne.w	8006600 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a2b      	ldr	r2, [pc, #172]	@ (80065a0 <HAL_DMA_IRQHandler+0xc74>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d04a      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a29      	ldr	r2, [pc, #164]	@ (80065a4 <HAL_DMA_IRQHandler+0xc78>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d045      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a28      	ldr	r2, [pc, #160]	@ (80065a8 <HAL_DMA_IRQHandler+0xc7c>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d040      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a26      	ldr	r2, [pc, #152]	@ (80065ac <HAL_DMA_IRQHandler+0xc80>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d03b      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a25      	ldr	r2, [pc, #148]	@ (80065b0 <HAL_DMA_IRQHandler+0xc84>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d036      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a23      	ldr	r2, [pc, #140]	@ (80065b4 <HAL_DMA_IRQHandler+0xc88>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d031      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a22      	ldr	r2, [pc, #136]	@ (80065b8 <HAL_DMA_IRQHandler+0xc8c>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d02c      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a20      	ldr	r2, [pc, #128]	@ (80065bc <HAL_DMA_IRQHandler+0xc90>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d027      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a1f      	ldr	r2, [pc, #124]	@ (80065c0 <HAL_DMA_IRQHandler+0xc94>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d022      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a1d      	ldr	r2, [pc, #116]	@ (80065c4 <HAL_DMA_IRQHandler+0xc98>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d01d      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a1c      	ldr	r2, [pc, #112]	@ (80065c8 <HAL_DMA_IRQHandler+0xc9c>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d018      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a1a      	ldr	r2, [pc, #104]	@ (80065cc <HAL_DMA_IRQHandler+0xca0>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d013      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a19      	ldr	r2, [pc, #100]	@ (80065d0 <HAL_DMA_IRQHandler+0xca4>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d00e      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a17      	ldr	r2, [pc, #92]	@ (80065d4 <HAL_DMA_IRQHandler+0xca8>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d009      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a16      	ldr	r2, [pc, #88]	@ (80065d8 <HAL_DMA_IRQHandler+0xcac>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d004      	beq.n	800658e <HAL_DMA_IRQHandler+0xc62>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a14      	ldr	r2, [pc, #80]	@ (80065dc <HAL_DMA_IRQHandler+0xcb0>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d128      	bne.n	80065e0 <HAL_DMA_IRQHandler+0xcb4>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f022 0214 	bic.w	r2, r2, #20
 800659c:	601a      	str	r2, [r3, #0]
 800659e:	e027      	b.n	80065f0 <HAL_DMA_IRQHandler+0xcc4>
 80065a0:	40020010 	.word	0x40020010
 80065a4:	40020028 	.word	0x40020028
 80065a8:	40020040 	.word	0x40020040
 80065ac:	40020058 	.word	0x40020058
 80065b0:	40020070 	.word	0x40020070
 80065b4:	40020088 	.word	0x40020088
 80065b8:	400200a0 	.word	0x400200a0
 80065bc:	400200b8 	.word	0x400200b8
 80065c0:	40020410 	.word	0x40020410
 80065c4:	40020428 	.word	0x40020428
 80065c8:	40020440 	.word	0x40020440
 80065cc:	40020458 	.word	0x40020458
 80065d0:	40020470 	.word	0x40020470
 80065d4:	40020488 	.word	0x40020488
 80065d8:	400204a0 	.word	0x400204a0
 80065dc:	400204b8 	.word	0x400204b8
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f022 020a 	bic.w	r2, r2, #10
 80065ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2200      	movs	r2, #0
 80065fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 8097 	beq.w	8006738 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006612:	e091      	b.n	8006738 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006618:	f003 031f 	and.w	r3, r3, #31
 800661c:	2208      	movs	r2, #8
 800661e:	409a      	lsls	r2, r3
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	4013      	ands	r3, r2
 8006624:	2b00      	cmp	r3, #0
 8006626:	f000 8088 	beq.w	800673a <HAL_DMA_IRQHandler+0xe0e>
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f003 0308 	and.w	r3, r3, #8
 8006630:	2b00      	cmp	r3, #0
 8006632:	f000 8082 	beq.w	800673a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a41      	ldr	r2, [pc, #260]	@ (8006740 <HAL_DMA_IRQHandler+0xe14>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d04a      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a3f      	ldr	r2, [pc, #252]	@ (8006744 <HAL_DMA_IRQHandler+0xe18>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d045      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a3e      	ldr	r2, [pc, #248]	@ (8006748 <HAL_DMA_IRQHandler+0xe1c>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d040      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a3c      	ldr	r2, [pc, #240]	@ (800674c <HAL_DMA_IRQHandler+0xe20>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d03b      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a3b      	ldr	r2, [pc, #236]	@ (8006750 <HAL_DMA_IRQHandler+0xe24>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d036      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a39      	ldr	r2, [pc, #228]	@ (8006754 <HAL_DMA_IRQHandler+0xe28>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d031      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a38      	ldr	r2, [pc, #224]	@ (8006758 <HAL_DMA_IRQHandler+0xe2c>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d02c      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a36      	ldr	r2, [pc, #216]	@ (800675c <HAL_DMA_IRQHandler+0xe30>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d027      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a35      	ldr	r2, [pc, #212]	@ (8006760 <HAL_DMA_IRQHandler+0xe34>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d022      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a33      	ldr	r2, [pc, #204]	@ (8006764 <HAL_DMA_IRQHandler+0xe38>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d01d      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a32      	ldr	r2, [pc, #200]	@ (8006768 <HAL_DMA_IRQHandler+0xe3c>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d018      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a30      	ldr	r2, [pc, #192]	@ (800676c <HAL_DMA_IRQHandler+0xe40>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d013      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a2f      	ldr	r2, [pc, #188]	@ (8006770 <HAL_DMA_IRQHandler+0xe44>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d00e      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a2d      	ldr	r2, [pc, #180]	@ (8006774 <HAL_DMA_IRQHandler+0xe48>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d009      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a2c      	ldr	r2, [pc, #176]	@ (8006778 <HAL_DMA_IRQHandler+0xe4c>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d004      	beq.n	80066d6 <HAL_DMA_IRQHandler+0xdaa>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a2a      	ldr	r2, [pc, #168]	@ (800677c <HAL_DMA_IRQHandler+0xe50>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d108      	bne.n	80066e8 <HAL_DMA_IRQHandler+0xdbc>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f022 021c 	bic.w	r2, r2, #28
 80066e4:	601a      	str	r2, [r3, #0]
 80066e6:	e007      	b.n	80066f8 <HAL_DMA_IRQHandler+0xdcc>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f022 020e 	bic.w	r2, r2, #14
 80066f6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066fc:	f003 031f 	and.w	r3, r3, #31
 8006700:	2201      	movs	r2, #1
 8006702:	409a      	lsls	r2, r3
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006722:	2b00      	cmp	r3, #0
 8006724:	d009      	beq.n	800673a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	4798      	blx	r3
 800672e:	e004      	b.n	800673a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006730:	bf00      	nop
 8006732:	e002      	b.n	800673a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006734:	bf00      	nop
 8006736:	e000      	b.n	800673a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006738:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800673a:	3728      	adds	r7, #40	@ 0x28
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	40020010 	.word	0x40020010
 8006744:	40020028 	.word	0x40020028
 8006748:	40020040 	.word	0x40020040
 800674c:	40020058 	.word	0x40020058
 8006750:	40020070 	.word	0x40020070
 8006754:	40020088 	.word	0x40020088
 8006758:	400200a0 	.word	0x400200a0
 800675c:	400200b8 	.word	0x400200b8
 8006760:	40020410 	.word	0x40020410
 8006764:	40020428 	.word	0x40020428
 8006768:	40020440 	.word	0x40020440
 800676c:	40020458 	.word	0x40020458
 8006770:	40020470 	.word	0x40020470
 8006774:	40020488 	.word	0x40020488
 8006778:	400204a0 	.word	0x400204a0
 800677c:	400204b8 	.word	0x400204b8

08006780 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8006780:	b480      	push	{r7}
 8006782:	b083      	sub	sp, #12
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800678e:	b2db      	uxtb	r3, r3
}
 8006790:	4618      	mov	r0, r3
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b087      	sub	sp, #28
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60f8      	str	r0, [r7, #12]
 80067bc:	60b9      	str	r1, [r7, #8]
 80067be:	607a      	str	r2, [r7, #4]
 80067c0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067c6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067cc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a7f      	ldr	r2, [pc, #508]	@ (80069d0 <DMA_SetConfig+0x21c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d072      	beq.n	80068be <DMA_SetConfig+0x10a>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a7d      	ldr	r2, [pc, #500]	@ (80069d4 <DMA_SetConfig+0x220>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d06d      	beq.n	80068be <DMA_SetConfig+0x10a>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a7c      	ldr	r2, [pc, #496]	@ (80069d8 <DMA_SetConfig+0x224>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d068      	beq.n	80068be <DMA_SetConfig+0x10a>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a7a      	ldr	r2, [pc, #488]	@ (80069dc <DMA_SetConfig+0x228>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d063      	beq.n	80068be <DMA_SetConfig+0x10a>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a79      	ldr	r2, [pc, #484]	@ (80069e0 <DMA_SetConfig+0x22c>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d05e      	beq.n	80068be <DMA_SetConfig+0x10a>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a77      	ldr	r2, [pc, #476]	@ (80069e4 <DMA_SetConfig+0x230>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d059      	beq.n	80068be <DMA_SetConfig+0x10a>
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a76      	ldr	r2, [pc, #472]	@ (80069e8 <DMA_SetConfig+0x234>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d054      	beq.n	80068be <DMA_SetConfig+0x10a>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a74      	ldr	r2, [pc, #464]	@ (80069ec <DMA_SetConfig+0x238>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d04f      	beq.n	80068be <DMA_SetConfig+0x10a>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a73      	ldr	r2, [pc, #460]	@ (80069f0 <DMA_SetConfig+0x23c>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d04a      	beq.n	80068be <DMA_SetConfig+0x10a>
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a71      	ldr	r2, [pc, #452]	@ (80069f4 <DMA_SetConfig+0x240>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d045      	beq.n	80068be <DMA_SetConfig+0x10a>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a70      	ldr	r2, [pc, #448]	@ (80069f8 <DMA_SetConfig+0x244>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d040      	beq.n	80068be <DMA_SetConfig+0x10a>
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a6e      	ldr	r2, [pc, #440]	@ (80069fc <DMA_SetConfig+0x248>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d03b      	beq.n	80068be <DMA_SetConfig+0x10a>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a6d      	ldr	r2, [pc, #436]	@ (8006a00 <DMA_SetConfig+0x24c>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d036      	beq.n	80068be <DMA_SetConfig+0x10a>
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a6b      	ldr	r2, [pc, #428]	@ (8006a04 <DMA_SetConfig+0x250>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d031      	beq.n	80068be <DMA_SetConfig+0x10a>
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a6a      	ldr	r2, [pc, #424]	@ (8006a08 <DMA_SetConfig+0x254>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d02c      	beq.n	80068be <DMA_SetConfig+0x10a>
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a68      	ldr	r2, [pc, #416]	@ (8006a0c <DMA_SetConfig+0x258>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d027      	beq.n	80068be <DMA_SetConfig+0x10a>
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a67      	ldr	r2, [pc, #412]	@ (8006a10 <DMA_SetConfig+0x25c>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d022      	beq.n	80068be <DMA_SetConfig+0x10a>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a65      	ldr	r2, [pc, #404]	@ (8006a14 <DMA_SetConfig+0x260>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d01d      	beq.n	80068be <DMA_SetConfig+0x10a>
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a64      	ldr	r2, [pc, #400]	@ (8006a18 <DMA_SetConfig+0x264>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d018      	beq.n	80068be <DMA_SetConfig+0x10a>
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a62      	ldr	r2, [pc, #392]	@ (8006a1c <DMA_SetConfig+0x268>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d013      	beq.n	80068be <DMA_SetConfig+0x10a>
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a61      	ldr	r2, [pc, #388]	@ (8006a20 <DMA_SetConfig+0x26c>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d00e      	beq.n	80068be <DMA_SetConfig+0x10a>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a5f      	ldr	r2, [pc, #380]	@ (8006a24 <DMA_SetConfig+0x270>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d009      	beq.n	80068be <DMA_SetConfig+0x10a>
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a5e      	ldr	r2, [pc, #376]	@ (8006a28 <DMA_SetConfig+0x274>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d004      	beq.n	80068be <DMA_SetConfig+0x10a>
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a5c      	ldr	r2, [pc, #368]	@ (8006a2c <DMA_SetConfig+0x278>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d101      	bne.n	80068c2 <DMA_SetConfig+0x10e>
 80068be:	2301      	movs	r3, #1
 80068c0:	e000      	b.n	80068c4 <DMA_SetConfig+0x110>
 80068c2:	2300      	movs	r3, #0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d00d      	beq.n	80068e4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80068d0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d004      	beq.n	80068e4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068de:	68fa      	ldr	r2, [r7, #12]
 80068e0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80068e2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a39      	ldr	r2, [pc, #228]	@ (80069d0 <DMA_SetConfig+0x21c>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d04a      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a38      	ldr	r2, [pc, #224]	@ (80069d4 <DMA_SetConfig+0x220>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d045      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a36      	ldr	r2, [pc, #216]	@ (80069d8 <DMA_SetConfig+0x224>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d040      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a35      	ldr	r2, [pc, #212]	@ (80069dc <DMA_SetConfig+0x228>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d03b      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a33      	ldr	r2, [pc, #204]	@ (80069e0 <DMA_SetConfig+0x22c>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d036      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a32      	ldr	r2, [pc, #200]	@ (80069e4 <DMA_SetConfig+0x230>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d031      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a30      	ldr	r2, [pc, #192]	@ (80069e8 <DMA_SetConfig+0x234>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d02c      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a2f      	ldr	r2, [pc, #188]	@ (80069ec <DMA_SetConfig+0x238>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d027      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a2d      	ldr	r2, [pc, #180]	@ (80069f0 <DMA_SetConfig+0x23c>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d022      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a2c      	ldr	r2, [pc, #176]	@ (80069f4 <DMA_SetConfig+0x240>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d01d      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a2a      	ldr	r2, [pc, #168]	@ (80069f8 <DMA_SetConfig+0x244>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d018      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a29      	ldr	r2, [pc, #164]	@ (80069fc <DMA_SetConfig+0x248>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d013      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a27      	ldr	r2, [pc, #156]	@ (8006a00 <DMA_SetConfig+0x24c>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d00e      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a26      	ldr	r2, [pc, #152]	@ (8006a04 <DMA_SetConfig+0x250>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d009      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a24      	ldr	r2, [pc, #144]	@ (8006a08 <DMA_SetConfig+0x254>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d004      	beq.n	8006984 <DMA_SetConfig+0x1d0>
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a23      	ldr	r2, [pc, #140]	@ (8006a0c <DMA_SetConfig+0x258>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d101      	bne.n	8006988 <DMA_SetConfig+0x1d4>
 8006984:	2301      	movs	r3, #1
 8006986:	e000      	b.n	800698a <DMA_SetConfig+0x1d6>
 8006988:	2300      	movs	r3, #0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d059      	beq.n	8006a42 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006992:	f003 031f 	and.w	r3, r3, #31
 8006996:	223f      	movs	r2, #63	@ 0x3f
 8006998:	409a      	lsls	r2, r3
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80069ac:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	683a      	ldr	r2, [r7, #0]
 80069b4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	2b40      	cmp	r3, #64	@ 0x40
 80069bc:	d138      	bne.n	8006a30 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	68ba      	ldr	r2, [r7, #8]
 80069cc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80069ce:	e086      	b.n	8006ade <DMA_SetConfig+0x32a>
 80069d0:	40020010 	.word	0x40020010
 80069d4:	40020028 	.word	0x40020028
 80069d8:	40020040 	.word	0x40020040
 80069dc:	40020058 	.word	0x40020058
 80069e0:	40020070 	.word	0x40020070
 80069e4:	40020088 	.word	0x40020088
 80069e8:	400200a0 	.word	0x400200a0
 80069ec:	400200b8 	.word	0x400200b8
 80069f0:	40020410 	.word	0x40020410
 80069f4:	40020428 	.word	0x40020428
 80069f8:	40020440 	.word	0x40020440
 80069fc:	40020458 	.word	0x40020458
 8006a00:	40020470 	.word	0x40020470
 8006a04:	40020488 	.word	0x40020488
 8006a08:	400204a0 	.word	0x400204a0
 8006a0c:	400204b8 	.word	0x400204b8
 8006a10:	58025408 	.word	0x58025408
 8006a14:	5802541c 	.word	0x5802541c
 8006a18:	58025430 	.word	0x58025430
 8006a1c:	58025444 	.word	0x58025444
 8006a20:	58025458 	.word	0x58025458
 8006a24:	5802546c 	.word	0x5802546c
 8006a28:	58025480 	.word	0x58025480
 8006a2c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	68ba      	ldr	r2, [r7, #8]
 8006a36:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	687a      	ldr	r2, [r7, #4]
 8006a3e:	60da      	str	r2, [r3, #12]
}
 8006a40:	e04d      	b.n	8006ade <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a29      	ldr	r2, [pc, #164]	@ (8006aec <DMA_SetConfig+0x338>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d022      	beq.n	8006a92 <DMA_SetConfig+0x2de>
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a27      	ldr	r2, [pc, #156]	@ (8006af0 <DMA_SetConfig+0x33c>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d01d      	beq.n	8006a92 <DMA_SetConfig+0x2de>
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a26      	ldr	r2, [pc, #152]	@ (8006af4 <DMA_SetConfig+0x340>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d018      	beq.n	8006a92 <DMA_SetConfig+0x2de>
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a24      	ldr	r2, [pc, #144]	@ (8006af8 <DMA_SetConfig+0x344>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d013      	beq.n	8006a92 <DMA_SetConfig+0x2de>
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a23      	ldr	r2, [pc, #140]	@ (8006afc <DMA_SetConfig+0x348>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d00e      	beq.n	8006a92 <DMA_SetConfig+0x2de>
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a21      	ldr	r2, [pc, #132]	@ (8006b00 <DMA_SetConfig+0x34c>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d009      	beq.n	8006a92 <DMA_SetConfig+0x2de>
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a20      	ldr	r2, [pc, #128]	@ (8006b04 <DMA_SetConfig+0x350>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d004      	beq.n	8006a92 <DMA_SetConfig+0x2de>
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a1e      	ldr	r2, [pc, #120]	@ (8006b08 <DMA_SetConfig+0x354>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d101      	bne.n	8006a96 <DMA_SetConfig+0x2e2>
 8006a92:	2301      	movs	r3, #1
 8006a94:	e000      	b.n	8006a98 <DMA_SetConfig+0x2e4>
 8006a96:	2300      	movs	r3, #0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d020      	beq.n	8006ade <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aa0:	f003 031f 	and.w	r3, r3, #31
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	409a      	lsls	r2, r3
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	683a      	ldr	r2, [r7, #0]
 8006ab2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	2b40      	cmp	r3, #64	@ 0x40
 8006aba:	d108      	bne.n	8006ace <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68ba      	ldr	r2, [r7, #8]
 8006aca:	60da      	str	r2, [r3, #12]
}
 8006acc:	e007      	b.n	8006ade <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68ba      	ldr	r2, [r7, #8]
 8006ad4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	60da      	str	r2, [r3, #12]
}
 8006ade:	bf00      	nop
 8006ae0:	371c      	adds	r7, #28
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	58025408 	.word	0x58025408
 8006af0:	5802541c 	.word	0x5802541c
 8006af4:	58025430 	.word	0x58025430
 8006af8:	58025444 	.word	0x58025444
 8006afc:	58025458 	.word	0x58025458
 8006b00:	5802546c 	.word	0x5802546c
 8006b04:	58025480 	.word	0x58025480
 8006b08:	58025494 	.word	0x58025494

08006b0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a42      	ldr	r2, [pc, #264]	@ (8006c24 <DMA_CalcBaseAndBitshift+0x118>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d04a      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a41      	ldr	r2, [pc, #260]	@ (8006c28 <DMA_CalcBaseAndBitshift+0x11c>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d045      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a3f      	ldr	r2, [pc, #252]	@ (8006c2c <DMA_CalcBaseAndBitshift+0x120>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d040      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a3e      	ldr	r2, [pc, #248]	@ (8006c30 <DMA_CalcBaseAndBitshift+0x124>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d03b      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a3c      	ldr	r2, [pc, #240]	@ (8006c34 <DMA_CalcBaseAndBitshift+0x128>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d036      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a3b      	ldr	r2, [pc, #236]	@ (8006c38 <DMA_CalcBaseAndBitshift+0x12c>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d031      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a39      	ldr	r2, [pc, #228]	@ (8006c3c <DMA_CalcBaseAndBitshift+0x130>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d02c      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a38      	ldr	r2, [pc, #224]	@ (8006c40 <DMA_CalcBaseAndBitshift+0x134>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d027      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a36      	ldr	r2, [pc, #216]	@ (8006c44 <DMA_CalcBaseAndBitshift+0x138>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d022      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a35      	ldr	r2, [pc, #212]	@ (8006c48 <DMA_CalcBaseAndBitshift+0x13c>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d01d      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a33      	ldr	r2, [pc, #204]	@ (8006c4c <DMA_CalcBaseAndBitshift+0x140>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d018      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a32      	ldr	r2, [pc, #200]	@ (8006c50 <DMA_CalcBaseAndBitshift+0x144>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d013      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a30      	ldr	r2, [pc, #192]	@ (8006c54 <DMA_CalcBaseAndBitshift+0x148>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d00e      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a2f      	ldr	r2, [pc, #188]	@ (8006c58 <DMA_CalcBaseAndBitshift+0x14c>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d009      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a2d      	ldr	r2, [pc, #180]	@ (8006c5c <DMA_CalcBaseAndBitshift+0x150>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d004      	beq.n	8006bb4 <DMA_CalcBaseAndBitshift+0xa8>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a2c      	ldr	r2, [pc, #176]	@ (8006c60 <DMA_CalcBaseAndBitshift+0x154>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d101      	bne.n	8006bb8 <DMA_CalcBaseAndBitshift+0xac>
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e000      	b.n	8006bba <DMA_CalcBaseAndBitshift+0xae>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d024      	beq.n	8006c08 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	3b10      	subs	r3, #16
 8006bc6:	4a27      	ldr	r2, [pc, #156]	@ (8006c64 <DMA_CalcBaseAndBitshift+0x158>)
 8006bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bcc:	091b      	lsrs	r3, r3, #4
 8006bce:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f003 0307 	and.w	r3, r3, #7
 8006bd6:	4a24      	ldr	r2, [pc, #144]	@ (8006c68 <DMA_CalcBaseAndBitshift+0x15c>)
 8006bd8:	5cd3      	ldrb	r3, [r2, r3]
 8006bda:	461a      	mov	r2, r3
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2b03      	cmp	r3, #3
 8006be4:	d908      	bls.n	8006bf8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	461a      	mov	r2, r3
 8006bec:	4b1f      	ldr	r3, [pc, #124]	@ (8006c6c <DMA_CalcBaseAndBitshift+0x160>)
 8006bee:	4013      	ands	r3, r2
 8006bf0:	1d1a      	adds	r2, r3, #4
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	659a      	str	r2, [r3, #88]	@ 0x58
 8006bf6:	e00d      	b.n	8006c14 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8006c6c <DMA_CalcBaseAndBitshift+0x160>)
 8006c00:	4013      	ands	r3, r2
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c06:	e005      	b.n	8006c14 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3714      	adds	r7, #20
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr
 8006c24:	40020010 	.word	0x40020010
 8006c28:	40020028 	.word	0x40020028
 8006c2c:	40020040 	.word	0x40020040
 8006c30:	40020058 	.word	0x40020058
 8006c34:	40020070 	.word	0x40020070
 8006c38:	40020088 	.word	0x40020088
 8006c3c:	400200a0 	.word	0x400200a0
 8006c40:	400200b8 	.word	0x400200b8
 8006c44:	40020410 	.word	0x40020410
 8006c48:	40020428 	.word	0x40020428
 8006c4c:	40020440 	.word	0x40020440
 8006c50:	40020458 	.word	0x40020458
 8006c54:	40020470 	.word	0x40020470
 8006c58:	40020488 	.word	0x40020488
 8006c5c:	400204a0 	.word	0x400204a0
 8006c60:	400204b8 	.word	0x400204b8
 8006c64:	aaaaaaab 	.word	0xaaaaaaab
 8006c68:	08015bd4 	.word	0x08015bd4
 8006c6c:	fffffc00 	.word	0xfffffc00

08006c70 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b085      	sub	sp, #20
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	699b      	ldr	r3, [r3, #24]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d120      	bne.n	8006cc6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c88:	2b03      	cmp	r3, #3
 8006c8a:	d858      	bhi.n	8006d3e <DMA_CheckFifoParam+0xce>
 8006c8c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c94 <DMA_CheckFifoParam+0x24>)
 8006c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c92:	bf00      	nop
 8006c94:	08006ca5 	.word	0x08006ca5
 8006c98:	08006cb7 	.word	0x08006cb7
 8006c9c:	08006ca5 	.word	0x08006ca5
 8006ca0:	08006d3f 	.word	0x08006d3f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d048      	beq.n	8006d42 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006cb4:	e045      	b.n	8006d42 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006cbe:	d142      	bne.n	8006d46 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006cc4:	e03f      	b.n	8006d46 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	699b      	ldr	r3, [r3, #24]
 8006cca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cce:	d123      	bne.n	8006d18 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cd4:	2b03      	cmp	r3, #3
 8006cd6:	d838      	bhi.n	8006d4a <DMA_CheckFifoParam+0xda>
 8006cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce0 <DMA_CheckFifoParam+0x70>)
 8006cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cde:	bf00      	nop
 8006ce0:	08006cf1 	.word	0x08006cf1
 8006ce4:	08006cf7 	.word	0x08006cf7
 8006ce8:	08006cf1 	.word	0x08006cf1
 8006cec:	08006d09 	.word	0x08006d09
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	73fb      	strb	r3, [r7, #15]
        break;
 8006cf4:	e030      	b.n	8006d58 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cfa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d025      	beq.n	8006d4e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006d06:	e022      	b.n	8006d4e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d0c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006d10:	d11f      	bne.n	8006d52 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006d16:	e01c      	b.n	8006d52 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d902      	bls.n	8006d26 <DMA_CheckFifoParam+0xb6>
 8006d20:	2b03      	cmp	r3, #3
 8006d22:	d003      	beq.n	8006d2c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006d24:	e018      	b.n	8006d58 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	73fb      	strb	r3, [r7, #15]
        break;
 8006d2a:	e015      	b.n	8006d58 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00e      	beq.n	8006d56 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	73fb      	strb	r3, [r7, #15]
    break;
 8006d3c:	e00b      	b.n	8006d56 <DMA_CheckFifoParam+0xe6>
        break;
 8006d3e:	bf00      	nop
 8006d40:	e00a      	b.n	8006d58 <DMA_CheckFifoParam+0xe8>
        break;
 8006d42:	bf00      	nop
 8006d44:	e008      	b.n	8006d58 <DMA_CheckFifoParam+0xe8>
        break;
 8006d46:	bf00      	nop
 8006d48:	e006      	b.n	8006d58 <DMA_CheckFifoParam+0xe8>
        break;
 8006d4a:	bf00      	nop
 8006d4c:	e004      	b.n	8006d58 <DMA_CheckFifoParam+0xe8>
        break;
 8006d4e:	bf00      	nop
 8006d50:	e002      	b.n	8006d58 <DMA_CheckFifoParam+0xe8>
        break;
 8006d52:	bf00      	nop
 8006d54:	e000      	b.n	8006d58 <DMA_CheckFifoParam+0xe8>
    break;
 8006d56:	bf00      	nop
    }
  }

  return status;
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3714      	adds	r7, #20
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop

08006d68 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b085      	sub	sp, #20
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a38      	ldr	r2, [pc, #224]	@ (8006e5c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d022      	beq.n	8006dc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a36      	ldr	r2, [pc, #216]	@ (8006e60 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d01d      	beq.n	8006dc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a35      	ldr	r2, [pc, #212]	@ (8006e64 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d018      	beq.n	8006dc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a33      	ldr	r2, [pc, #204]	@ (8006e68 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d013      	beq.n	8006dc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a32      	ldr	r2, [pc, #200]	@ (8006e6c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d00e      	beq.n	8006dc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a30      	ldr	r2, [pc, #192]	@ (8006e70 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d009      	beq.n	8006dc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a2f      	ldr	r2, [pc, #188]	@ (8006e74 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d004      	beq.n	8006dc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a2d      	ldr	r2, [pc, #180]	@ (8006e78 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d101      	bne.n	8006dca <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e000      	b.n	8006dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006dca:	2300      	movs	r3, #0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d01a      	beq.n	8006e06 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	b2db      	uxtb	r3, r3
 8006dd6:	3b08      	subs	r3, #8
 8006dd8:	4a28      	ldr	r2, [pc, #160]	@ (8006e7c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006dda:	fba2 2303 	umull	r2, r3, r2, r3
 8006dde:	091b      	lsrs	r3, r3, #4
 8006de0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006de2:	68fa      	ldr	r2, [r7, #12]
 8006de4:	4b26      	ldr	r3, [pc, #152]	@ (8006e80 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006de6:	4413      	add	r3, r2
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	461a      	mov	r2, r3
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a24      	ldr	r2, [pc, #144]	@ (8006e84 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006df4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	f003 031f 	and.w	r3, r3, #31
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	409a      	lsls	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006e04:	e024      	b.n	8006e50 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	3b10      	subs	r3, #16
 8006e0e:	4a1e      	ldr	r2, [pc, #120]	@ (8006e88 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006e10:	fba2 2303 	umull	r2, r3, r2, r3
 8006e14:	091b      	lsrs	r3, r3, #4
 8006e16:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	4a1c      	ldr	r2, [pc, #112]	@ (8006e8c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d806      	bhi.n	8006e2e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	4a1b      	ldr	r2, [pc, #108]	@ (8006e90 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d902      	bls.n	8006e2e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	3308      	adds	r3, #8
 8006e2c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	4b18      	ldr	r3, [pc, #96]	@ (8006e94 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006e32:	4413      	add	r3, r2
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	461a      	mov	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	4a16      	ldr	r2, [pc, #88]	@ (8006e98 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006e40:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f003 031f 	and.w	r3, r3, #31
 8006e48:	2201      	movs	r2, #1
 8006e4a:	409a      	lsls	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006e50:	bf00      	nop
 8006e52:	3714      	adds	r7, #20
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr
 8006e5c:	58025408 	.word	0x58025408
 8006e60:	5802541c 	.word	0x5802541c
 8006e64:	58025430 	.word	0x58025430
 8006e68:	58025444 	.word	0x58025444
 8006e6c:	58025458 	.word	0x58025458
 8006e70:	5802546c 	.word	0x5802546c
 8006e74:	58025480 	.word	0x58025480
 8006e78:	58025494 	.word	0x58025494
 8006e7c:	cccccccd 	.word	0xcccccccd
 8006e80:	16009600 	.word	0x16009600
 8006e84:	58025880 	.word	0x58025880
 8006e88:	aaaaaaab 	.word	0xaaaaaaab
 8006e8c:	400204b8 	.word	0x400204b8
 8006e90:	4002040f 	.word	0x4002040f
 8006e94:	10008200 	.word	0x10008200
 8006e98:	40020880 	.word	0x40020880

08006e9c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b085      	sub	sp, #20
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d04a      	beq.n	8006f48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2b08      	cmp	r3, #8
 8006eb6:	d847      	bhi.n	8006f48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a25      	ldr	r2, [pc, #148]	@ (8006f54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d022      	beq.n	8006f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a24      	ldr	r2, [pc, #144]	@ (8006f58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d01d      	beq.n	8006f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a22      	ldr	r2, [pc, #136]	@ (8006f5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d018      	beq.n	8006f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a21      	ldr	r2, [pc, #132]	@ (8006f60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d013      	beq.n	8006f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a1f      	ldr	r2, [pc, #124]	@ (8006f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d00e      	beq.n	8006f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a1e      	ldr	r2, [pc, #120]	@ (8006f68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d009      	beq.n	8006f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a1c      	ldr	r2, [pc, #112]	@ (8006f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d004      	beq.n	8006f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a1b      	ldr	r2, [pc, #108]	@ (8006f70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d101      	bne.n	8006f0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e000      	b.n	8006f0e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d00a      	beq.n	8006f28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006f12:	68fa      	ldr	r2, [r7, #12]
 8006f14:	4b17      	ldr	r3, [pc, #92]	@ (8006f74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006f16:	4413      	add	r3, r2
 8006f18:	009b      	lsls	r3, r3, #2
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	4a15      	ldr	r2, [pc, #84]	@ (8006f78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006f24:	671a      	str	r2, [r3, #112]	@ 0x70
 8006f26:	e009      	b.n	8006f3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006f28:	68fa      	ldr	r2, [r7, #12]
 8006f2a:	4b14      	ldr	r3, [pc, #80]	@ (8006f7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006f2c:	4413      	add	r3, r2
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	461a      	mov	r2, r3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a11      	ldr	r2, [pc, #68]	@ (8006f80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006f3a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	2201      	movs	r2, #1
 8006f42:	409a      	lsls	r2, r3
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006f48:	bf00      	nop
 8006f4a:	3714      	adds	r7, #20
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr
 8006f54:	58025408 	.word	0x58025408
 8006f58:	5802541c 	.word	0x5802541c
 8006f5c:	58025430 	.word	0x58025430
 8006f60:	58025444 	.word	0x58025444
 8006f64:	58025458 	.word	0x58025458
 8006f68:	5802546c 	.word	0x5802546c
 8006f6c:	58025480 	.word	0x58025480
 8006f70:	58025494 	.word	0x58025494
 8006f74:	1600963f 	.word	0x1600963f
 8006f78:	58025940 	.word	0x58025940
 8006f7c:	1000823f 	.word	0x1000823f
 8006f80:	40020940 	.word	0x40020940

08006f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b089      	sub	sp, #36	@ 0x24
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006f92:	4b89      	ldr	r3, [pc, #548]	@ (80071b8 <HAL_GPIO_Init+0x234>)
 8006f94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006f96:	e194      	b.n	80072c2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	2101      	movs	r1, #1
 8006f9e:	69fb      	ldr	r3, [r7, #28]
 8006fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	f000 8186 	beq.w	80072bc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	f003 0303 	and.w	r3, r3, #3
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d005      	beq.n	8006fc8 <HAL_GPIO_Init+0x44>
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	f003 0303 	and.w	r3, r3, #3
 8006fc4:	2b02      	cmp	r3, #2
 8006fc6:	d130      	bne.n	800702a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006fce:	69fb      	ldr	r3, [r7, #28]
 8006fd0:	005b      	lsls	r3, r3, #1
 8006fd2:	2203      	movs	r2, #3
 8006fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd8:	43db      	mvns	r3, r3
 8006fda:	69ba      	ldr	r2, [r7, #24]
 8006fdc:	4013      	ands	r3, r2
 8006fde:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	68da      	ldr	r2, [r3, #12]
 8006fe4:	69fb      	ldr	r3, [r7, #28]
 8006fe6:	005b      	lsls	r3, r3, #1
 8006fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fec:	69ba      	ldr	r2, [r7, #24]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	69ba      	ldr	r2, [r7, #24]
 8006ff6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006ffe:	2201      	movs	r2, #1
 8007000:	69fb      	ldr	r3, [r7, #28]
 8007002:	fa02 f303 	lsl.w	r3, r2, r3
 8007006:	43db      	mvns	r3, r3
 8007008:	69ba      	ldr	r2, [r7, #24]
 800700a:	4013      	ands	r3, r2
 800700c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	091b      	lsrs	r3, r3, #4
 8007014:	f003 0201 	and.w	r2, r3, #1
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	fa02 f303 	lsl.w	r3, r2, r3
 800701e:	69ba      	ldr	r2, [r7, #24]
 8007020:	4313      	orrs	r3, r2
 8007022:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	69ba      	ldr	r2, [r7, #24]
 8007028:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	f003 0303 	and.w	r3, r3, #3
 8007032:	2b03      	cmp	r3, #3
 8007034:	d017      	beq.n	8007066 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800703c:	69fb      	ldr	r3, [r7, #28]
 800703e:	005b      	lsls	r3, r3, #1
 8007040:	2203      	movs	r2, #3
 8007042:	fa02 f303 	lsl.w	r3, r2, r3
 8007046:	43db      	mvns	r3, r3
 8007048:	69ba      	ldr	r2, [r7, #24]
 800704a:	4013      	ands	r3, r2
 800704c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	689a      	ldr	r2, [r3, #8]
 8007052:	69fb      	ldr	r3, [r7, #28]
 8007054:	005b      	lsls	r3, r3, #1
 8007056:	fa02 f303 	lsl.w	r3, r2, r3
 800705a:	69ba      	ldr	r2, [r7, #24]
 800705c:	4313      	orrs	r3, r2
 800705e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	69ba      	ldr	r2, [r7, #24]
 8007064:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	f003 0303 	and.w	r3, r3, #3
 800706e:	2b02      	cmp	r3, #2
 8007070:	d123      	bne.n	80070ba <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	08da      	lsrs	r2, r3, #3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	3208      	adds	r2, #8
 800707a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800707e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007080:	69fb      	ldr	r3, [r7, #28]
 8007082:	f003 0307 	and.w	r3, r3, #7
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	220f      	movs	r2, #15
 800708a:	fa02 f303 	lsl.w	r3, r2, r3
 800708e:	43db      	mvns	r3, r3
 8007090:	69ba      	ldr	r2, [r7, #24]
 8007092:	4013      	ands	r3, r2
 8007094:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	691a      	ldr	r2, [r3, #16]
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	f003 0307 	and.w	r3, r3, #7
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	fa02 f303 	lsl.w	r3, r2, r3
 80070a6:	69ba      	ldr	r2, [r7, #24]
 80070a8:	4313      	orrs	r3, r2
 80070aa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	08da      	lsrs	r2, r3, #3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	3208      	adds	r2, #8
 80070b4:	69b9      	ldr	r1, [r7, #24]
 80070b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	005b      	lsls	r3, r3, #1
 80070c4:	2203      	movs	r2, #3
 80070c6:	fa02 f303 	lsl.w	r3, r2, r3
 80070ca:	43db      	mvns	r3, r3
 80070cc:	69ba      	ldr	r2, [r7, #24]
 80070ce:	4013      	ands	r3, r2
 80070d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	f003 0203 	and.w	r2, r3, #3
 80070da:	69fb      	ldr	r3, [r7, #28]
 80070dc:	005b      	lsls	r3, r3, #1
 80070de:	fa02 f303 	lsl.w	r3, r2, r3
 80070e2:	69ba      	ldr	r2, [r7, #24]
 80070e4:	4313      	orrs	r3, r2
 80070e6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	69ba      	ldr	r2, [r7, #24]
 80070ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f000 80e0 	beq.w	80072bc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070fc:	4b2f      	ldr	r3, [pc, #188]	@ (80071bc <HAL_GPIO_Init+0x238>)
 80070fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007102:	4a2e      	ldr	r2, [pc, #184]	@ (80071bc <HAL_GPIO_Init+0x238>)
 8007104:	f043 0302 	orr.w	r3, r3, #2
 8007108:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800710c:	4b2b      	ldr	r3, [pc, #172]	@ (80071bc <HAL_GPIO_Init+0x238>)
 800710e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007112:	f003 0302 	and.w	r3, r3, #2
 8007116:	60fb      	str	r3, [r7, #12]
 8007118:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800711a:	4a29      	ldr	r2, [pc, #164]	@ (80071c0 <HAL_GPIO_Init+0x23c>)
 800711c:	69fb      	ldr	r3, [r7, #28]
 800711e:	089b      	lsrs	r3, r3, #2
 8007120:	3302      	adds	r3, #2
 8007122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007126:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007128:	69fb      	ldr	r3, [r7, #28]
 800712a:	f003 0303 	and.w	r3, r3, #3
 800712e:	009b      	lsls	r3, r3, #2
 8007130:	220f      	movs	r2, #15
 8007132:	fa02 f303 	lsl.w	r3, r2, r3
 8007136:	43db      	mvns	r3, r3
 8007138:	69ba      	ldr	r2, [r7, #24]
 800713a:	4013      	ands	r3, r2
 800713c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	4a20      	ldr	r2, [pc, #128]	@ (80071c4 <HAL_GPIO_Init+0x240>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d052      	beq.n	80071ec <HAL_GPIO_Init+0x268>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4a1f      	ldr	r2, [pc, #124]	@ (80071c8 <HAL_GPIO_Init+0x244>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d031      	beq.n	80071b2 <HAL_GPIO_Init+0x22e>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	4a1e      	ldr	r2, [pc, #120]	@ (80071cc <HAL_GPIO_Init+0x248>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d02b      	beq.n	80071ae <HAL_GPIO_Init+0x22a>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a1d      	ldr	r2, [pc, #116]	@ (80071d0 <HAL_GPIO_Init+0x24c>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d025      	beq.n	80071aa <HAL_GPIO_Init+0x226>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a1c      	ldr	r2, [pc, #112]	@ (80071d4 <HAL_GPIO_Init+0x250>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d01f      	beq.n	80071a6 <HAL_GPIO_Init+0x222>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a1b      	ldr	r2, [pc, #108]	@ (80071d8 <HAL_GPIO_Init+0x254>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d019      	beq.n	80071a2 <HAL_GPIO_Init+0x21e>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a1a      	ldr	r2, [pc, #104]	@ (80071dc <HAL_GPIO_Init+0x258>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d013      	beq.n	800719e <HAL_GPIO_Init+0x21a>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a19      	ldr	r2, [pc, #100]	@ (80071e0 <HAL_GPIO_Init+0x25c>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d00d      	beq.n	800719a <HAL_GPIO_Init+0x216>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a18      	ldr	r2, [pc, #96]	@ (80071e4 <HAL_GPIO_Init+0x260>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d007      	beq.n	8007196 <HAL_GPIO_Init+0x212>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a17      	ldr	r2, [pc, #92]	@ (80071e8 <HAL_GPIO_Init+0x264>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d101      	bne.n	8007192 <HAL_GPIO_Init+0x20e>
 800718e:	2309      	movs	r3, #9
 8007190:	e02d      	b.n	80071ee <HAL_GPIO_Init+0x26a>
 8007192:	230a      	movs	r3, #10
 8007194:	e02b      	b.n	80071ee <HAL_GPIO_Init+0x26a>
 8007196:	2308      	movs	r3, #8
 8007198:	e029      	b.n	80071ee <HAL_GPIO_Init+0x26a>
 800719a:	2307      	movs	r3, #7
 800719c:	e027      	b.n	80071ee <HAL_GPIO_Init+0x26a>
 800719e:	2306      	movs	r3, #6
 80071a0:	e025      	b.n	80071ee <HAL_GPIO_Init+0x26a>
 80071a2:	2305      	movs	r3, #5
 80071a4:	e023      	b.n	80071ee <HAL_GPIO_Init+0x26a>
 80071a6:	2304      	movs	r3, #4
 80071a8:	e021      	b.n	80071ee <HAL_GPIO_Init+0x26a>
 80071aa:	2303      	movs	r3, #3
 80071ac:	e01f      	b.n	80071ee <HAL_GPIO_Init+0x26a>
 80071ae:	2302      	movs	r3, #2
 80071b0:	e01d      	b.n	80071ee <HAL_GPIO_Init+0x26a>
 80071b2:	2301      	movs	r3, #1
 80071b4:	e01b      	b.n	80071ee <HAL_GPIO_Init+0x26a>
 80071b6:	bf00      	nop
 80071b8:	58000080 	.word	0x58000080
 80071bc:	58024400 	.word	0x58024400
 80071c0:	58000400 	.word	0x58000400
 80071c4:	58020000 	.word	0x58020000
 80071c8:	58020400 	.word	0x58020400
 80071cc:	58020800 	.word	0x58020800
 80071d0:	58020c00 	.word	0x58020c00
 80071d4:	58021000 	.word	0x58021000
 80071d8:	58021400 	.word	0x58021400
 80071dc:	58021800 	.word	0x58021800
 80071e0:	58021c00 	.word	0x58021c00
 80071e4:	58022000 	.word	0x58022000
 80071e8:	58022400 	.word	0x58022400
 80071ec:	2300      	movs	r3, #0
 80071ee:	69fa      	ldr	r2, [r7, #28]
 80071f0:	f002 0203 	and.w	r2, r2, #3
 80071f4:	0092      	lsls	r2, r2, #2
 80071f6:	4093      	lsls	r3, r2
 80071f8:	69ba      	ldr	r2, [r7, #24]
 80071fa:	4313      	orrs	r3, r2
 80071fc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80071fe:	4938      	ldr	r1, [pc, #224]	@ (80072e0 <HAL_GPIO_Init+0x35c>)
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	089b      	lsrs	r3, r3, #2
 8007204:	3302      	adds	r3, #2
 8007206:	69ba      	ldr	r2, [r7, #24]
 8007208:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800720c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	43db      	mvns	r3, r3
 8007218:	69ba      	ldr	r2, [r7, #24]
 800721a:	4013      	ands	r3, r2
 800721c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007226:	2b00      	cmp	r3, #0
 8007228:	d003      	beq.n	8007232 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800722a:	69ba      	ldr	r2, [r7, #24]
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	4313      	orrs	r3, r2
 8007230:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007232:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800723a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	43db      	mvns	r3, r3
 8007246:	69ba      	ldr	r2, [r7, #24]
 8007248:	4013      	ands	r3, r2
 800724a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007254:	2b00      	cmp	r3, #0
 8007256:	d003      	beq.n	8007260 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007258:	69ba      	ldr	r2, [r7, #24]
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	4313      	orrs	r3, r2
 800725e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007260:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007264:	69bb      	ldr	r3, [r7, #24]
 8007266:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	43db      	mvns	r3, r3
 8007272:	69ba      	ldr	r2, [r7, #24]
 8007274:	4013      	ands	r3, r2
 8007276:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007280:	2b00      	cmp	r3, #0
 8007282:	d003      	beq.n	800728c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007284:	69ba      	ldr	r2, [r7, #24]
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	4313      	orrs	r3, r2
 800728a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	69ba      	ldr	r2, [r7, #24]
 8007290:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	43db      	mvns	r3, r3
 800729c:	69ba      	ldr	r2, [r7, #24]
 800729e:	4013      	ands	r3, r2
 80072a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d003      	beq.n	80072b6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80072ae:	69ba      	ldr	r2, [r7, #24]
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	69ba      	ldr	r2, [r7, #24]
 80072ba:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80072bc:	69fb      	ldr	r3, [r7, #28]
 80072be:	3301      	adds	r3, #1
 80072c0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	69fb      	ldr	r3, [r7, #28]
 80072c8:	fa22 f303 	lsr.w	r3, r2, r3
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f47f ae63 	bne.w	8006f98 <HAL_GPIO_Init+0x14>
  }
}
 80072d2:	bf00      	nop
 80072d4:	bf00      	nop
 80072d6:	3724      	adds	r7, #36	@ 0x24
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr
 80072e0:	58000400 	.word	0x58000400

080072e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	460b      	mov	r3, r1
 80072ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	691a      	ldr	r2, [r3, #16]
 80072f4:	887b      	ldrh	r3, [r7, #2]
 80072f6:	4013      	ands	r3, r2
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d002      	beq.n	8007302 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80072fc:	2301      	movs	r3, #1
 80072fe:	73fb      	strb	r3, [r7, #15]
 8007300:	e001      	b.n	8007306 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007302:	2300      	movs	r3, #0
 8007304:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007306:	7bfb      	ldrb	r3, [r7, #15]
}
 8007308:	4618      	mov	r0, r3
 800730a:	3714      	adds	r7, #20
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	460b      	mov	r3, r1
 800731e:	807b      	strh	r3, [r7, #2]
 8007320:	4613      	mov	r3, r2
 8007322:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007324:	787b      	ldrb	r3, [r7, #1]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d003      	beq.n	8007332 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800732a:	887a      	ldrh	r2, [r7, #2]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007330:	e003      	b.n	800733a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007332:	887b      	ldrh	r3, [r7, #2]
 8007334:	041a      	lsls	r2, r3, #16
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	619a      	str	r2, [r3, #24]
}
 800733a:	bf00      	nop
 800733c:	370c      	adds	r7, #12
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
	...

08007348 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b082      	sub	sp, #8
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d101      	bne.n	800735a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	e08b      	b.n	8007472 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007360:	b2db      	uxtb	r3, r3
 8007362:	2b00      	cmp	r3, #0
 8007364:	d106      	bne.n	8007374 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f7fa f9bc 	bl	80016ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2224      	movs	r2, #36	@ 0x24
 8007378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f022 0201 	bic.w	r2, r2, #1
 800738a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	685a      	ldr	r2, [r3, #4]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007398:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	689a      	ldr	r2, [r3, #8]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80073a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d107      	bne.n	80073c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	689a      	ldr	r2, [r3, #8]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80073be:	609a      	str	r2, [r3, #8]
 80073c0:	e006      	b.n	80073d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	689a      	ldr	r2, [r3, #8]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80073ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	68db      	ldr	r3, [r3, #12]
 80073d4:	2b02      	cmp	r3, #2
 80073d6:	d108      	bne.n	80073ea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	685a      	ldr	r2, [r3, #4]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073e6:	605a      	str	r2, [r3, #4]
 80073e8:	e007      	b.n	80073fa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	685a      	ldr	r2, [r3, #4]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	6859      	ldr	r1, [r3, #4]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	4b1d      	ldr	r3, [pc, #116]	@ (800747c <HAL_I2C_Init+0x134>)
 8007406:	430b      	orrs	r3, r1
 8007408:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	68da      	ldr	r2, [r3, #12]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007418:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	691a      	ldr	r2, [r3, #16]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	695b      	ldr	r3, [r3, #20]
 8007422:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	699b      	ldr	r3, [r3, #24]
 800742a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	430a      	orrs	r2, r1
 8007432:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	69d9      	ldr	r1, [r3, #28]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6a1a      	ldr	r2, [r3, #32]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	430a      	orrs	r2, r1
 8007442:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f042 0201 	orr.w	r2, r2, #1
 8007452:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2200      	movs	r2, #0
 8007458:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2220      	movs	r2, #32
 800745e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2200      	movs	r2, #0
 800746c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3708      	adds	r7, #8
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop
 800747c:	02008000 	.word	0x02008000

08007480 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b088      	sub	sp, #32
 8007484:	af02      	add	r7, sp, #8
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	4608      	mov	r0, r1
 800748a:	4611      	mov	r1, r2
 800748c:	461a      	mov	r2, r3
 800748e:	4603      	mov	r3, r0
 8007490:	817b      	strh	r3, [r7, #10]
 8007492:	460b      	mov	r3, r1
 8007494:	813b      	strh	r3, [r7, #8]
 8007496:	4613      	mov	r3, r2
 8007498:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	2b20      	cmp	r3, #32
 80074a4:	f040 80f9 	bne.w	800769a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80074a8:	6a3b      	ldr	r3, [r7, #32]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d002      	beq.n	80074b4 <HAL_I2C_Mem_Write+0x34>
 80074ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d105      	bne.n	80074c0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074ba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	e0ed      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d101      	bne.n	80074ce <HAL_I2C_Mem_Write+0x4e>
 80074ca:	2302      	movs	r3, #2
 80074cc:	e0e6      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2201      	movs	r2, #1
 80074d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80074d6:	f7fc fd3b 	bl	8003f50 <HAL_GetTick>
 80074da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	9300      	str	r3, [sp, #0]
 80074e0:	2319      	movs	r3, #25
 80074e2:	2201      	movs	r2, #1
 80074e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80074e8:	68f8      	ldr	r0, [r7, #12]
 80074ea:	f001 f94a 	bl	8008782 <I2C_WaitOnFlagUntilTimeout>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d001      	beq.n	80074f8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e0d1      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2221      	movs	r2, #33	@ 0x21
 80074fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2240      	movs	r2, #64	@ 0x40
 8007504:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2200      	movs	r2, #0
 800750c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	6a3a      	ldr	r2, [r7, #32]
 8007512:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007518:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2200      	movs	r2, #0
 800751e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007520:	88f8      	ldrh	r0, [r7, #6]
 8007522:	893a      	ldrh	r2, [r7, #8]
 8007524:	8979      	ldrh	r1, [r7, #10]
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	9301      	str	r3, [sp, #4]
 800752a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	4603      	mov	r3, r0
 8007530:	68f8      	ldr	r0, [r7, #12]
 8007532:	f000 fb93 	bl	8007c5c <I2C_RequestMemoryWrite>
 8007536:	4603      	mov	r3, r0
 8007538:	2b00      	cmp	r3, #0
 800753a:	d005      	beq.n	8007548 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e0a9      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800754c:	b29b      	uxth	r3, r3
 800754e:	2bff      	cmp	r3, #255	@ 0xff
 8007550:	d90e      	bls.n	8007570 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	22ff      	movs	r2, #255	@ 0xff
 8007556:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800755c:	b2da      	uxtb	r2, r3
 800755e:	8979      	ldrh	r1, [r7, #10]
 8007560:	2300      	movs	r3, #0
 8007562:	9300      	str	r3, [sp, #0]
 8007564:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f001 facd 	bl	8008b08 <I2C_TransferConfig>
 800756e:	e00f      	b.n	8007590 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007574:	b29a      	uxth	r2, r3
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800757e:	b2da      	uxtb	r2, r3
 8007580:	8979      	ldrh	r1, [r7, #10]
 8007582:	2300      	movs	r3, #0
 8007584:	9300      	str	r3, [sp, #0]
 8007586:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800758a:	68f8      	ldr	r0, [r7, #12]
 800758c:	f001 fabc 	bl	8008b08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007590:	697a      	ldr	r2, [r7, #20]
 8007592:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007594:	68f8      	ldr	r0, [r7, #12]
 8007596:	f001 f94d 	bl	8008834 <I2C_WaitOnTXISFlagUntilTimeout>
 800759a:	4603      	mov	r3, r0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d001      	beq.n	80075a4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	e07b      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075a8:	781a      	ldrb	r2, [r3, #0]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075b4:	1c5a      	adds	r2, r3, #1
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075be:	b29b      	uxth	r3, r3
 80075c0:	3b01      	subs	r3, #1
 80075c2:	b29a      	uxth	r2, r3
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075cc:	3b01      	subs	r3, #1
 80075ce:	b29a      	uxth	r2, r3
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075d8:	b29b      	uxth	r3, r3
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d034      	beq.n	8007648 <HAL_I2C_Mem_Write+0x1c8>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d130      	bne.n	8007648 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	9300      	str	r3, [sp, #0]
 80075ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ec:	2200      	movs	r2, #0
 80075ee:	2180      	movs	r1, #128	@ 0x80
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f001 f8c6 	bl	8008782 <I2C_WaitOnFlagUntilTimeout>
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d001      	beq.n	8007600 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e04d      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007604:	b29b      	uxth	r3, r3
 8007606:	2bff      	cmp	r3, #255	@ 0xff
 8007608:	d90e      	bls.n	8007628 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	22ff      	movs	r2, #255	@ 0xff
 800760e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007614:	b2da      	uxtb	r2, r3
 8007616:	8979      	ldrh	r1, [r7, #10]
 8007618:	2300      	movs	r3, #0
 800761a:	9300      	str	r3, [sp, #0]
 800761c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007620:	68f8      	ldr	r0, [r7, #12]
 8007622:	f001 fa71 	bl	8008b08 <I2C_TransferConfig>
 8007626:	e00f      	b.n	8007648 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800762c:	b29a      	uxth	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007636:	b2da      	uxtb	r2, r3
 8007638:	8979      	ldrh	r1, [r7, #10]
 800763a:	2300      	movs	r3, #0
 800763c:	9300      	str	r3, [sp, #0]
 800763e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007642:	68f8      	ldr	r0, [r7, #12]
 8007644:	f001 fa60 	bl	8008b08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800764c:	b29b      	uxth	r3, r3
 800764e:	2b00      	cmp	r3, #0
 8007650:	d19e      	bne.n	8007590 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007656:	68f8      	ldr	r0, [r7, #12]
 8007658:	f001 f933 	bl	80088c2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800765c:	4603      	mov	r3, r0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d001      	beq.n	8007666 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e01a      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	2220      	movs	r2, #32
 800766c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	6859      	ldr	r1, [r3, #4]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	4b0a      	ldr	r3, [pc, #40]	@ (80076a4 <HAL_I2C_Mem_Write+0x224>)
 800767a:	400b      	ands	r3, r1
 800767c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2220      	movs	r2, #32
 8007682:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2200      	movs	r2, #0
 800768a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007696:	2300      	movs	r3, #0
 8007698:	e000      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800769a:	2302      	movs	r3, #2
  }
}
 800769c:	4618      	mov	r0, r3
 800769e:	3718      	adds	r7, #24
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}
 80076a4:	fe00e800 	.word	0xfe00e800

080076a8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b088      	sub	sp, #32
 80076ac:	af02      	add	r7, sp, #8
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	4608      	mov	r0, r1
 80076b2:	4611      	mov	r1, r2
 80076b4:	461a      	mov	r2, r3
 80076b6:	4603      	mov	r3, r0
 80076b8:	817b      	strh	r3, [r7, #10]
 80076ba:	460b      	mov	r3, r1
 80076bc:	813b      	strh	r3, [r7, #8]
 80076be:	4613      	mov	r3, r2
 80076c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	2b20      	cmp	r3, #32
 80076cc:	f040 80fd 	bne.w	80078ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80076d0:	6a3b      	ldr	r3, [r7, #32]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d002      	beq.n	80076dc <HAL_I2C_Mem_Read+0x34>
 80076d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d105      	bne.n	80076e8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e0f1      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d101      	bne.n	80076f6 <HAL_I2C_Mem_Read+0x4e>
 80076f2:	2302      	movs	r3, #2
 80076f4:	e0ea      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2201      	movs	r2, #1
 80076fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80076fe:	f7fc fc27 	bl	8003f50 <HAL_GetTick>
 8007702:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	9300      	str	r3, [sp, #0]
 8007708:	2319      	movs	r3, #25
 800770a:	2201      	movs	r2, #1
 800770c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007710:	68f8      	ldr	r0, [r7, #12]
 8007712:	f001 f836 	bl	8008782 <I2C_WaitOnFlagUntilTimeout>
 8007716:	4603      	mov	r3, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	d001      	beq.n	8007720 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	e0d5      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2222      	movs	r2, #34	@ 0x22
 8007724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2240      	movs	r2, #64	@ 0x40
 800772c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2200      	movs	r2, #0
 8007734:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	6a3a      	ldr	r2, [r7, #32]
 800773a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007740:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2200      	movs	r2, #0
 8007746:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007748:	88f8      	ldrh	r0, [r7, #6]
 800774a:	893a      	ldrh	r2, [r7, #8]
 800774c:	8979      	ldrh	r1, [r7, #10]
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	9301      	str	r3, [sp, #4]
 8007752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007754:	9300      	str	r3, [sp, #0]
 8007756:	4603      	mov	r3, r0
 8007758:	68f8      	ldr	r0, [r7, #12]
 800775a:	f000 fad3 	bl	8007d04 <I2C_RequestMemoryRead>
 800775e:	4603      	mov	r3, r0
 8007760:	2b00      	cmp	r3, #0
 8007762:	d005      	beq.n	8007770 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2200      	movs	r2, #0
 8007768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	e0ad      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007774:	b29b      	uxth	r3, r3
 8007776:	2bff      	cmp	r3, #255	@ 0xff
 8007778:	d90e      	bls.n	8007798 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	22ff      	movs	r2, #255	@ 0xff
 800777e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007784:	b2da      	uxtb	r2, r3
 8007786:	8979      	ldrh	r1, [r7, #10]
 8007788:	4b52      	ldr	r3, [pc, #328]	@ (80078d4 <HAL_I2C_Mem_Read+0x22c>)
 800778a:	9300      	str	r3, [sp, #0]
 800778c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007790:	68f8      	ldr	r0, [r7, #12]
 8007792:	f001 f9b9 	bl	8008b08 <I2C_TransferConfig>
 8007796:	e00f      	b.n	80077b8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800779c:	b29a      	uxth	r2, r3
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077a6:	b2da      	uxtb	r2, r3
 80077a8:	8979      	ldrh	r1, [r7, #10]
 80077aa:	4b4a      	ldr	r3, [pc, #296]	@ (80078d4 <HAL_I2C_Mem_Read+0x22c>)
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f001 f9a8 	bl	8008b08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	9300      	str	r3, [sp, #0]
 80077bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077be:	2200      	movs	r2, #0
 80077c0:	2104      	movs	r1, #4
 80077c2:	68f8      	ldr	r0, [r7, #12]
 80077c4:	f000 ffdd 	bl	8008782 <I2C_WaitOnFlagUntilTimeout>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d001      	beq.n	80077d2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	e07c      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077dc:	b2d2      	uxtb	r2, r2
 80077de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077e4:	1c5a      	adds	r2, r3, #1
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077ee:	3b01      	subs	r3, #1
 80077f0:	b29a      	uxth	r2, r3
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	3b01      	subs	r3, #1
 80077fe:	b29a      	uxth	r2, r3
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007808:	b29b      	uxth	r3, r3
 800780a:	2b00      	cmp	r3, #0
 800780c:	d034      	beq.n	8007878 <HAL_I2C_Mem_Read+0x1d0>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007812:	2b00      	cmp	r3, #0
 8007814:	d130      	bne.n	8007878 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	9300      	str	r3, [sp, #0]
 800781a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800781c:	2200      	movs	r2, #0
 800781e:	2180      	movs	r1, #128	@ 0x80
 8007820:	68f8      	ldr	r0, [r7, #12]
 8007822:	f000 ffae 	bl	8008782 <I2C_WaitOnFlagUntilTimeout>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d001      	beq.n	8007830 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800782c:	2301      	movs	r3, #1
 800782e:	e04d      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007834:	b29b      	uxth	r3, r3
 8007836:	2bff      	cmp	r3, #255	@ 0xff
 8007838:	d90e      	bls.n	8007858 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	22ff      	movs	r2, #255	@ 0xff
 800783e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007844:	b2da      	uxtb	r2, r3
 8007846:	8979      	ldrh	r1, [r7, #10]
 8007848:	2300      	movs	r3, #0
 800784a:	9300      	str	r3, [sp, #0]
 800784c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007850:	68f8      	ldr	r0, [r7, #12]
 8007852:	f001 f959 	bl	8008b08 <I2C_TransferConfig>
 8007856:	e00f      	b.n	8007878 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800785c:	b29a      	uxth	r2, r3
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007866:	b2da      	uxtb	r2, r3
 8007868:	8979      	ldrh	r1, [r7, #10]
 800786a:	2300      	movs	r3, #0
 800786c:	9300      	str	r3, [sp, #0]
 800786e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f001 f948 	bl	8008b08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800787c:	b29b      	uxth	r3, r3
 800787e:	2b00      	cmp	r3, #0
 8007880:	d19a      	bne.n	80077b8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007882:	697a      	ldr	r2, [r7, #20]
 8007884:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007886:	68f8      	ldr	r0, [r7, #12]
 8007888:	f001 f81b 	bl	80088c2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800788c:	4603      	mov	r3, r0
 800788e:	2b00      	cmp	r3, #0
 8007890:	d001      	beq.n	8007896 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007892:	2301      	movs	r3, #1
 8007894:	e01a      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	2220      	movs	r2, #32
 800789c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	6859      	ldr	r1, [r3, #4]
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	4b0b      	ldr	r3, [pc, #44]	@ (80078d8 <HAL_I2C_Mem_Read+0x230>)
 80078aa:	400b      	ands	r3, r1
 80078ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2220      	movs	r2, #32
 80078b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2200      	movs	r2, #0
 80078c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	e000      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80078ca:	2302      	movs	r3, #2
  }
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3718      	adds	r7, #24
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	80002400 	.word	0x80002400
 80078d8:	fe00e800 	.word	0xfe00e800

080078dc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	699b      	ldr	r3, [r3, #24]
 80078ea:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d005      	beq.n	8007908 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007900:	68ba      	ldr	r2, [r7, #8]
 8007902:	68f9      	ldr	r1, [r7, #12]
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	4798      	blx	r3
  }
}
 8007908:	bf00      	nop
 800790a:	3710      	adds	r7, #16
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b086      	sub	sp, #24
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	699b      	ldr	r3, [r3, #24]
 800791e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	0a1b      	lsrs	r3, r3, #8
 800792c:	f003 0301 	and.w	r3, r3, #1
 8007930:	2b00      	cmp	r3, #0
 8007932:	d010      	beq.n	8007956 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	09db      	lsrs	r3, r3, #7
 8007938:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800793c:	2b00      	cmp	r3, #0
 800793e:	d00a      	beq.n	8007956 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007944:	f043 0201 	orr.w	r2, r3, #1
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007954:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	0a9b      	lsrs	r3, r3, #10
 800795a:	f003 0301 	and.w	r3, r3, #1
 800795e:	2b00      	cmp	r3, #0
 8007960:	d010      	beq.n	8007984 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	09db      	lsrs	r3, r3, #7
 8007966:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00a      	beq.n	8007984 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007972:	f043 0208 	orr.w	r2, r3, #8
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007982:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	0a5b      	lsrs	r3, r3, #9
 8007988:	f003 0301 	and.w	r3, r3, #1
 800798c:	2b00      	cmp	r3, #0
 800798e:	d010      	beq.n	80079b2 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	09db      	lsrs	r3, r3, #7
 8007994:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007998:	2b00      	cmp	r3, #0
 800799a:	d00a      	beq.n	80079b2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079a0:	f043 0202 	orr.w	r2, r3, #2
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079b0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079b6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f003 030b 	and.w	r3, r3, #11
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d003      	beq.n	80079ca <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80079c2:	68f9      	ldr	r1, [r7, #12]
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f000 fd83 	bl	80084d0 <I2C_ITError>
  }
}
 80079ca:	bf00      	nop
 80079cc:	3718      	adds	r7, #24
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}

080079d2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80079d2:	b480      	push	{r7}
 80079d4:	b083      	sub	sp, #12
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80079da:	bf00      	nop
 80079dc:	370c      	adds	r7, #12
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr

080079e6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80079e6:	b480      	push	{r7}
 80079e8:	b083      	sub	sp, #12
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80079ee:	bf00      	nop
 80079f0:	370c      	adds	r7, #12
 80079f2:	46bd      	mov	sp, r7
 80079f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f8:	4770      	bx	lr

080079fa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80079fa:	b480      	push	{r7}
 80079fc:	b083      	sub	sp, #12
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6078      	str	r0, [r7, #4]
 8007a02:	460b      	mov	r3, r1
 8007a04:	70fb      	strb	r3, [r7, #3]
 8007a06:	4613      	mov	r3, r2
 8007a08:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007a0a:	bf00      	nop
 8007a0c:	370c      	adds	r7, #12
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr

08007a16 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007a16:	b480      	push	{r7}
 8007a18:	b083      	sub	sp, #12
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8007a1e:	bf00      	nop
 8007a20:	370c      	adds	r7, #12
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr

08007a2a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b083      	sub	sp, #12
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007a32:	bf00      	nop
 8007a34:	370c      	adds	r7, #12
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr

08007a3e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007a3e:	b480      	push	{r7}
 8007a40:	b083      	sub	sp, #12
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007a46:	bf00      	nop
 8007a48:	370c      	adds	r7, #12
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr

08007a52 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8007a52:	b580      	push	{r7, lr}
 8007a54:	b086      	sub	sp, #24
 8007a56:	af00      	add	r7, sp, #0
 8007a58:	60f8      	str	r0, [r7, #12]
 8007a5a:	60b9      	str	r1, [r7, #8]
 8007a5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a62:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a6e:	2b01      	cmp	r3, #1
 8007a70:	d101      	bne.n	8007a76 <I2C_Slave_ISR_IT+0x24>
 8007a72:	2302      	movs	r3, #2
 8007a74:	e0ed      	b.n	8007c52 <I2C_Slave_ISR_IT+0x200>
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	095b      	lsrs	r3, r3, #5
 8007a82:	f003 0301 	and.w	r3, r3, #1
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00a      	beq.n	8007aa0 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	095b      	lsrs	r3, r3, #5
 8007a8e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d004      	beq.n	8007aa0 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007a96:	6939      	ldr	r1, [r7, #16]
 8007a98:	68f8      	ldr	r0, [r7, #12]
 8007a9a:	f000 fa69 	bl	8007f70 <I2C_ITSlaveCplt>
 8007a9e:	e0d3      	b.n	8007c48 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	091b      	lsrs	r3, r3, #4
 8007aa4:	f003 0301 	and.w	r3, r3, #1
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d04d      	beq.n	8007b48 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	091b      	lsrs	r3, r3, #4
 8007ab0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d047      	beq.n	8007b48 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007abc:	b29b      	uxth	r3, r3
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d128      	bne.n	8007b14 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ac8:	b2db      	uxtb	r3, r3
 8007aca:	2b28      	cmp	r3, #40	@ 0x28
 8007acc:	d108      	bne.n	8007ae0 <I2C_Slave_ISR_IT+0x8e>
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007ad4:	d104      	bne.n	8007ae0 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007ad6:	6939      	ldr	r1, [r7, #16]
 8007ad8:	68f8      	ldr	r0, [r7, #12]
 8007ada:	f000 fca3 	bl	8008424 <I2C_ITListenCplt>
 8007ade:	e032      	b.n	8007b46 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	2b29      	cmp	r3, #41	@ 0x29
 8007aea:	d10e      	bne.n	8007b0a <I2C_Slave_ISR_IT+0xb8>
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007af2:	d00a      	beq.n	8007b0a <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	2210      	movs	r2, #16
 8007afa:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	f000 fdfe 	bl	80086fe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007b02:	68f8      	ldr	r0, [r7, #12]
 8007b04:	f000 f9d6 	bl	8007eb4 <I2C_ITSlaveSeqCplt>
 8007b08:	e01d      	b.n	8007b46 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	2210      	movs	r2, #16
 8007b10:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8007b12:	e096      	b.n	8007c42 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2210      	movs	r2, #16
 8007b1a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b20:	f043 0204 	orr.w	r2, r3, #4
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d004      	beq.n	8007b38 <I2C_Slave_ISR_IT+0xe6>
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b34:	f040 8085 	bne.w	8007c42 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	68f8      	ldr	r0, [r7, #12]
 8007b40:	f000 fcc6 	bl	80084d0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8007b44:	e07d      	b.n	8007c42 <I2C_Slave_ISR_IT+0x1f0>
 8007b46:	e07c      	b.n	8007c42 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	089b      	lsrs	r3, r3, #2
 8007b4c:	f003 0301 	and.w	r3, r3, #1
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d030      	beq.n	8007bb6 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	089b      	lsrs	r3, r3, #2
 8007b58:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d02a      	beq.n	8007bb6 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d018      	beq.n	8007b9c <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b74:	b2d2      	uxtb	r2, r2
 8007b76:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b7c:	1c5a      	adds	r2, r3, #1
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b86:	3b01      	subs	r3, #1
 8007b88:	b29a      	uxth	r2, r3
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	3b01      	subs	r3, #1
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d14f      	bne.n	8007c46 <I2C_Slave_ISR_IT+0x1f4>
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007bac:	d04b      	beq.n	8007c46 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	f000 f980 	bl	8007eb4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8007bb4:	e047      	b.n	8007c46 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	08db      	lsrs	r3, r3, #3
 8007bba:	f003 0301 	and.w	r3, r3, #1
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00a      	beq.n	8007bd8 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	08db      	lsrs	r3, r3, #3
 8007bc6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d004      	beq.n	8007bd8 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007bce:	6939      	ldr	r1, [r7, #16]
 8007bd0:	68f8      	ldr	r0, [r7, #12]
 8007bd2:	f000 f8eb 	bl	8007dac <I2C_ITAddrCplt>
 8007bd6:	e037      	b.n	8007c48 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	085b      	lsrs	r3, r3, #1
 8007bdc:	f003 0301 	and.w	r3, r3, #1
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d031      	beq.n	8007c48 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	085b      	lsrs	r3, r3, #1
 8007be8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d02b      	beq.n	8007c48 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d018      	beq.n	8007c2c <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bfe:	781a      	ldrb	r2, [r3, #0]
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c0a:	1c5a      	adds	r2, r3, #1
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	3b01      	subs	r3, #1
 8007c18:	b29a      	uxth	r2, r3
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c22:	3b01      	subs	r3, #1
 8007c24:	b29a      	uxth	r2, r3
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007c2a:	e00d      	b.n	8007c48 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007c32:	d002      	beq.n	8007c3a <I2C_Slave_ISR_IT+0x1e8>
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d106      	bne.n	8007c48 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007c3a:	68f8      	ldr	r0, [r7, #12]
 8007c3c:	f000 f93a 	bl	8007eb4 <I2C_ITSlaveSeqCplt>
 8007c40:	e002      	b.n	8007c48 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8007c42:	bf00      	nop
 8007c44:	e000      	b.n	8007c48 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8007c46:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007c50:	2300      	movs	r3, #0
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3718      	adds	r7, #24
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}
	...

08007c5c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b086      	sub	sp, #24
 8007c60:	af02      	add	r7, sp, #8
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	4608      	mov	r0, r1
 8007c66:	4611      	mov	r1, r2
 8007c68:	461a      	mov	r2, r3
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	817b      	strh	r3, [r7, #10]
 8007c6e:	460b      	mov	r3, r1
 8007c70:	813b      	strh	r3, [r7, #8]
 8007c72:	4613      	mov	r3, r2
 8007c74:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007c76:	88fb      	ldrh	r3, [r7, #6]
 8007c78:	b2da      	uxtb	r2, r3
 8007c7a:	8979      	ldrh	r1, [r7, #10]
 8007c7c:	4b20      	ldr	r3, [pc, #128]	@ (8007d00 <I2C_RequestMemoryWrite+0xa4>)
 8007c7e:	9300      	str	r3, [sp, #0]
 8007c80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f000 ff3f 	bl	8008b08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c8a:	69fa      	ldr	r2, [r7, #28]
 8007c8c:	69b9      	ldr	r1, [r7, #24]
 8007c8e:	68f8      	ldr	r0, [r7, #12]
 8007c90:	f000 fdd0 	bl	8008834 <I2C_WaitOnTXISFlagUntilTimeout>
 8007c94:	4603      	mov	r3, r0
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d001      	beq.n	8007c9e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e02c      	b.n	8007cf8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007c9e:	88fb      	ldrh	r3, [r7, #6]
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d105      	bne.n	8007cb0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007ca4:	893b      	ldrh	r3, [r7, #8]
 8007ca6:	b2da      	uxtb	r2, r3
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	629a      	str	r2, [r3, #40]	@ 0x28
 8007cae:	e015      	b.n	8007cdc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007cb0:	893b      	ldrh	r3, [r7, #8]
 8007cb2:	0a1b      	lsrs	r3, r3, #8
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	b2da      	uxtb	r2, r3
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007cbe:	69fa      	ldr	r2, [r7, #28]
 8007cc0:	69b9      	ldr	r1, [r7, #24]
 8007cc2:	68f8      	ldr	r0, [r7, #12]
 8007cc4:	f000 fdb6 	bl	8008834 <I2C_WaitOnTXISFlagUntilTimeout>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d001      	beq.n	8007cd2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e012      	b.n	8007cf8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007cd2:	893b      	ldrh	r3, [r7, #8]
 8007cd4:	b2da      	uxtb	r2, r3
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007cdc:	69fb      	ldr	r3, [r7, #28]
 8007cde:	9300      	str	r3, [sp, #0]
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	2180      	movs	r1, #128	@ 0x80
 8007ce6:	68f8      	ldr	r0, [r7, #12]
 8007ce8:	f000 fd4b 	bl	8008782 <I2C_WaitOnFlagUntilTimeout>
 8007cec:	4603      	mov	r3, r0
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d001      	beq.n	8007cf6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e000      	b.n	8007cf8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007cf6:	2300      	movs	r3, #0
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3710      	adds	r7, #16
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bd80      	pop	{r7, pc}
 8007d00:	80002000 	.word	0x80002000

08007d04 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b086      	sub	sp, #24
 8007d08:	af02      	add	r7, sp, #8
 8007d0a:	60f8      	str	r0, [r7, #12]
 8007d0c:	4608      	mov	r0, r1
 8007d0e:	4611      	mov	r1, r2
 8007d10:	461a      	mov	r2, r3
 8007d12:	4603      	mov	r3, r0
 8007d14:	817b      	strh	r3, [r7, #10]
 8007d16:	460b      	mov	r3, r1
 8007d18:	813b      	strh	r3, [r7, #8]
 8007d1a:	4613      	mov	r3, r2
 8007d1c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007d1e:	88fb      	ldrh	r3, [r7, #6]
 8007d20:	b2da      	uxtb	r2, r3
 8007d22:	8979      	ldrh	r1, [r7, #10]
 8007d24:	4b20      	ldr	r3, [pc, #128]	@ (8007da8 <I2C_RequestMemoryRead+0xa4>)
 8007d26:	9300      	str	r3, [sp, #0]
 8007d28:	2300      	movs	r3, #0
 8007d2a:	68f8      	ldr	r0, [r7, #12]
 8007d2c:	f000 feec 	bl	8008b08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d30:	69fa      	ldr	r2, [r7, #28]
 8007d32:	69b9      	ldr	r1, [r7, #24]
 8007d34:	68f8      	ldr	r0, [r7, #12]
 8007d36:	f000 fd7d 	bl	8008834 <I2C_WaitOnTXISFlagUntilTimeout>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d001      	beq.n	8007d44 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007d40:	2301      	movs	r3, #1
 8007d42:	e02c      	b.n	8007d9e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007d44:	88fb      	ldrh	r3, [r7, #6]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d105      	bne.n	8007d56 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007d4a:	893b      	ldrh	r3, [r7, #8]
 8007d4c:	b2da      	uxtb	r2, r3
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	629a      	str	r2, [r3, #40]	@ 0x28
 8007d54:	e015      	b.n	8007d82 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007d56:	893b      	ldrh	r3, [r7, #8]
 8007d58:	0a1b      	lsrs	r3, r3, #8
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	b2da      	uxtb	r2, r3
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d64:	69fa      	ldr	r2, [r7, #28]
 8007d66:	69b9      	ldr	r1, [r7, #24]
 8007d68:	68f8      	ldr	r0, [r7, #12]
 8007d6a:	f000 fd63 	bl	8008834 <I2C_WaitOnTXISFlagUntilTimeout>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d001      	beq.n	8007d78 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007d74:	2301      	movs	r3, #1
 8007d76:	e012      	b.n	8007d9e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007d78:	893b      	ldrh	r3, [r7, #8]
 8007d7a:	b2da      	uxtb	r2, r3
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	9300      	str	r3, [sp, #0]
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	2140      	movs	r1, #64	@ 0x40
 8007d8c:	68f8      	ldr	r0, [r7, #12]
 8007d8e:	f000 fcf8 	bl	8008782 <I2C_WaitOnFlagUntilTimeout>
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d001      	beq.n	8007d9c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e000      	b.n	8007d9e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007d9c:	2300      	movs	r3, #0
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3710      	adds	r7, #16
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}
 8007da6:	bf00      	nop
 8007da8:	80002000 	.word	0x80002000

08007dac <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007dc2:	2b28      	cmp	r3, #40	@ 0x28
 8007dc4:	d16a      	bne.n	8007e9c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	699b      	ldr	r3, [r3, #24]
 8007dcc:	0c1b      	lsrs	r3, r3, #16
 8007dce:	b2db      	uxtb	r3, r3
 8007dd0:	f003 0301 	and.w	r3, r3, #1
 8007dd4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	699b      	ldr	r3, [r3, #24]
 8007ddc:	0c1b      	lsrs	r3, r3, #16
 8007dde:	b29b      	uxth	r3, r3
 8007de0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007de4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007df2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	68db      	ldr	r3, [r3, #12]
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007e00:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	2b02      	cmp	r3, #2
 8007e08:	d138      	bne.n	8007e7c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007e0a:	897b      	ldrh	r3, [r7, #10]
 8007e0c:	09db      	lsrs	r3, r3, #7
 8007e0e:	b29a      	uxth	r2, r3
 8007e10:	89bb      	ldrh	r3, [r7, #12]
 8007e12:	4053      	eors	r3, r2
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	f003 0306 	and.w	r3, r3, #6
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d11c      	bne.n	8007e58 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007e1e:	897b      	ldrh	r3, [r7, #10]
 8007e20:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e26:	1c5a      	adds	r2, r3, #1
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e30:	2b02      	cmp	r3, #2
 8007e32:	d13b      	bne.n	8007eac <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2200      	movs	r2, #0
 8007e38:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2208      	movs	r2, #8
 8007e40:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2200      	movs	r2, #0
 8007e46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007e4a:	89ba      	ldrh	r2, [r7, #12]
 8007e4c:	7bfb      	ldrb	r3, [r7, #15]
 8007e4e:	4619      	mov	r1, r3
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f7ff fdd2 	bl	80079fa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007e56:	e029      	b.n	8007eac <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007e58:	893b      	ldrh	r3, [r7, #8]
 8007e5a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007e5c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f000 fe83 	bl	8008b6c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007e6e:	89ba      	ldrh	r2, [r7, #12]
 8007e70:	7bfb      	ldrb	r3, [r7, #15]
 8007e72:	4619      	mov	r1, r3
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f7ff fdc0 	bl	80079fa <HAL_I2C_AddrCallback>
}
 8007e7a:	e017      	b.n	8007eac <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007e7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f000 fe73 	bl	8008b6c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007e8e:	89ba      	ldrh	r2, [r7, #12]
 8007e90:	7bfb      	ldrb	r3, [r7, #15]
 8007e92:	4619      	mov	r1, r3
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f7ff fdb0 	bl	80079fa <HAL_I2C_AddrCallback>
}
 8007e9a:	e007      	b.n	8007eac <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	2208      	movs	r2, #8
 8007ea2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8007eac:	bf00      	nop
 8007eae:	3710      	adds	r7, #16
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	0b9b      	lsrs	r3, r3, #14
 8007ed0:	f003 0301 	and.w	r3, r3, #1
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d008      	beq.n	8007eea <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007ee6:	601a      	str	r2, [r3, #0]
 8007ee8:	e00d      	b.n	8007f06 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	0bdb      	lsrs	r3, r3, #15
 8007eee:	f003 0301 	and.w	r3, r3, #1
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d007      	beq.n	8007f06 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007f04:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	2b29      	cmp	r3, #41	@ 0x29
 8007f10:	d112      	bne.n	8007f38 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2228      	movs	r2, #40	@ 0x28
 8007f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2221      	movs	r2, #33	@ 0x21
 8007f1e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007f20:	2101      	movs	r1, #1
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f000 fe22 	bl	8008b6c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f7ff fd4e 	bl	80079d2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007f36:	e017      	b.n	8007f68 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f42:	d111      	bne.n	8007f68 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2228      	movs	r2, #40	@ 0x28
 8007f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2222      	movs	r2, #34	@ 0x22
 8007f50:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007f52:	2102      	movs	r1, #2
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f000 fe09 	bl	8008b6c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f7ff fd3f 	bl	80079e6 <HAL_I2C_SlaveRxCpltCallback>
}
 8007f68:	bf00      	nop
 8007f6a:	3710      	adds	r7, #16
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b086      	sub	sp, #24
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f8a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f92:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	2220      	movs	r2, #32
 8007f9a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007f9c:	7afb      	ldrb	r3, [r7, #11]
 8007f9e:	2b21      	cmp	r3, #33	@ 0x21
 8007fa0:	d002      	beq.n	8007fa8 <I2C_ITSlaveCplt+0x38>
 8007fa2:	7afb      	ldrb	r3, [r7, #11]
 8007fa4:	2b29      	cmp	r3, #41	@ 0x29
 8007fa6:	d108      	bne.n	8007fba <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8007fa8:	f248 0101 	movw	r1, #32769	@ 0x8001
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 fddd 	bl	8008b6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2221      	movs	r2, #33	@ 0x21
 8007fb6:	631a      	str	r2, [r3, #48]	@ 0x30
 8007fb8:	e019      	b.n	8007fee <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007fba:	7afb      	ldrb	r3, [r7, #11]
 8007fbc:	2b22      	cmp	r3, #34	@ 0x22
 8007fbe:	d002      	beq.n	8007fc6 <I2C_ITSlaveCplt+0x56>
 8007fc0:	7afb      	ldrb	r3, [r7, #11]
 8007fc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fc4:	d108      	bne.n	8007fd8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007fc6:	f248 0102 	movw	r1, #32770	@ 0x8002
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f000 fdce 	bl	8008b6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2222      	movs	r2, #34	@ 0x22
 8007fd4:	631a      	str	r2, [r3, #48]	@ 0x30
 8007fd6:	e00a      	b.n	8007fee <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8007fd8:	7afb      	ldrb	r3, [r7, #11]
 8007fda:	2b28      	cmp	r3, #40	@ 0x28
 8007fdc:	d107      	bne.n	8007fee <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007fde:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f000 fdc2 	bl	8008b6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2200      	movs	r2, #0
 8007fec:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	685a      	ldr	r2, [r3, #4]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ffc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	6859      	ldr	r1, [r3, #4]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681a      	ldr	r2, [r3, #0]
 8008008:	4b80      	ldr	r3, [pc, #512]	@ (800820c <I2C_ITSlaveCplt+0x29c>)
 800800a:	400b      	ands	r3, r1
 800800c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f000 fb75 	bl	80086fe <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	0b9b      	lsrs	r3, r3, #14
 8008018:	f003 0301 	and.w	r3, r3, #1
 800801c:	2b00      	cmp	r3, #0
 800801e:	d07a      	beq.n	8008116 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800802e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008034:	2b00      	cmp	r3, #0
 8008036:	f000 8112 	beq.w	800825e <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a73      	ldr	r2, [pc, #460]	@ (8008210 <I2C_ITSlaveCplt+0x2a0>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d059      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a71      	ldr	r2, [pc, #452]	@ (8008214 <I2C_ITSlaveCplt+0x2a4>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d053      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a6f      	ldr	r2, [pc, #444]	@ (8008218 <I2C_ITSlaveCplt+0x2a8>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d04d      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a6d      	ldr	r2, [pc, #436]	@ (800821c <I2C_ITSlaveCplt+0x2ac>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d047      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a6b      	ldr	r2, [pc, #428]	@ (8008220 <I2C_ITSlaveCplt+0x2b0>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d041      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a69      	ldr	r2, [pc, #420]	@ (8008224 <I2C_ITSlaveCplt+0x2b4>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d03b      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a67      	ldr	r2, [pc, #412]	@ (8008228 <I2C_ITSlaveCplt+0x2b8>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d035      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a65      	ldr	r2, [pc, #404]	@ (800822c <I2C_ITSlaveCplt+0x2bc>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d02f      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a63      	ldr	r2, [pc, #396]	@ (8008230 <I2C_ITSlaveCplt+0x2c0>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d029      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a61      	ldr	r2, [pc, #388]	@ (8008234 <I2C_ITSlaveCplt+0x2c4>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d023      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a5f      	ldr	r2, [pc, #380]	@ (8008238 <I2C_ITSlaveCplt+0x2c8>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d01d      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a5d      	ldr	r2, [pc, #372]	@ (800823c <I2C_ITSlaveCplt+0x2cc>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d017      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a5b      	ldr	r2, [pc, #364]	@ (8008240 <I2C_ITSlaveCplt+0x2d0>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d011      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a59      	ldr	r2, [pc, #356]	@ (8008244 <I2C_ITSlaveCplt+0x2d4>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d00b      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a57      	ldr	r2, [pc, #348]	@ (8008248 <I2C_ITSlaveCplt+0x2d8>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d005      	beq.n	80080fa <I2C_ITSlaveCplt+0x18a>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a55      	ldr	r2, [pc, #340]	@ (800824c <I2C_ITSlaveCplt+0x2dc>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d105      	bne.n	8008106 <I2C_ITSlaveCplt+0x196>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	b29b      	uxth	r3, r3
 8008104:	e004      	b.n	8008110 <I2C_ITSlaveCplt+0x1a0>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	b29b      	uxth	r3, r3
 8008110:	687a      	ldr	r2, [r7, #4]
 8008112:	8553      	strh	r3, [r2, #42]	@ 0x2a
 8008114:	e0a3      	b.n	800825e <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008116:	693b      	ldr	r3, [r7, #16]
 8008118:	0bdb      	lsrs	r3, r3, #15
 800811a:	f003 0301 	and.w	r3, r3, #1
 800811e:	2b00      	cmp	r3, #0
 8008120:	f000 809d 	beq.w	800825e <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008132:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 8090 	beq.w	800825e <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4a32      	ldr	r2, [pc, #200]	@ (8008210 <I2C_ITSlaveCplt+0x2a0>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d059      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a30      	ldr	r2, [pc, #192]	@ (8008214 <I2C_ITSlaveCplt+0x2a4>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d053      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a2e      	ldr	r2, [pc, #184]	@ (8008218 <I2C_ITSlaveCplt+0x2a8>)
 800815e:	4293      	cmp	r3, r2
 8008160:	d04d      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a2c      	ldr	r2, [pc, #176]	@ (800821c <I2C_ITSlaveCplt+0x2ac>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d047      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a2a      	ldr	r2, [pc, #168]	@ (8008220 <I2C_ITSlaveCplt+0x2b0>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d041      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a28      	ldr	r2, [pc, #160]	@ (8008224 <I2C_ITSlaveCplt+0x2b4>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d03b      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a26      	ldr	r2, [pc, #152]	@ (8008228 <I2C_ITSlaveCplt+0x2b8>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d035      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a24      	ldr	r2, [pc, #144]	@ (800822c <I2C_ITSlaveCplt+0x2bc>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d02f      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a22      	ldr	r2, [pc, #136]	@ (8008230 <I2C_ITSlaveCplt+0x2c0>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d029      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a20      	ldr	r2, [pc, #128]	@ (8008234 <I2C_ITSlaveCplt+0x2c4>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d023      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a1e      	ldr	r2, [pc, #120]	@ (8008238 <I2C_ITSlaveCplt+0x2c8>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d01d      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a1c      	ldr	r2, [pc, #112]	@ (800823c <I2C_ITSlaveCplt+0x2cc>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d017      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a1a      	ldr	r2, [pc, #104]	@ (8008240 <I2C_ITSlaveCplt+0x2d0>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d011      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a18      	ldr	r2, [pc, #96]	@ (8008244 <I2C_ITSlaveCplt+0x2d4>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d00b      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a16      	ldr	r2, [pc, #88]	@ (8008248 <I2C_ITSlaveCplt+0x2d8>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d005      	beq.n	80081fe <I2C_ITSlaveCplt+0x28e>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a14      	ldr	r2, [pc, #80]	@ (800824c <I2C_ITSlaveCplt+0x2dc>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d128      	bne.n	8008250 <I2C_ITSlaveCplt+0x2e0>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	b29b      	uxth	r3, r3
 8008208:	e027      	b.n	800825a <I2C_ITSlaveCplt+0x2ea>
 800820a:	bf00      	nop
 800820c:	fe00e800 	.word	0xfe00e800
 8008210:	40020010 	.word	0x40020010
 8008214:	40020028 	.word	0x40020028
 8008218:	40020040 	.word	0x40020040
 800821c:	40020058 	.word	0x40020058
 8008220:	40020070 	.word	0x40020070
 8008224:	40020088 	.word	0x40020088
 8008228:	400200a0 	.word	0x400200a0
 800822c:	400200b8 	.word	0x400200b8
 8008230:	40020410 	.word	0x40020410
 8008234:	40020428 	.word	0x40020428
 8008238:	40020440 	.word	0x40020440
 800823c:	40020458 	.word	0x40020458
 8008240:	40020470 	.word	0x40020470
 8008244:	40020488 	.word	0x40020488
 8008248:	400204a0 	.word	0x400204a0
 800824c:	400204b8 	.word	0x400204b8
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	b29b      	uxth	r3, r3
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	089b      	lsrs	r3, r3, #2
 8008262:	f003 0301 	and.w	r3, r3, #1
 8008266:	2b00      	cmp	r3, #0
 8008268:	d020      	beq.n	80082ac <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	f023 0304 	bic.w	r3, r3, #4
 8008270:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800827c:	b2d2      	uxtb	r2, r2
 800827e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008284:	1c5a      	adds	r2, r3, #1
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00c      	beq.n	80082ac <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008296:	3b01      	subs	r3, #1
 8008298:	b29a      	uxth	r2, r3
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	3b01      	subs	r3, #1
 80082a6:	b29a      	uxth	r2, r3
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d005      	beq.n	80082c2 <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082ba:	f043 0204 	orr.w	r2, r3, #4
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	091b      	lsrs	r3, r3, #4
 80082c6:	f003 0301 	and.w	r3, r3, #1
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d04a      	beq.n	8008364 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	091b      	lsrs	r3, r3, #4
 80082d2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d044      	beq.n	8008364 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082de:	b29b      	uxth	r3, r3
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d128      	bne.n	8008336 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082ea:	b2db      	uxtb	r3, r3
 80082ec:	2b28      	cmp	r3, #40	@ 0x28
 80082ee:	d108      	bne.n	8008302 <I2C_ITSlaveCplt+0x392>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80082f6:	d104      	bne.n	8008302 <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80082f8:	6979      	ldr	r1, [r7, #20]
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 f892 	bl	8008424 <I2C_ITListenCplt>
 8008300:	e030      	b.n	8008364 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008308:	b2db      	uxtb	r3, r3
 800830a:	2b29      	cmp	r3, #41	@ 0x29
 800830c:	d10e      	bne.n	800832c <I2C_ITSlaveCplt+0x3bc>
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008314:	d00a      	beq.n	800832c <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	2210      	movs	r2, #16
 800831c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f000 f9ed 	bl	80086fe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7ff fdc5 	bl	8007eb4 <I2C_ITSlaveSeqCplt>
 800832a:	e01b      	b.n	8008364 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2210      	movs	r2, #16
 8008332:	61da      	str	r2, [r3, #28]
 8008334:	e016      	b.n	8008364 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	2210      	movs	r2, #16
 800833c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008342:	f043 0204 	orr.w	r2, r3, #4
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d003      	beq.n	8008358 <I2C_ITSlaveCplt+0x3e8>
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008356:	d105      	bne.n	8008364 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800835c:	4619      	mov	r1, r3
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f8b6 	bl	80084d0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2200      	movs	r2, #0
 8008370:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008376:	2b00      	cmp	r3, #0
 8008378:	d010      	beq.n	800839c <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800837e:	4619      	mov	r1, r3
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 f8a5 	bl	80084d0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800838c:	b2db      	uxtb	r3, r3
 800838e:	2b28      	cmp	r3, #40	@ 0x28
 8008390:	d141      	bne.n	8008416 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8008392:	6979      	ldr	r1, [r7, #20]
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 f845 	bl	8008424 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800839a:	e03c      	b.n	8008416 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80083a4:	d014      	beq.n	80083d0 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f7ff fd84 	bl	8007eb4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	4a1c      	ldr	r2, [pc, #112]	@ (8008420 <I2C_ITSlaveCplt+0x4b0>)
 80083b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2220      	movs	r2, #32
 80083b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2200      	movs	r2, #0
 80083be:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f7ff fb24 	bl	8007a16 <HAL_I2C_ListenCpltCallback>
}
 80083ce:	e022      	b.n	8008416 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	2b22      	cmp	r3, #34	@ 0x22
 80083da:	d10e      	bne.n	80083fa <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2220      	movs	r2, #32
 80083e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2200      	movs	r2, #0
 80083ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f7ff faf7 	bl	80079e6 <HAL_I2C_SlaveRxCpltCallback>
}
 80083f8:	e00d      	b.n	8008416 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2220      	movs	r2, #32
 80083fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f7ff fade 	bl	80079d2 <HAL_I2C_SlaveTxCpltCallback>
}
 8008416:	bf00      	nop
 8008418:	3718      	adds	r7, #24
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}
 800841e:	bf00      	nop
 8008420:	ffff0000 	.word	0xffff0000

08008424 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4a26      	ldr	r2, [pc, #152]	@ (80084cc <I2C_ITListenCplt+0xa8>)
 8008432:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2200      	movs	r2, #0
 8008438:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2220      	movs	r2, #32
 800843e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2200      	movs	r2, #0
 8008446:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2200      	movs	r2, #0
 800844e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	089b      	lsrs	r3, r3, #2
 8008454:	f003 0301 	and.w	r3, r3, #1
 8008458:	2b00      	cmp	r3, #0
 800845a:	d022      	beq.n	80084a2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008466:	b2d2      	uxtb	r2, r2
 8008468:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800846e:	1c5a      	adds	r2, r3, #1
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008478:	2b00      	cmp	r3, #0
 800847a:	d012      	beq.n	80084a2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008480:	3b01      	subs	r3, #1
 8008482:	b29a      	uxth	r2, r3
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800848c:	b29b      	uxth	r3, r3
 800848e:	3b01      	subs	r3, #1
 8008490:	b29a      	uxth	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800849a:	f043 0204 	orr.w	r2, r3, #4
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80084a2:	f248 0103 	movw	r1, #32771	@ 0x8003
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 fb60 	bl	8008b6c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	2210      	movs	r2, #16
 80084b2:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2200      	movs	r2, #0
 80084b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f7ff faaa 	bl	8007a16 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80084c2:	bf00      	nop
 80084c4:	3708      	adds	r7, #8
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	bf00      	nop
 80084cc:	ffff0000 	.word	0xffff0000

080084d0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084e0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2200      	movs	r2, #0
 80084e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	4a6d      	ldr	r2, [pc, #436]	@ (80086a4 <I2C_ITError+0x1d4>)
 80084ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	431a      	orrs	r2, r3
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008502:	7bfb      	ldrb	r3, [r7, #15]
 8008504:	2b28      	cmp	r3, #40	@ 0x28
 8008506:	d005      	beq.n	8008514 <I2C_ITError+0x44>
 8008508:	7bfb      	ldrb	r3, [r7, #15]
 800850a:	2b29      	cmp	r3, #41	@ 0x29
 800850c:	d002      	beq.n	8008514 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800850e:	7bfb      	ldrb	r3, [r7, #15]
 8008510:	2b2a      	cmp	r3, #42	@ 0x2a
 8008512:	d10b      	bne.n	800852c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008514:	2103      	movs	r1, #3
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 fb28 	bl	8008b6c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2228      	movs	r2, #40	@ 0x28
 8008520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	4a60      	ldr	r2, [pc, #384]	@ (80086a8 <I2C_ITError+0x1d8>)
 8008528:	635a      	str	r2, [r3, #52]	@ 0x34
 800852a:	e030      	b.n	800858e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800852c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 fb1b 	bl	8008b6c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 f8e1 	bl	80086fe <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008542:	b2db      	uxtb	r3, r3
 8008544:	2b60      	cmp	r3, #96	@ 0x60
 8008546:	d01f      	beq.n	8008588 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2220      	movs	r2, #32
 800854c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	699b      	ldr	r3, [r3, #24]
 8008556:	f003 0320 	and.w	r3, r3, #32
 800855a:	2b20      	cmp	r3, #32
 800855c:	d114      	bne.n	8008588 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	699b      	ldr	r3, [r3, #24]
 8008564:	f003 0310 	and.w	r3, r3, #16
 8008568:	2b10      	cmp	r3, #16
 800856a:	d109      	bne.n	8008580 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	2210      	movs	r2, #16
 8008572:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008578:	f043 0204 	orr.w	r2, r3, #4
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	2220      	movs	r2, #32
 8008586:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008592:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008598:	2b00      	cmp	r3, #0
 800859a:	d039      	beq.n	8008610 <I2C_ITError+0x140>
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	2b11      	cmp	r3, #17
 80085a0:	d002      	beq.n	80085a8 <I2C_ITError+0xd8>
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	2b21      	cmp	r3, #33	@ 0x21
 80085a6:	d133      	bne.n	8008610 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80085b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80085b6:	d107      	bne.n	80085c8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80085c6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085cc:	4618      	mov	r0, r3
 80085ce:	f7fe f8d7 	bl	8006780 <HAL_DMA_GetState>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d017      	beq.n	8008608 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085dc:	4a33      	ldr	r2, [pc, #204]	@ (80086ac <I2C_ITError+0x1dc>)
 80085de:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2200      	movs	r2, #0
 80085e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ec:	4618      	mov	r0, r3
 80085ee:	f7fc ff57 	bl	80054a0 <HAL_DMA_Abort_IT>
 80085f2:	4603      	mov	r3, r0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d04d      	beq.n	8008694 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008602:	4610      	mov	r0, r2
 8008604:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008606:	e045      	b.n	8008694 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 f851 	bl	80086b0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800860e:	e041      	b.n	8008694 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008614:	2b00      	cmp	r3, #0
 8008616:	d039      	beq.n	800868c <I2C_ITError+0x1bc>
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	2b12      	cmp	r3, #18
 800861c:	d002      	beq.n	8008624 <I2C_ITError+0x154>
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	2b22      	cmp	r3, #34	@ 0x22
 8008622:	d133      	bne.n	800868c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800862e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008632:	d107      	bne.n	8008644 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008642:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008648:	4618      	mov	r0, r3
 800864a:	f7fe f899 	bl	8006780 <HAL_DMA_GetState>
 800864e:	4603      	mov	r3, r0
 8008650:	2b01      	cmp	r3, #1
 8008652:	d017      	beq.n	8008684 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008658:	4a14      	ldr	r2, [pc, #80]	@ (80086ac <I2C_ITError+0x1dc>)
 800865a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2200      	movs	r2, #0
 8008660:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008668:	4618      	mov	r0, r3
 800866a:	f7fc ff19 	bl	80054a0 <HAL_DMA_Abort_IT>
 800866e:	4603      	mov	r3, r0
 8008670:	2b00      	cmp	r3, #0
 8008672:	d011      	beq.n	8008698 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008678:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800867a:	687a      	ldr	r2, [r7, #4]
 800867c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800867e:	4610      	mov	r0, r2
 8008680:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008682:	e009      	b.n	8008698 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 f813 	bl	80086b0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800868a:	e005      	b.n	8008698 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 f80f 	bl	80086b0 <I2C_TreatErrorCallback>
  }
}
 8008692:	e002      	b.n	800869a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008694:	bf00      	nop
 8008696:	e000      	b.n	800869a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008698:	bf00      	nop
}
 800869a:	bf00      	nop
 800869c:	3710      	adds	r7, #16
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	ffff0000 	.word	0xffff0000
 80086a8:	08007a53 	.word	0x08007a53
 80086ac:	08008747 	.word	0x08008747

080086b0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b082      	sub	sp, #8
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	2b60      	cmp	r3, #96	@ 0x60
 80086c2:	d10e      	bne.n	80086e2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2220      	movs	r2, #32
 80086c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2200      	movs	r2, #0
 80086d0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f7ff f9af 	bl	8007a3e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80086e0:	e009      	b.n	80086f6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f7ff f99a 	bl	8007a2a <HAL_I2C_ErrorCallback>
}
 80086f6:	bf00      	nop
 80086f8:	3708      	adds	r7, #8
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80086fe:	b480      	push	{r7}
 8008700:	b083      	sub	sp, #12
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	699b      	ldr	r3, [r3, #24]
 800870c:	f003 0302 	and.w	r3, r3, #2
 8008710:	2b02      	cmp	r3, #2
 8008712:	d103      	bne.n	800871c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	2200      	movs	r2, #0
 800871a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	699b      	ldr	r3, [r3, #24]
 8008722:	f003 0301 	and.w	r3, r3, #1
 8008726:	2b01      	cmp	r3, #1
 8008728:	d007      	beq.n	800873a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	699a      	ldr	r2, [r3, #24]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f042 0201 	orr.w	r2, r2, #1
 8008738:	619a      	str	r2, [r3, #24]
  }
}
 800873a:	bf00      	nop
 800873c:	370c      	adds	r7, #12
 800873e:	46bd      	mov	sp, r7
 8008740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008744:	4770      	bx	lr

08008746 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008746:	b580      	push	{r7, lr}
 8008748:	b084      	sub	sp, #16
 800874a:	af00      	add	r7, sp, #0
 800874c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008752:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008758:	2b00      	cmp	r3, #0
 800875a:	d003      	beq.n	8008764 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008760:	2200      	movs	r2, #0
 8008762:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008768:	2b00      	cmp	r3, #0
 800876a:	d003      	beq.n	8008774 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008770:	2200      	movs	r2, #0
 8008772:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8008774:	68f8      	ldr	r0, [r7, #12]
 8008776:	f7ff ff9b 	bl	80086b0 <I2C_TreatErrorCallback>
}
 800877a:	bf00      	nop
 800877c:	3710      	adds	r7, #16
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}

08008782 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008782:	b580      	push	{r7, lr}
 8008784:	b084      	sub	sp, #16
 8008786:	af00      	add	r7, sp, #0
 8008788:	60f8      	str	r0, [r7, #12]
 800878a:	60b9      	str	r1, [r7, #8]
 800878c:	603b      	str	r3, [r7, #0]
 800878e:	4613      	mov	r3, r2
 8008790:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008792:	e03b      	b.n	800880c <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008794:	69ba      	ldr	r2, [r7, #24]
 8008796:	6839      	ldr	r1, [r7, #0]
 8008798:	68f8      	ldr	r0, [r7, #12]
 800879a:	f000 f8d5 	bl	8008948 <I2C_IsErrorOccurred>
 800879e:	4603      	mov	r3, r0
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d001      	beq.n	80087a8 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80087a4:	2301      	movs	r3, #1
 80087a6:	e041      	b.n	800882c <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087ae:	d02d      	beq.n	800880c <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087b0:	f7fb fbce 	bl	8003f50 <HAL_GetTick>
 80087b4:	4602      	mov	r2, r0
 80087b6:	69bb      	ldr	r3, [r7, #24]
 80087b8:	1ad3      	subs	r3, r2, r3
 80087ba:	683a      	ldr	r2, [r7, #0]
 80087bc:	429a      	cmp	r2, r3
 80087be:	d302      	bcc.n	80087c6 <I2C_WaitOnFlagUntilTimeout+0x44>
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d122      	bne.n	800880c <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	699a      	ldr	r2, [r3, #24]
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	4013      	ands	r3, r2
 80087d0:	68ba      	ldr	r2, [r7, #8]
 80087d2:	429a      	cmp	r2, r3
 80087d4:	bf0c      	ite	eq
 80087d6:	2301      	moveq	r3, #1
 80087d8:	2300      	movne	r3, #0
 80087da:	b2db      	uxtb	r3, r3
 80087dc:	461a      	mov	r2, r3
 80087de:	79fb      	ldrb	r3, [r7, #7]
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d113      	bne.n	800880c <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087e8:	f043 0220 	orr.w	r2, r3, #32
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2220      	movs	r2, #32
 80087f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2200      	movs	r2, #0
 8008804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e00f      	b.n	800882c <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	699a      	ldr	r2, [r3, #24]
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	4013      	ands	r3, r2
 8008816:	68ba      	ldr	r2, [r7, #8]
 8008818:	429a      	cmp	r2, r3
 800881a:	bf0c      	ite	eq
 800881c:	2301      	moveq	r3, #1
 800881e:	2300      	movne	r3, #0
 8008820:	b2db      	uxtb	r3, r3
 8008822:	461a      	mov	r2, r3
 8008824:	79fb      	ldrb	r3, [r7, #7]
 8008826:	429a      	cmp	r2, r3
 8008828:	d0b4      	beq.n	8008794 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800882a:	2300      	movs	r3, #0
}
 800882c:	4618      	mov	r0, r3
 800882e:	3710      	adds	r7, #16
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}

08008834 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b084      	sub	sp, #16
 8008838:	af00      	add	r7, sp, #0
 800883a:	60f8      	str	r0, [r7, #12]
 800883c:	60b9      	str	r1, [r7, #8]
 800883e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008840:	e033      	b.n	80088aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008842:	687a      	ldr	r2, [r7, #4]
 8008844:	68b9      	ldr	r1, [r7, #8]
 8008846:	68f8      	ldr	r0, [r7, #12]
 8008848:	f000 f87e 	bl	8008948 <I2C_IsErrorOccurred>
 800884c:	4603      	mov	r3, r0
 800884e:	2b00      	cmp	r3, #0
 8008850:	d001      	beq.n	8008856 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008852:	2301      	movs	r3, #1
 8008854:	e031      	b.n	80088ba <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800885c:	d025      	beq.n	80088aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800885e:	f7fb fb77 	bl	8003f50 <HAL_GetTick>
 8008862:	4602      	mov	r2, r0
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	1ad3      	subs	r3, r2, r3
 8008868:	68ba      	ldr	r2, [r7, #8]
 800886a:	429a      	cmp	r2, r3
 800886c:	d302      	bcc.n	8008874 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d11a      	bne.n	80088aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	699b      	ldr	r3, [r3, #24]
 800887a:	f003 0302 	and.w	r3, r3, #2
 800887e:	2b02      	cmp	r3, #2
 8008880:	d013      	beq.n	80088aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008886:	f043 0220 	orr.w	r2, r3, #32
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2220      	movs	r2, #32
 8008892:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2200      	movs	r2, #0
 800889a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2200      	movs	r2, #0
 80088a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	e007      	b.n	80088ba <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	699b      	ldr	r3, [r3, #24]
 80088b0:	f003 0302 	and.w	r3, r3, #2
 80088b4:	2b02      	cmp	r3, #2
 80088b6:	d1c4      	bne.n	8008842 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80088b8:	2300      	movs	r3, #0
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3710      	adds	r7, #16
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}

080088c2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80088c2:	b580      	push	{r7, lr}
 80088c4:	b084      	sub	sp, #16
 80088c6:	af00      	add	r7, sp, #0
 80088c8:	60f8      	str	r0, [r7, #12]
 80088ca:	60b9      	str	r1, [r7, #8]
 80088cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80088ce:	e02f      	b.n	8008930 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	68b9      	ldr	r1, [r7, #8]
 80088d4:	68f8      	ldr	r0, [r7, #12]
 80088d6:	f000 f837 	bl	8008948 <I2C_IsErrorOccurred>
 80088da:	4603      	mov	r3, r0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d001      	beq.n	80088e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	e02d      	b.n	8008940 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088e4:	f7fb fb34 	bl	8003f50 <HAL_GetTick>
 80088e8:	4602      	mov	r2, r0
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	1ad3      	subs	r3, r2, r3
 80088ee:	68ba      	ldr	r2, [r7, #8]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d302      	bcc.n	80088fa <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d11a      	bne.n	8008930 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	699b      	ldr	r3, [r3, #24]
 8008900:	f003 0320 	and.w	r3, r3, #32
 8008904:	2b20      	cmp	r3, #32
 8008906:	d013      	beq.n	8008930 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800890c:	f043 0220 	orr.w	r2, r3, #32
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2220      	movs	r2, #32
 8008918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2200      	movs	r2, #0
 8008920:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2200      	movs	r2, #0
 8008928:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800892c:	2301      	movs	r3, #1
 800892e:	e007      	b.n	8008940 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	699b      	ldr	r3, [r3, #24]
 8008936:	f003 0320 	and.w	r3, r3, #32
 800893a:	2b20      	cmp	r3, #32
 800893c:	d1c8      	bne.n	80088d0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800893e:	2300      	movs	r3, #0
}
 8008940:	4618      	mov	r0, r3
 8008942:	3710      	adds	r7, #16
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b08a      	sub	sp, #40	@ 0x28
 800894c:	af00      	add	r7, sp, #0
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	60b9      	str	r1, [r7, #8]
 8008952:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008954:	2300      	movs	r3, #0
 8008956:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	699b      	ldr	r3, [r3, #24]
 8008960:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008962:	2300      	movs	r3, #0
 8008964:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	f003 0310 	and.w	r3, r3, #16
 8008970:	2b00      	cmp	r3, #0
 8008972:	d068      	beq.n	8008a46 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	2210      	movs	r2, #16
 800897a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800897c:	e049      	b.n	8008a12 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008984:	d045      	beq.n	8008a12 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008986:	f7fb fae3 	bl	8003f50 <HAL_GetTick>
 800898a:	4602      	mov	r2, r0
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	1ad3      	subs	r3, r2, r3
 8008990:	68ba      	ldr	r2, [r7, #8]
 8008992:	429a      	cmp	r2, r3
 8008994:	d302      	bcc.n	800899c <I2C_IsErrorOccurred+0x54>
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d13a      	bne.n	8008a12 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80089a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80089ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	699b      	ldr	r3, [r3, #24]
 80089b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80089ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089be:	d121      	bne.n	8008a04 <I2C_IsErrorOccurred+0xbc>
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80089c6:	d01d      	beq.n	8008a04 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80089c8:	7cfb      	ldrb	r3, [r7, #19]
 80089ca:	2b20      	cmp	r3, #32
 80089cc:	d01a      	beq.n	8008a04 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	685a      	ldr	r2, [r3, #4]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80089dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80089de:	f7fb fab7 	bl	8003f50 <HAL_GetTick>
 80089e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80089e4:	e00e      	b.n	8008a04 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80089e6:	f7fb fab3 	bl	8003f50 <HAL_GetTick>
 80089ea:	4602      	mov	r2, r0
 80089ec:	69fb      	ldr	r3, [r7, #28]
 80089ee:	1ad3      	subs	r3, r2, r3
 80089f0:	2b19      	cmp	r3, #25
 80089f2:	d907      	bls.n	8008a04 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80089f4:	6a3b      	ldr	r3, [r7, #32]
 80089f6:	f043 0320 	orr.w	r3, r3, #32
 80089fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80089fc:	2301      	movs	r3, #1
 80089fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8008a02:	e006      	b.n	8008a12 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	699b      	ldr	r3, [r3, #24]
 8008a0a:	f003 0320 	and.w	r3, r3, #32
 8008a0e:	2b20      	cmp	r3, #32
 8008a10:	d1e9      	bne.n	80089e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	699b      	ldr	r3, [r3, #24]
 8008a18:	f003 0320 	and.w	r3, r3, #32
 8008a1c:	2b20      	cmp	r3, #32
 8008a1e:	d003      	beq.n	8008a28 <I2C_IsErrorOccurred+0xe0>
 8008a20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d0aa      	beq.n	800897e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008a28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d103      	bne.n	8008a38 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	2220      	movs	r2, #32
 8008a36:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008a38:	6a3b      	ldr	r3, [r7, #32]
 8008a3a:	f043 0304 	orr.w	r3, r3, #4
 8008a3e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008a40:	2301      	movs	r3, #1
 8008a42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	699b      	ldr	r3, [r3, #24]
 8008a4c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008a4e:	69bb      	ldr	r3, [r7, #24]
 8008a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00b      	beq.n	8008a70 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008a58:	6a3b      	ldr	r3, [r7, #32]
 8008a5a:	f043 0301 	orr.w	r3, r3, #1
 8008a5e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008a68:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d00b      	beq.n	8008a92 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008a7a:	6a3b      	ldr	r3, [r7, #32]
 8008a7c:	f043 0308 	orr.w	r3, r3, #8
 8008a80:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008a8a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008a92:	69bb      	ldr	r3, [r7, #24]
 8008a94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d00b      	beq.n	8008ab4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008a9c:	6a3b      	ldr	r3, [r7, #32]
 8008a9e:	f043 0302 	orr.w	r3, r3, #2
 8008aa2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008aac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008ab4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d01c      	beq.n	8008af6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008abc:	68f8      	ldr	r0, [r7, #12]
 8008abe:	f7ff fe1e 	bl	80086fe <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	6859      	ldr	r1, [r3, #4]
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681a      	ldr	r2, [r3, #0]
 8008acc:	4b0d      	ldr	r3, [pc, #52]	@ (8008b04 <I2C_IsErrorOccurred+0x1bc>)
 8008ace:	400b      	ands	r3, r1
 8008ad0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ad6:	6a3b      	ldr	r3, [r7, #32]
 8008ad8:	431a      	orrs	r2, r3
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	2220      	movs	r2, #32
 8008ae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2200      	movs	r2, #0
 8008af2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008af6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3728      	adds	r7, #40	@ 0x28
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}
 8008b02:	bf00      	nop
 8008b04:	fe00e800 	.word	0xfe00e800

08008b08 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b087      	sub	sp, #28
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	60f8      	str	r0, [r7, #12]
 8008b10:	607b      	str	r3, [r7, #4]
 8008b12:	460b      	mov	r3, r1
 8008b14:	817b      	strh	r3, [r7, #10]
 8008b16:	4613      	mov	r3, r2
 8008b18:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008b1a:	897b      	ldrh	r3, [r7, #10]
 8008b1c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008b20:	7a7b      	ldrb	r3, [r7, #9]
 8008b22:	041b      	lsls	r3, r3, #16
 8008b24:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008b28:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008b2e:	6a3b      	ldr	r3, [r7, #32]
 8008b30:	4313      	orrs	r3, r2
 8008b32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b36:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	685a      	ldr	r2, [r3, #4]
 8008b3e:	6a3b      	ldr	r3, [r7, #32]
 8008b40:	0d5b      	lsrs	r3, r3, #21
 8008b42:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8008b46:	4b08      	ldr	r3, [pc, #32]	@ (8008b68 <I2C_TransferConfig+0x60>)
 8008b48:	430b      	orrs	r3, r1
 8008b4a:	43db      	mvns	r3, r3
 8008b4c:	ea02 0103 	and.w	r1, r2, r3
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	697a      	ldr	r2, [r7, #20]
 8008b56:	430a      	orrs	r2, r1
 8008b58:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008b5a:	bf00      	nop
 8008b5c:	371c      	adds	r7, #28
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr
 8008b66:	bf00      	nop
 8008b68:	03ff63ff 	.word	0x03ff63ff

08008b6c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b085      	sub	sp, #20
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	460b      	mov	r3, r1
 8008b76:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008b7c:	887b      	ldrh	r3, [r7, #2]
 8008b7e:	f003 0301 	and.w	r3, r3, #1
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d00f      	beq.n	8008ba6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8008b8c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b94:	b2db      	uxtb	r3, r3
 8008b96:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008b9a:	2b28      	cmp	r3, #40	@ 0x28
 8008b9c:	d003      	beq.n	8008ba6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008ba4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008ba6:	887b      	ldrh	r3, [r7, #2]
 8008ba8:	f003 0302 	and.w	r3, r3, #2
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00f      	beq.n	8008bd0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8008bb6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008bc4:	2b28      	cmp	r3, #40	@ 0x28
 8008bc6:	d003      	beq.n	8008bd0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008bce:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008bd0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	da03      	bge.n	8008be0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008bde:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008be0:	887b      	ldrh	r3, [r7, #2]
 8008be2:	2b10      	cmp	r3, #16
 8008be4:	d103      	bne.n	8008bee <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008bec:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008bee:	887b      	ldrh	r3, [r7, #2]
 8008bf0:	2b20      	cmp	r3, #32
 8008bf2:	d103      	bne.n	8008bfc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f043 0320 	orr.w	r3, r3, #32
 8008bfa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008bfc:	887b      	ldrh	r3, [r7, #2]
 8008bfe:	2b40      	cmp	r3, #64	@ 0x40
 8008c00:	d103      	bne.n	8008c0a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c08:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	6819      	ldr	r1, [r3, #0]
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	43da      	mvns	r2, r3
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	400a      	ands	r2, r1
 8008c1a:	601a      	str	r2, [r3, #0]
}
 8008c1c:	bf00      	nop
 8008c1e:	3714      	adds	r7, #20
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b083      	sub	sp, #12
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
 8008c30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c38:	b2db      	uxtb	r3, r3
 8008c3a:	2b20      	cmp	r3, #32
 8008c3c:	d138      	bne.n	8008cb0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d101      	bne.n	8008c4c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008c48:	2302      	movs	r3, #2
 8008c4a:	e032      	b.n	8008cb2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2224      	movs	r2, #36	@ 0x24
 8008c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f022 0201 	bic.w	r2, r2, #1
 8008c6a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008c7a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	6819      	ldr	r1, [r3, #0]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	683a      	ldr	r2, [r7, #0]
 8008c88:	430a      	orrs	r2, r1
 8008c8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f042 0201 	orr.w	r2, r2, #1
 8008c9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2220      	movs	r2, #32
 8008ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008cac:	2300      	movs	r3, #0
 8008cae:	e000      	b.n	8008cb2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008cb0:	2302      	movs	r3, #2
  }
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	370c      	adds	r7, #12
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr

08008cbe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008cbe:	b480      	push	{r7}
 8008cc0:	b085      	sub	sp, #20
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
 8008cc6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008cce:	b2db      	uxtb	r3, r3
 8008cd0:	2b20      	cmp	r3, #32
 8008cd2:	d139      	bne.n	8008d48 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008cda:	2b01      	cmp	r3, #1
 8008cdc:	d101      	bne.n	8008ce2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008cde:	2302      	movs	r3, #2
 8008ce0:	e033      	b.n	8008d4a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2201      	movs	r2, #1
 8008ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2224      	movs	r2, #36	@ 0x24
 8008cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	681a      	ldr	r2, [r3, #0]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f022 0201 	bic.w	r2, r2, #1
 8008d00:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008d10:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	021b      	lsls	r3, r3, #8
 8008d16:	68fa      	ldr	r2, [r7, #12]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	68fa      	ldr	r2, [r7, #12]
 8008d22:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f042 0201 	orr.w	r2, r2, #1
 8008d32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2220      	movs	r2, #32
 8008d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008d44:	2300      	movs	r3, #0
 8008d46:	e000      	b.n	8008d4a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008d48:	2302      	movs	r3, #2
  }
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3714      	adds	r7, #20
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d54:	4770      	bx	lr

08008d56 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008d56:	b580      	push	{r7, lr}
 8008d58:	b086      	sub	sp, #24
 8008d5a:	af02      	add	r7, sp, #8
 8008d5c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d101      	bne.n	8008d68 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008d64:	2301      	movs	r3, #1
 8008d66:	e0fe      	b.n	8008f66 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8008d6e:	b2db      	uxtb	r3, r3
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d106      	bne.n	8008d82 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2200      	movs	r2, #0
 8008d78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f00b f82d 	bl	8013ddc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2203      	movs	r2, #3
 8008d86:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f007 fbed 	bl	801056e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6818      	ldr	r0, [r3, #0]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	7c1a      	ldrb	r2, [r3, #16]
 8008d9c:	f88d 2000 	strb.w	r2, [sp]
 8008da0:	3304      	adds	r3, #4
 8008da2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008da4:	f007 fabe 	bl	8010324 <USB_CoreInit>
 8008da8:	4603      	mov	r3, r0
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d005      	beq.n	8008dba <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2202      	movs	r2, #2
 8008db2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e0d5      	b.n	8008f66 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f007 fbe5 	bl	8010590 <USB_SetCurrentMode>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d005      	beq.n	8008dd8 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2202      	movs	r2, #2
 8008dd0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e0c6      	b.n	8008f66 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008dd8:	2300      	movs	r3, #0
 8008dda:	73fb      	strb	r3, [r7, #15]
 8008ddc:	e04a      	b.n	8008e74 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008dde:	7bfa      	ldrb	r2, [r7, #15]
 8008de0:	6879      	ldr	r1, [r7, #4]
 8008de2:	4613      	mov	r3, r2
 8008de4:	00db      	lsls	r3, r3, #3
 8008de6:	4413      	add	r3, r2
 8008de8:	009b      	lsls	r3, r3, #2
 8008dea:	440b      	add	r3, r1
 8008dec:	3315      	adds	r3, #21
 8008dee:	2201      	movs	r2, #1
 8008df0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008df2:	7bfa      	ldrb	r2, [r7, #15]
 8008df4:	6879      	ldr	r1, [r7, #4]
 8008df6:	4613      	mov	r3, r2
 8008df8:	00db      	lsls	r3, r3, #3
 8008dfa:	4413      	add	r3, r2
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	440b      	add	r3, r1
 8008e00:	3314      	adds	r3, #20
 8008e02:	7bfa      	ldrb	r2, [r7, #15]
 8008e04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008e06:	7bfa      	ldrb	r2, [r7, #15]
 8008e08:	7bfb      	ldrb	r3, [r7, #15]
 8008e0a:	b298      	uxth	r0, r3
 8008e0c:	6879      	ldr	r1, [r7, #4]
 8008e0e:	4613      	mov	r3, r2
 8008e10:	00db      	lsls	r3, r3, #3
 8008e12:	4413      	add	r3, r2
 8008e14:	009b      	lsls	r3, r3, #2
 8008e16:	440b      	add	r3, r1
 8008e18:	332e      	adds	r3, #46	@ 0x2e
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008e1e:	7bfa      	ldrb	r2, [r7, #15]
 8008e20:	6879      	ldr	r1, [r7, #4]
 8008e22:	4613      	mov	r3, r2
 8008e24:	00db      	lsls	r3, r3, #3
 8008e26:	4413      	add	r3, r2
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	440b      	add	r3, r1
 8008e2c:	3318      	adds	r3, #24
 8008e2e:	2200      	movs	r2, #0
 8008e30:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008e32:	7bfa      	ldrb	r2, [r7, #15]
 8008e34:	6879      	ldr	r1, [r7, #4]
 8008e36:	4613      	mov	r3, r2
 8008e38:	00db      	lsls	r3, r3, #3
 8008e3a:	4413      	add	r3, r2
 8008e3c:	009b      	lsls	r3, r3, #2
 8008e3e:	440b      	add	r3, r1
 8008e40:	331c      	adds	r3, #28
 8008e42:	2200      	movs	r2, #0
 8008e44:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008e46:	7bfa      	ldrb	r2, [r7, #15]
 8008e48:	6879      	ldr	r1, [r7, #4]
 8008e4a:	4613      	mov	r3, r2
 8008e4c:	00db      	lsls	r3, r3, #3
 8008e4e:	4413      	add	r3, r2
 8008e50:	009b      	lsls	r3, r3, #2
 8008e52:	440b      	add	r3, r1
 8008e54:	3320      	adds	r3, #32
 8008e56:	2200      	movs	r2, #0
 8008e58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008e5a:	7bfa      	ldrb	r2, [r7, #15]
 8008e5c:	6879      	ldr	r1, [r7, #4]
 8008e5e:	4613      	mov	r3, r2
 8008e60:	00db      	lsls	r3, r3, #3
 8008e62:	4413      	add	r3, r2
 8008e64:	009b      	lsls	r3, r3, #2
 8008e66:	440b      	add	r3, r1
 8008e68:	3324      	adds	r3, #36	@ 0x24
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e6e:	7bfb      	ldrb	r3, [r7, #15]
 8008e70:	3301      	adds	r3, #1
 8008e72:	73fb      	strb	r3, [r7, #15]
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	791b      	ldrb	r3, [r3, #4]
 8008e78:	7bfa      	ldrb	r2, [r7, #15]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d3af      	bcc.n	8008dde <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e7e:	2300      	movs	r3, #0
 8008e80:	73fb      	strb	r3, [r7, #15]
 8008e82:	e044      	b.n	8008f0e <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008e84:	7bfa      	ldrb	r2, [r7, #15]
 8008e86:	6879      	ldr	r1, [r7, #4]
 8008e88:	4613      	mov	r3, r2
 8008e8a:	00db      	lsls	r3, r3, #3
 8008e8c:	4413      	add	r3, r2
 8008e8e:	009b      	lsls	r3, r3, #2
 8008e90:	440b      	add	r3, r1
 8008e92:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8008e96:	2200      	movs	r2, #0
 8008e98:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008e9a:	7bfa      	ldrb	r2, [r7, #15]
 8008e9c:	6879      	ldr	r1, [r7, #4]
 8008e9e:	4613      	mov	r3, r2
 8008ea0:	00db      	lsls	r3, r3, #3
 8008ea2:	4413      	add	r3, r2
 8008ea4:	009b      	lsls	r3, r3, #2
 8008ea6:	440b      	add	r3, r1
 8008ea8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8008eac:	7bfa      	ldrb	r2, [r7, #15]
 8008eae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008eb0:	7bfa      	ldrb	r2, [r7, #15]
 8008eb2:	6879      	ldr	r1, [r7, #4]
 8008eb4:	4613      	mov	r3, r2
 8008eb6:	00db      	lsls	r3, r3, #3
 8008eb8:	4413      	add	r3, r2
 8008eba:	009b      	lsls	r3, r3, #2
 8008ebc:	440b      	add	r3, r1
 8008ebe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008ec6:	7bfa      	ldrb	r2, [r7, #15]
 8008ec8:	6879      	ldr	r1, [r7, #4]
 8008eca:	4613      	mov	r3, r2
 8008ecc:	00db      	lsls	r3, r3, #3
 8008ece:	4413      	add	r3, r2
 8008ed0:	009b      	lsls	r3, r3, #2
 8008ed2:	440b      	add	r3, r1
 8008ed4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8008ed8:	2200      	movs	r2, #0
 8008eda:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008edc:	7bfa      	ldrb	r2, [r7, #15]
 8008ede:	6879      	ldr	r1, [r7, #4]
 8008ee0:	4613      	mov	r3, r2
 8008ee2:	00db      	lsls	r3, r3, #3
 8008ee4:	4413      	add	r3, r2
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	440b      	add	r3, r1
 8008eea:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008eee:	2200      	movs	r2, #0
 8008ef0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008ef2:	7bfa      	ldrb	r2, [r7, #15]
 8008ef4:	6879      	ldr	r1, [r7, #4]
 8008ef6:	4613      	mov	r3, r2
 8008ef8:	00db      	lsls	r3, r3, #3
 8008efa:	4413      	add	r3, r2
 8008efc:	009b      	lsls	r3, r3, #2
 8008efe:	440b      	add	r3, r1
 8008f00:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008f04:	2200      	movs	r2, #0
 8008f06:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008f08:	7bfb      	ldrb	r3, [r7, #15]
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	73fb      	strb	r3, [r7, #15]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	791b      	ldrb	r3, [r3, #4]
 8008f12:	7bfa      	ldrb	r2, [r7, #15]
 8008f14:	429a      	cmp	r2, r3
 8008f16:	d3b5      	bcc.n	8008e84 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6818      	ldr	r0, [r3, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	7c1a      	ldrb	r2, [r3, #16]
 8008f20:	f88d 2000 	strb.w	r2, [sp]
 8008f24:	3304      	adds	r3, #4
 8008f26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008f28:	f007 fb7e 	bl	8010628 <USB_DevInit>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d005      	beq.n	8008f3e <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2202      	movs	r2, #2
 8008f36:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	e013      	b.n	8008f66 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2200      	movs	r2, #0
 8008f42:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2201      	movs	r2, #1
 8008f48:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	7b1b      	ldrb	r3, [r3, #12]
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d102      	bne.n	8008f5a <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f001 f96f 	bl	800a238 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f008 fbc1 	bl	80116e6 <USB_DevDisconnect>

  return HAL_OK;
 8008f64:	2300      	movs	r3, #0
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3710      	adds	r7, #16
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}

08008f6e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008f6e:	b580      	push	{r7, lr}
 8008f70:	b084      	sub	sp, #16
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d101      	bne.n	8008f8a <HAL_PCD_Start+0x1c>
 8008f86:	2302      	movs	r3, #2
 8008f88:	e022      	b.n	8008fd0 <HAL_PCD_Start+0x62>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	68db      	ldr	r3, [r3, #12]
 8008f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d009      	beq.n	8008fb2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d105      	bne.n	8008fb2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008faa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f007 fac8 	bl	801054c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f008 fb6f 	bl	80116a4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008fce:	2300      	movs	r3, #0
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3710      	adds	r7, #16
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008fd8:	b590      	push	{r4, r7, lr}
 8008fda:	b08d      	sub	sp, #52	@ 0x34
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fe6:	6a3b      	ldr	r3, [r7, #32]
 8008fe8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f008 fc2d 	bl	801184e <USB_GetMode>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	f040 84b9 	bne.w	800996e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4618      	mov	r0, r3
 8009002:	f008 fb91 	bl	8011728 <USB_ReadInterrupts>
 8009006:	4603      	mov	r3, r0
 8009008:	2b00      	cmp	r3, #0
 800900a:	f000 84af 	beq.w	800996c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800900e:	69fb      	ldr	r3, [r7, #28]
 8009010:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	0a1b      	lsrs	r3, r3, #8
 8009018:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4618      	mov	r0, r3
 8009028:	f008 fb7e 	bl	8011728 <USB_ReadInterrupts>
 800902c:	4603      	mov	r3, r0
 800902e:	f003 0302 	and.w	r3, r3, #2
 8009032:	2b02      	cmp	r3, #2
 8009034:	d107      	bne.n	8009046 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	695a      	ldr	r2, [r3, #20]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f002 0202 	and.w	r2, r2, #2
 8009044:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4618      	mov	r0, r3
 800904c:	f008 fb6c 	bl	8011728 <USB_ReadInterrupts>
 8009050:	4603      	mov	r3, r0
 8009052:	f003 0310 	and.w	r3, r3, #16
 8009056:	2b10      	cmp	r3, #16
 8009058:	d161      	bne.n	800911e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	699a      	ldr	r2, [r3, #24]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f022 0210 	bic.w	r2, r2, #16
 8009068:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800906a:	6a3b      	ldr	r3, [r7, #32]
 800906c:	6a1b      	ldr	r3, [r3, #32]
 800906e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8009070:	69bb      	ldr	r3, [r7, #24]
 8009072:	f003 020f 	and.w	r2, r3, #15
 8009076:	4613      	mov	r3, r2
 8009078:	00db      	lsls	r3, r3, #3
 800907a:	4413      	add	r3, r2
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009082:	687a      	ldr	r2, [r7, #4]
 8009084:	4413      	add	r3, r2
 8009086:	3304      	adds	r3, #4
 8009088:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800908a:	69bb      	ldr	r3, [r7, #24]
 800908c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8009090:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009094:	d124      	bne.n	80090e0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009096:	69ba      	ldr	r2, [r7, #24]
 8009098:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800909c:	4013      	ands	r3, r2
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d035      	beq.n	800910e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80090a6:	69bb      	ldr	r3, [r7, #24]
 80090a8:	091b      	lsrs	r3, r3, #4
 80090aa:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80090ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	461a      	mov	r2, r3
 80090b4:	6a38      	ldr	r0, [r7, #32]
 80090b6:	f008 f9a3 	bl	8011400 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	68da      	ldr	r2, [r3, #12]
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	091b      	lsrs	r3, r3, #4
 80090c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80090c6:	441a      	add	r2, r3
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	695a      	ldr	r2, [r3, #20]
 80090d0:	69bb      	ldr	r3, [r7, #24]
 80090d2:	091b      	lsrs	r3, r3, #4
 80090d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80090d8:	441a      	add	r2, r3
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	615a      	str	r2, [r3, #20]
 80090de:	e016      	b.n	800910e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80090e0:	69bb      	ldr	r3, [r7, #24]
 80090e2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80090e6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80090ea:	d110      	bne.n	800910e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80090f2:	2208      	movs	r2, #8
 80090f4:	4619      	mov	r1, r3
 80090f6:	6a38      	ldr	r0, [r7, #32]
 80090f8:	f008 f982 	bl	8011400 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	695a      	ldr	r2, [r3, #20]
 8009100:	69bb      	ldr	r3, [r7, #24]
 8009102:	091b      	lsrs	r3, r3, #4
 8009104:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009108:	441a      	add	r2, r3
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	699a      	ldr	r2, [r3, #24]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f042 0210 	orr.w	r2, r2, #16
 800911c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4618      	mov	r0, r3
 8009124:	f008 fb00 	bl	8011728 <USB_ReadInterrupts>
 8009128:	4603      	mov	r3, r0
 800912a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800912e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009132:	f040 80a7 	bne.w	8009284 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8009136:	2300      	movs	r3, #0
 8009138:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	4618      	mov	r0, r3
 8009140:	f008 fb05 	bl	801174e <USB_ReadDevAllOutEpInterrupt>
 8009144:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8009146:	e099      	b.n	800927c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800914a:	f003 0301 	and.w	r3, r3, #1
 800914e:	2b00      	cmp	r3, #0
 8009150:	f000 808e 	beq.w	8009270 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800915a:	b2d2      	uxtb	r2, r2
 800915c:	4611      	mov	r1, r2
 800915e:	4618      	mov	r0, r3
 8009160:	f008 fb29 	bl	80117b6 <USB_ReadDevOutEPInterrupt>
 8009164:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	f003 0301 	and.w	r3, r3, #1
 800916c:	2b00      	cmp	r3, #0
 800916e:	d00c      	beq.n	800918a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8009170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009172:	015a      	lsls	r2, r3, #5
 8009174:	69fb      	ldr	r3, [r7, #28]
 8009176:	4413      	add	r3, r2
 8009178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800917c:	461a      	mov	r2, r3
 800917e:	2301      	movs	r3, #1
 8009180:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8009182:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f000 fed1 	bl	8009f2c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	f003 0308 	and.w	r3, r3, #8
 8009190:	2b00      	cmp	r3, #0
 8009192:	d00c      	beq.n	80091ae <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009196:	015a      	lsls	r2, r3, #5
 8009198:	69fb      	ldr	r3, [r7, #28]
 800919a:	4413      	add	r3, r2
 800919c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091a0:	461a      	mov	r2, r3
 80091a2:	2308      	movs	r3, #8
 80091a4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80091a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f000 ffa7 	bl	800a0fc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	f003 0310 	and.w	r3, r3, #16
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d008      	beq.n	80091ca <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80091b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ba:	015a      	lsls	r2, r3, #5
 80091bc:	69fb      	ldr	r3, [r7, #28]
 80091be:	4413      	add	r3, r2
 80091c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091c4:	461a      	mov	r2, r3
 80091c6:	2310      	movs	r3, #16
 80091c8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	f003 0302 	and.w	r3, r3, #2
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d030      	beq.n	8009236 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80091d4:	6a3b      	ldr	r3, [r7, #32]
 80091d6:	695b      	ldr	r3, [r3, #20]
 80091d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091dc:	2b80      	cmp	r3, #128	@ 0x80
 80091de:	d109      	bne.n	80091f4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80091e0:	69fb      	ldr	r3, [r7, #28]
 80091e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091e6:	685b      	ldr	r3, [r3, #4]
 80091e8:	69fa      	ldr	r2, [r7, #28]
 80091ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80091ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80091f2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80091f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091f6:	4613      	mov	r3, r2
 80091f8:	00db      	lsls	r3, r3, #3
 80091fa:	4413      	add	r3, r2
 80091fc:	009b      	lsls	r3, r3, #2
 80091fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	4413      	add	r3, r2
 8009206:	3304      	adds	r3, #4
 8009208:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	78db      	ldrb	r3, [r3, #3]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d108      	bne.n	8009224 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	2200      	movs	r2, #0
 8009216:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800921a:	b2db      	uxtb	r3, r3
 800921c:	4619      	mov	r1, r3
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f00a ff12 	bl	8014048 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8009224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009226:	015a      	lsls	r2, r3, #5
 8009228:	69fb      	ldr	r3, [r7, #28]
 800922a:	4413      	add	r3, r2
 800922c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009230:	461a      	mov	r2, r3
 8009232:	2302      	movs	r3, #2
 8009234:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	f003 0320 	and.w	r3, r3, #32
 800923c:	2b00      	cmp	r3, #0
 800923e:	d008      	beq.n	8009252 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009242:	015a      	lsls	r2, r3, #5
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	4413      	add	r3, r2
 8009248:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800924c:	461a      	mov	r2, r3
 800924e:	2320      	movs	r3, #32
 8009250:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009258:	2b00      	cmp	r3, #0
 800925a:	d009      	beq.n	8009270 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800925c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800925e:	015a      	lsls	r2, r3, #5
 8009260:	69fb      	ldr	r3, [r7, #28]
 8009262:	4413      	add	r3, r2
 8009264:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009268:	461a      	mov	r2, r3
 800926a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800926e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009272:	3301      	adds	r3, #1
 8009274:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8009276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009278:	085b      	lsrs	r3, r3, #1
 800927a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800927c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800927e:	2b00      	cmp	r3, #0
 8009280:	f47f af62 	bne.w	8009148 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4618      	mov	r0, r3
 800928a:	f008 fa4d 	bl	8011728 <USB_ReadInterrupts>
 800928e:	4603      	mov	r3, r0
 8009290:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009294:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009298:	f040 80db 	bne.w	8009452 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4618      	mov	r0, r3
 80092a2:	f008 fa6e 	bl	8011782 <USB_ReadDevAllInEpInterrupt>
 80092a6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80092a8:	2300      	movs	r3, #0
 80092aa:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80092ac:	e0cd      	b.n	800944a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80092ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b0:	f003 0301 	and.w	r3, r3, #1
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	f000 80c2 	beq.w	800943e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092c0:	b2d2      	uxtb	r2, r2
 80092c2:	4611      	mov	r1, r2
 80092c4:	4618      	mov	r0, r3
 80092c6:	f008 fa94 	bl	80117f2 <USB_ReadDevInEPInterrupt>
 80092ca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	f003 0301 	and.w	r3, r3, #1
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d057      	beq.n	8009386 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80092d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d8:	f003 030f 	and.w	r3, r3, #15
 80092dc:	2201      	movs	r2, #1
 80092de:	fa02 f303 	lsl.w	r3, r2, r3
 80092e2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80092e4:	69fb      	ldr	r3, [r7, #28]
 80092e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	43db      	mvns	r3, r3
 80092f0:	69f9      	ldr	r1, [r7, #28]
 80092f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80092f6:	4013      	ands	r3, r2
 80092f8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80092fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092fc:	015a      	lsls	r2, r3, #5
 80092fe:	69fb      	ldr	r3, [r7, #28]
 8009300:	4413      	add	r3, r2
 8009302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009306:	461a      	mov	r2, r3
 8009308:	2301      	movs	r3, #1
 800930a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	799b      	ldrb	r3, [r3, #6]
 8009310:	2b01      	cmp	r3, #1
 8009312:	d132      	bne.n	800937a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009314:	6879      	ldr	r1, [r7, #4]
 8009316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009318:	4613      	mov	r3, r2
 800931a:	00db      	lsls	r3, r3, #3
 800931c:	4413      	add	r3, r2
 800931e:	009b      	lsls	r3, r3, #2
 8009320:	440b      	add	r3, r1
 8009322:	3320      	adds	r3, #32
 8009324:	6819      	ldr	r1, [r3, #0]
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800932a:	4613      	mov	r3, r2
 800932c:	00db      	lsls	r3, r3, #3
 800932e:	4413      	add	r3, r2
 8009330:	009b      	lsls	r3, r3, #2
 8009332:	4403      	add	r3, r0
 8009334:	331c      	adds	r3, #28
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4419      	add	r1, r3
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800933e:	4613      	mov	r3, r2
 8009340:	00db      	lsls	r3, r3, #3
 8009342:	4413      	add	r3, r2
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	4403      	add	r3, r0
 8009348:	3320      	adds	r3, #32
 800934a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800934c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800934e:	2b00      	cmp	r3, #0
 8009350:	d113      	bne.n	800937a <HAL_PCD_IRQHandler+0x3a2>
 8009352:	6879      	ldr	r1, [r7, #4]
 8009354:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009356:	4613      	mov	r3, r2
 8009358:	00db      	lsls	r3, r3, #3
 800935a:	4413      	add	r3, r2
 800935c:	009b      	lsls	r3, r3, #2
 800935e:	440b      	add	r3, r1
 8009360:	3324      	adds	r3, #36	@ 0x24
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d108      	bne.n	800937a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6818      	ldr	r0, [r3, #0]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009372:	461a      	mov	r2, r3
 8009374:	2101      	movs	r1, #1
 8009376:	f008 fa9d 	bl	80118b4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800937a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800937c:	b2db      	uxtb	r3, r3
 800937e:	4619      	mov	r1, r3
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f00a fddc 	bl	8013f3e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	f003 0308 	and.w	r3, r3, #8
 800938c:	2b00      	cmp	r3, #0
 800938e:	d008      	beq.n	80093a2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009392:	015a      	lsls	r2, r3, #5
 8009394:	69fb      	ldr	r3, [r7, #28]
 8009396:	4413      	add	r3, r2
 8009398:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800939c:	461a      	mov	r2, r3
 800939e:	2308      	movs	r3, #8
 80093a0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	f003 0310 	and.w	r3, r3, #16
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d008      	beq.n	80093be <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80093ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ae:	015a      	lsls	r2, r3, #5
 80093b0:	69fb      	ldr	r3, [r7, #28]
 80093b2:	4413      	add	r3, r2
 80093b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093b8:	461a      	mov	r2, r3
 80093ba:	2310      	movs	r3, #16
 80093bc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d008      	beq.n	80093da <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80093c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ca:	015a      	lsls	r2, r3, #5
 80093cc:	69fb      	ldr	r3, [r7, #28]
 80093ce:	4413      	add	r3, r2
 80093d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093d4:	461a      	mov	r2, r3
 80093d6:	2340      	movs	r3, #64	@ 0x40
 80093d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	f003 0302 	and.w	r3, r3, #2
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d023      	beq.n	800942c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80093e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80093e6:	6a38      	ldr	r0, [r7, #32]
 80093e8:	f007 fa7c 	bl	80108e4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80093ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093ee:	4613      	mov	r3, r2
 80093f0:	00db      	lsls	r3, r3, #3
 80093f2:	4413      	add	r3, r2
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	3310      	adds	r3, #16
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	4413      	add	r3, r2
 80093fc:	3304      	adds	r3, #4
 80093fe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	78db      	ldrb	r3, [r3, #3]
 8009404:	2b01      	cmp	r3, #1
 8009406:	d108      	bne.n	800941a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	2200      	movs	r2, #0
 800940c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800940e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009410:	b2db      	uxtb	r3, r3
 8009412:	4619      	mov	r1, r3
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f00a fe29 	bl	801406c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800941a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800941c:	015a      	lsls	r2, r3, #5
 800941e:	69fb      	ldr	r3, [r7, #28]
 8009420:	4413      	add	r3, r2
 8009422:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009426:	461a      	mov	r2, r3
 8009428:	2302      	movs	r3, #2
 800942a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009432:	2b00      	cmp	r3, #0
 8009434:	d003      	beq.n	800943e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009436:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f000 fcea 	bl	8009e12 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800943e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009440:	3301      	adds	r3, #1
 8009442:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8009444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009446:	085b      	lsrs	r3, r3, #1
 8009448:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800944a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800944c:	2b00      	cmp	r3, #0
 800944e:	f47f af2e 	bne.w	80092ae <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4618      	mov	r0, r3
 8009458:	f008 f966 	bl	8011728 <USB_ReadInterrupts>
 800945c:	4603      	mov	r3, r0
 800945e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009462:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009466:	d122      	bne.n	80094ae <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009468:	69fb      	ldr	r3, [r7, #28]
 800946a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	69fa      	ldr	r2, [r7, #28]
 8009472:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009476:	f023 0301 	bic.w	r3, r3, #1
 800947a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8009482:	2b01      	cmp	r3, #1
 8009484:	d108      	bne.n	8009498 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2200      	movs	r2, #0
 800948a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800948e:	2100      	movs	r1, #0
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 fef5 	bl	800a280 <HAL_PCDEx_LPM_Callback>
 8009496:	e002      	b.n	800949e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f00a fdc7 	bl	801402c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	695a      	ldr	r2, [r3, #20]
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80094ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4618      	mov	r0, r3
 80094b4:	f008 f938 	bl	8011728 <USB_ReadInterrupts>
 80094b8:	4603      	mov	r3, r0
 80094ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80094be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094c2:	d112      	bne.n	80094ea <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80094c4:	69fb      	ldr	r3, [r7, #28]
 80094c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	f003 0301 	and.w	r3, r3, #1
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d102      	bne.n	80094da <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f00a fd83 	bl	8013fe0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	695a      	ldr	r2, [r3, #20]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80094e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4618      	mov	r0, r3
 80094f0:	f008 f91a 	bl	8011728 <USB_ReadInterrupts>
 80094f4:	4603      	mov	r3, r0
 80094f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094fe:	d121      	bne.n	8009544 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	695a      	ldr	r2, [r3, #20]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800950e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8009516:	2b00      	cmp	r3, #0
 8009518:	d111      	bne.n	800953e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2201      	movs	r2, #1
 800951e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009528:	089b      	lsrs	r3, r3, #2
 800952a:	f003 020f 	and.w	r2, r3, #15
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009534:	2101      	movs	r1, #1
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 fea2 	bl	800a280 <HAL_PCDEx_LPM_Callback>
 800953c:	e002      	b.n	8009544 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f00a fd4e 	bl	8013fe0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	4618      	mov	r0, r3
 800954a:	f008 f8ed 	bl	8011728 <USB_ReadInterrupts>
 800954e:	4603      	mov	r3, r0
 8009550:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009554:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009558:	f040 80b7 	bne.w	80096ca <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800955c:	69fb      	ldr	r3, [r7, #28]
 800955e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	69fa      	ldr	r2, [r7, #28]
 8009566:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800956a:	f023 0301 	bic.w	r3, r3, #1
 800956e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	2110      	movs	r1, #16
 8009576:	4618      	mov	r0, r3
 8009578:	f007 f9b4 	bl	80108e4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800957c:	2300      	movs	r3, #0
 800957e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009580:	e046      	b.n	8009610 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009584:	015a      	lsls	r2, r3, #5
 8009586:	69fb      	ldr	r3, [r7, #28]
 8009588:	4413      	add	r3, r2
 800958a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800958e:	461a      	mov	r2, r3
 8009590:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009594:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009598:	015a      	lsls	r2, r3, #5
 800959a:	69fb      	ldr	r3, [r7, #28]
 800959c:	4413      	add	r3, r2
 800959e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095a6:	0151      	lsls	r1, r2, #5
 80095a8:	69fa      	ldr	r2, [r7, #28]
 80095aa:	440a      	add	r2, r1
 80095ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80095b4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80095b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095b8:	015a      	lsls	r2, r3, #5
 80095ba:	69fb      	ldr	r3, [r7, #28]
 80095bc:	4413      	add	r3, r2
 80095be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095c2:	461a      	mov	r2, r3
 80095c4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80095c8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80095ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095cc:	015a      	lsls	r2, r3, #5
 80095ce:	69fb      	ldr	r3, [r7, #28]
 80095d0:	4413      	add	r3, r2
 80095d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095da:	0151      	lsls	r1, r2, #5
 80095dc:	69fa      	ldr	r2, [r7, #28]
 80095de:	440a      	add	r2, r1
 80095e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095e4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80095e8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80095ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ec:	015a      	lsls	r2, r3, #5
 80095ee:	69fb      	ldr	r3, [r7, #28]
 80095f0:	4413      	add	r3, r2
 80095f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095fa:	0151      	lsls	r1, r2, #5
 80095fc:	69fa      	ldr	r2, [r7, #28]
 80095fe:	440a      	add	r2, r1
 8009600:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009604:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009608:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800960a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800960c:	3301      	adds	r3, #1
 800960e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	791b      	ldrb	r3, [r3, #4]
 8009614:	461a      	mov	r2, r3
 8009616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009618:	4293      	cmp	r3, r2
 800961a:	d3b2      	bcc.n	8009582 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009622:	69db      	ldr	r3, [r3, #28]
 8009624:	69fa      	ldr	r2, [r7, #28]
 8009626:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800962a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800962e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	7bdb      	ldrb	r3, [r3, #15]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d016      	beq.n	8009666 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009638:	69fb      	ldr	r3, [r7, #28]
 800963a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800963e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009642:	69fa      	ldr	r2, [r7, #28]
 8009644:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009648:	f043 030b 	orr.w	r3, r3, #11
 800964c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009650:	69fb      	ldr	r3, [r7, #28]
 8009652:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009658:	69fa      	ldr	r2, [r7, #28]
 800965a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800965e:	f043 030b 	orr.w	r3, r3, #11
 8009662:	6453      	str	r3, [r2, #68]	@ 0x44
 8009664:	e015      	b.n	8009692 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009666:	69fb      	ldr	r3, [r7, #28]
 8009668:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800966c:	695a      	ldr	r2, [r3, #20]
 800966e:	69fb      	ldr	r3, [r7, #28]
 8009670:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009674:	4619      	mov	r1, r3
 8009676:	f242 032b 	movw	r3, #8235	@ 0x202b
 800967a:	4313      	orrs	r3, r2
 800967c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800967e:	69fb      	ldr	r3, [r7, #28]
 8009680:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009684:	691b      	ldr	r3, [r3, #16]
 8009686:	69fa      	ldr	r2, [r7, #28]
 8009688:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800968c:	f043 030b 	orr.w	r3, r3, #11
 8009690:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009692:	69fb      	ldr	r3, [r7, #28]
 8009694:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	69fa      	ldr	r2, [r7, #28]
 800969c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80096a0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80096a4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6818      	ldr	r0, [r3, #0]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80096b4:	461a      	mov	r2, r3
 80096b6:	f008 f8fd 	bl	80118b4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	695a      	ldr	r2, [r3, #20]
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80096c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	4618      	mov	r0, r3
 80096d0:	f008 f82a 	bl	8011728 <USB_ReadInterrupts>
 80096d4:	4603      	mov	r3, r0
 80096d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80096da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096de:	d123      	bne.n	8009728 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4618      	mov	r0, r3
 80096e6:	f008 f8c1 	bl	801186c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4618      	mov	r0, r3
 80096f0:	f007 f971 	bl	80109d6 <USB_GetDevSpeed>
 80096f4:	4603      	mov	r3, r0
 80096f6:	461a      	mov	r2, r3
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681c      	ldr	r4, [r3, #0]
 8009700:	f001 fd9e 	bl	800b240 <HAL_RCC_GetHCLKFreq>
 8009704:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800970a:	461a      	mov	r2, r3
 800970c:	4620      	mov	r0, r4
 800970e:	f006 fe7b 	bl	8010408 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f00a fc3b 	bl	8013f8e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	695a      	ldr	r2, [r3, #20]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8009726:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	4618      	mov	r0, r3
 800972e:	f007 fffb 	bl	8011728 <USB_ReadInterrupts>
 8009732:	4603      	mov	r3, r0
 8009734:	f003 0308 	and.w	r3, r3, #8
 8009738:	2b08      	cmp	r3, #8
 800973a:	d10a      	bne.n	8009752 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f00a fc18 	bl	8013f72 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	695a      	ldr	r2, [r3, #20]
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f002 0208 	and.w	r2, r2, #8
 8009750:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	4618      	mov	r0, r3
 8009758:	f007 ffe6 	bl	8011728 <USB_ReadInterrupts>
 800975c:	4603      	mov	r3, r0
 800975e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009762:	2b80      	cmp	r3, #128	@ 0x80
 8009764:	d123      	bne.n	80097ae <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8009766:	6a3b      	ldr	r3, [r7, #32]
 8009768:	699b      	ldr	r3, [r3, #24]
 800976a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800976e:	6a3b      	ldr	r3, [r7, #32]
 8009770:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009772:	2301      	movs	r3, #1
 8009774:	627b      	str	r3, [r7, #36]	@ 0x24
 8009776:	e014      	b.n	80097a2 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009778:	6879      	ldr	r1, [r7, #4]
 800977a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800977c:	4613      	mov	r3, r2
 800977e:	00db      	lsls	r3, r3, #3
 8009780:	4413      	add	r3, r2
 8009782:	009b      	lsls	r3, r3, #2
 8009784:	440b      	add	r3, r1
 8009786:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800978a:	781b      	ldrb	r3, [r3, #0]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d105      	bne.n	800979c <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009792:	b2db      	uxtb	r3, r3
 8009794:	4619      	mov	r1, r3
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f000 fb0a 	bl	8009db0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800979c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800979e:	3301      	adds	r3, #1
 80097a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	791b      	ldrb	r3, [r3, #4]
 80097a6:	461a      	mov	r2, r3
 80097a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d3e4      	bcc.n	8009778 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4618      	mov	r0, r3
 80097b4:	f007 ffb8 	bl	8011728 <USB_ReadInterrupts>
 80097b8:	4603      	mov	r3, r0
 80097ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80097be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097c2:	d13c      	bne.n	800983e <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80097c4:	2301      	movs	r3, #1
 80097c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80097c8:	e02b      	b.n	8009822 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80097ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097cc:	015a      	lsls	r2, r3, #5
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	4413      	add	r3, r2
 80097d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80097da:	6879      	ldr	r1, [r7, #4]
 80097dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097de:	4613      	mov	r3, r2
 80097e0:	00db      	lsls	r3, r3, #3
 80097e2:	4413      	add	r3, r2
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	440b      	add	r3, r1
 80097e8:	3318      	adds	r3, #24
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d115      	bne.n	800981c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80097f0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	da12      	bge.n	800981c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80097f6:	6879      	ldr	r1, [r7, #4]
 80097f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097fa:	4613      	mov	r3, r2
 80097fc:	00db      	lsls	r3, r3, #3
 80097fe:	4413      	add	r3, r2
 8009800:	009b      	lsls	r3, r3, #2
 8009802:	440b      	add	r3, r1
 8009804:	3317      	adds	r3, #23
 8009806:	2201      	movs	r2, #1
 8009808:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800980a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800980c:	b2db      	uxtb	r3, r3
 800980e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009812:	b2db      	uxtb	r3, r3
 8009814:	4619      	mov	r1, r3
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f000 faca 	bl	8009db0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800981c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981e:	3301      	adds	r3, #1
 8009820:	627b      	str	r3, [r7, #36]	@ 0x24
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	791b      	ldrb	r3, [r3, #4]
 8009826:	461a      	mov	r2, r3
 8009828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800982a:	4293      	cmp	r3, r2
 800982c:	d3cd      	bcc.n	80097ca <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	695a      	ldr	r2, [r3, #20]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800983c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4618      	mov	r0, r3
 8009844:	f007 ff70 	bl	8011728 <USB_ReadInterrupts>
 8009848:	4603      	mov	r3, r0
 800984a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800984e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009852:	d156      	bne.n	8009902 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009854:	2301      	movs	r3, #1
 8009856:	627b      	str	r3, [r7, #36]	@ 0x24
 8009858:	e045      	b.n	80098e6 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800985a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800985c:	015a      	lsls	r2, r3, #5
 800985e:	69fb      	ldr	r3, [r7, #28]
 8009860:	4413      	add	r3, r2
 8009862:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800986a:	6879      	ldr	r1, [r7, #4]
 800986c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800986e:	4613      	mov	r3, r2
 8009870:	00db      	lsls	r3, r3, #3
 8009872:	4413      	add	r3, r2
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	440b      	add	r3, r1
 8009878:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	2b01      	cmp	r3, #1
 8009880:	d12e      	bne.n	80098e0 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009882:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009884:	2b00      	cmp	r3, #0
 8009886:	da2b      	bge.n	80098e0 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8009888:	69bb      	ldr	r3, [r7, #24]
 800988a:	0c1a      	lsrs	r2, r3, #16
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8009892:	4053      	eors	r3, r2
 8009894:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009898:	2b00      	cmp	r3, #0
 800989a:	d121      	bne.n	80098e0 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800989c:	6879      	ldr	r1, [r7, #4]
 800989e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098a0:	4613      	mov	r3, r2
 80098a2:	00db      	lsls	r3, r3, #3
 80098a4:	4413      	add	r3, r2
 80098a6:	009b      	lsls	r3, r3, #2
 80098a8:	440b      	add	r3, r1
 80098aa:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80098ae:	2201      	movs	r2, #1
 80098b0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80098b2:	6a3b      	ldr	r3, [r7, #32]
 80098b4:	699b      	ldr	r3, [r3, #24]
 80098b6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80098ba:	6a3b      	ldr	r3, [r7, #32]
 80098bc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80098be:	6a3b      	ldr	r3, [r7, #32]
 80098c0:	695b      	ldr	r3, [r3, #20]
 80098c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d10a      	bne.n	80098e0 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80098ca:	69fb      	ldr	r3, [r7, #28]
 80098cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	69fa      	ldr	r2, [r7, #28]
 80098d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80098dc:	6053      	str	r3, [r2, #4]
            break;
 80098de:	e008      	b.n	80098f2 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80098e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098e2:	3301      	adds	r3, #1
 80098e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	791b      	ldrb	r3, [r3, #4]
 80098ea:	461a      	mov	r2, r3
 80098ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d3b3      	bcc.n	800985a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	695a      	ldr	r2, [r3, #20]
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8009900:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4618      	mov	r0, r3
 8009908:	f007 ff0e 	bl	8011728 <USB_ReadInterrupts>
 800990c:	4603      	mov	r3, r0
 800990e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009916:	d10a      	bne.n	800992e <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f00a fbb9 	bl	8014090 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	695a      	ldr	r2, [r3, #20]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800992c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4618      	mov	r0, r3
 8009934:	f007 fef8 	bl	8011728 <USB_ReadInterrupts>
 8009938:	4603      	mov	r3, r0
 800993a:	f003 0304 	and.w	r3, r3, #4
 800993e:	2b04      	cmp	r3, #4
 8009940:	d115      	bne.n	800996e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	685b      	ldr	r3, [r3, #4]
 8009948:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800994a:	69bb      	ldr	r3, [r7, #24]
 800994c:	f003 0304 	and.w	r3, r3, #4
 8009950:	2b00      	cmp	r3, #0
 8009952:	d002      	beq.n	800995a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f00a fba9 	bl	80140ac <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	6859      	ldr	r1, [r3, #4]
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	69ba      	ldr	r2, [r7, #24]
 8009966:	430a      	orrs	r2, r1
 8009968:	605a      	str	r2, [r3, #4]
 800996a:	e000      	b.n	800996e <HAL_PCD_IRQHandler+0x996>
      return;
 800996c:	bf00      	nop
    }
  }
}
 800996e:	3734      	adds	r7, #52	@ 0x34
 8009970:	46bd      	mov	sp, r7
 8009972:	bd90      	pop	{r4, r7, pc}

08009974 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
 800997c:	460b      	mov	r3, r1
 800997e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009986:	2b01      	cmp	r3, #1
 8009988:	d101      	bne.n	800998e <HAL_PCD_SetAddress+0x1a>
 800998a:	2302      	movs	r3, #2
 800998c:	e012      	b.n	80099b4 <HAL_PCD_SetAddress+0x40>
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2201      	movs	r2, #1
 8009992:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	78fa      	ldrb	r2, [r7, #3]
 800999a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	78fa      	ldrb	r2, [r7, #3]
 80099a2:	4611      	mov	r1, r2
 80099a4:	4618      	mov	r0, r3
 80099a6:	f007 fe57 	bl	8011658 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2200      	movs	r2, #0
 80099ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80099b2:	2300      	movs	r3, #0
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3708      	adds	r7, #8
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}

080099bc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b084      	sub	sp, #16
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	4608      	mov	r0, r1
 80099c6:	4611      	mov	r1, r2
 80099c8:	461a      	mov	r2, r3
 80099ca:	4603      	mov	r3, r0
 80099cc:	70fb      	strb	r3, [r7, #3]
 80099ce:	460b      	mov	r3, r1
 80099d0:	803b      	strh	r3, [r7, #0]
 80099d2:	4613      	mov	r3, r2
 80099d4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80099d6:	2300      	movs	r3, #0
 80099d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80099da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	da0f      	bge.n	8009a02 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80099e2:	78fb      	ldrb	r3, [r7, #3]
 80099e4:	f003 020f 	and.w	r2, r3, #15
 80099e8:	4613      	mov	r3, r2
 80099ea:	00db      	lsls	r3, r3, #3
 80099ec:	4413      	add	r3, r2
 80099ee:	009b      	lsls	r3, r3, #2
 80099f0:	3310      	adds	r3, #16
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	4413      	add	r3, r2
 80099f6:	3304      	adds	r3, #4
 80099f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2201      	movs	r2, #1
 80099fe:	705a      	strb	r2, [r3, #1]
 8009a00:	e00f      	b.n	8009a22 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a02:	78fb      	ldrb	r3, [r7, #3]
 8009a04:	f003 020f 	and.w	r2, r3, #15
 8009a08:	4613      	mov	r3, r2
 8009a0a:	00db      	lsls	r3, r3, #3
 8009a0c:	4413      	add	r3, r2
 8009a0e:	009b      	lsls	r3, r3, #2
 8009a10:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009a14:	687a      	ldr	r2, [r7, #4]
 8009a16:	4413      	add	r3, r2
 8009a18:	3304      	adds	r3, #4
 8009a1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009a22:	78fb      	ldrb	r3, [r7, #3]
 8009a24:	f003 030f 	and.w	r3, r3, #15
 8009a28:	b2da      	uxtb	r2, r3
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8009a2e:	883b      	ldrh	r3, [r7, #0]
 8009a30:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	78ba      	ldrb	r2, [r7, #2]
 8009a3c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	785b      	ldrb	r3, [r3, #1]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d004      	beq.n	8009a50 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	781b      	ldrb	r3, [r3, #0]
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009a50:	78bb      	ldrb	r3, [r7, #2]
 8009a52:	2b02      	cmp	r3, #2
 8009a54:	d102      	bne.n	8009a5c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d101      	bne.n	8009a6a <HAL_PCD_EP_Open+0xae>
 8009a66:	2302      	movs	r3, #2
 8009a68:	e00e      	b.n	8009a88 <HAL_PCD_EP_Open+0xcc>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	68f9      	ldr	r1, [r7, #12]
 8009a78:	4618      	mov	r0, r3
 8009a7a:	f006 ffd1 	bl	8010a20 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2200      	movs	r2, #0
 8009a82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8009a86:	7afb      	ldrb	r3, [r7, #11]
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3710      	adds	r7, #16
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	460b      	mov	r3, r1
 8009a9a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009a9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	da0f      	bge.n	8009ac4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009aa4:	78fb      	ldrb	r3, [r7, #3]
 8009aa6:	f003 020f 	and.w	r2, r3, #15
 8009aaa:	4613      	mov	r3, r2
 8009aac:	00db      	lsls	r3, r3, #3
 8009aae:	4413      	add	r3, r2
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	3310      	adds	r3, #16
 8009ab4:	687a      	ldr	r2, [r7, #4]
 8009ab6:	4413      	add	r3, r2
 8009ab8:	3304      	adds	r3, #4
 8009aba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	705a      	strb	r2, [r3, #1]
 8009ac2:	e00f      	b.n	8009ae4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009ac4:	78fb      	ldrb	r3, [r7, #3]
 8009ac6:	f003 020f 	and.w	r2, r3, #15
 8009aca:	4613      	mov	r3, r2
 8009acc:	00db      	lsls	r3, r3, #3
 8009ace:	4413      	add	r3, r2
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009ad6:	687a      	ldr	r2, [r7, #4]
 8009ad8:	4413      	add	r3, r2
 8009ada:	3304      	adds	r3, #4
 8009adc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009ae4:	78fb      	ldrb	r3, [r7, #3]
 8009ae6:	f003 030f 	and.w	r3, r3, #15
 8009aea:	b2da      	uxtb	r2, r3
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009af6:	2b01      	cmp	r3, #1
 8009af8:	d101      	bne.n	8009afe <HAL_PCD_EP_Close+0x6e>
 8009afa:	2302      	movs	r3, #2
 8009afc:	e00e      	b.n	8009b1c <HAL_PCD_EP_Close+0x8c>
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2201      	movs	r2, #1
 8009b02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68f9      	ldr	r1, [r7, #12]
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f007 f80f 	bl	8010b30 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2200      	movs	r2, #0
 8009b16:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8009b1a:	2300      	movs	r3, #0
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3710      	adds	r7, #16
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}

08009b24 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b086      	sub	sp, #24
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	60f8      	str	r0, [r7, #12]
 8009b2c:	607a      	str	r2, [r7, #4]
 8009b2e:	603b      	str	r3, [r7, #0]
 8009b30:	460b      	mov	r3, r1
 8009b32:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009b34:	7afb      	ldrb	r3, [r7, #11]
 8009b36:	f003 020f 	and.w	r2, r3, #15
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	00db      	lsls	r3, r3, #3
 8009b3e:	4413      	add	r3, r2
 8009b40:	009b      	lsls	r3, r3, #2
 8009b42:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009b46:	68fa      	ldr	r2, [r7, #12]
 8009b48:	4413      	add	r3, r2
 8009b4a:	3304      	adds	r3, #4
 8009b4c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	687a      	ldr	r2, [r7, #4]
 8009b52:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	683a      	ldr	r2, [r7, #0]
 8009b58:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	2200      	movs	r2, #0
 8009b64:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009b66:	7afb      	ldrb	r3, [r7, #11]
 8009b68:	f003 030f 	and.w	r3, r3, #15
 8009b6c:	b2da      	uxtb	r2, r3
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	799b      	ldrb	r3, [r3, #6]
 8009b76:	2b01      	cmp	r3, #1
 8009b78:	d102      	bne.n	8009b80 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009b7a:	687a      	ldr	r2, [r7, #4]
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	6818      	ldr	r0, [r3, #0]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	799b      	ldrb	r3, [r3, #6]
 8009b88:	461a      	mov	r2, r3
 8009b8a:	6979      	ldr	r1, [r7, #20]
 8009b8c:	f007 f8ac 	bl	8010ce8 <USB_EPStartXfer>

  return HAL_OK;
 8009b90:	2300      	movs	r3, #0
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3718      	adds	r7, #24
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}

08009b9a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009b9a:	b480      	push	{r7}
 8009b9c:	b083      	sub	sp, #12
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009ba6:	78fb      	ldrb	r3, [r7, #3]
 8009ba8:	f003 020f 	and.w	r2, r3, #15
 8009bac:	6879      	ldr	r1, [r7, #4]
 8009bae:	4613      	mov	r3, r2
 8009bb0:	00db      	lsls	r3, r3, #3
 8009bb2:	4413      	add	r3, r2
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	440b      	add	r3, r1
 8009bb8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8009bbc:	681b      	ldr	r3, [r3, #0]
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	370c      	adds	r7, #12
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc8:	4770      	bx	lr

08009bca <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009bca:	b580      	push	{r7, lr}
 8009bcc:	b086      	sub	sp, #24
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	60f8      	str	r0, [r7, #12]
 8009bd2:	607a      	str	r2, [r7, #4]
 8009bd4:	603b      	str	r3, [r7, #0]
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009bda:	7afb      	ldrb	r3, [r7, #11]
 8009bdc:	f003 020f 	and.w	r2, r3, #15
 8009be0:	4613      	mov	r3, r2
 8009be2:	00db      	lsls	r3, r3, #3
 8009be4:	4413      	add	r3, r2
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	3310      	adds	r3, #16
 8009bea:	68fa      	ldr	r2, [r7, #12]
 8009bec:	4413      	add	r3, r2
 8009bee:	3304      	adds	r3, #4
 8009bf0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	687a      	ldr	r2, [r7, #4]
 8009bf6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009bf8:	697b      	ldr	r3, [r7, #20]
 8009bfa:	683a      	ldr	r2, [r7, #0]
 8009bfc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009bfe:	697b      	ldr	r3, [r7, #20]
 8009c00:	2200      	movs	r2, #0
 8009c02:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	2201      	movs	r2, #1
 8009c08:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009c0a:	7afb      	ldrb	r3, [r7, #11]
 8009c0c:	f003 030f 	and.w	r3, r3, #15
 8009c10:	b2da      	uxtb	r2, r3
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	799b      	ldrb	r3, [r3, #6]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d102      	bne.n	8009c24 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009c1e:	687a      	ldr	r2, [r7, #4]
 8009c20:	697b      	ldr	r3, [r7, #20]
 8009c22:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	6818      	ldr	r0, [r3, #0]
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	799b      	ldrb	r3, [r3, #6]
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	6979      	ldr	r1, [r7, #20]
 8009c30:	f007 f85a 	bl	8010ce8 <USB_EPStartXfer>

  return HAL_OK;
 8009c34:	2300      	movs	r3, #0
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3718      	adds	r7, #24
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}

08009c3e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009c3e:	b580      	push	{r7, lr}
 8009c40:	b084      	sub	sp, #16
 8009c42:	af00      	add	r7, sp, #0
 8009c44:	6078      	str	r0, [r7, #4]
 8009c46:	460b      	mov	r3, r1
 8009c48:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009c4a:	78fb      	ldrb	r3, [r7, #3]
 8009c4c:	f003 030f 	and.w	r3, r3, #15
 8009c50:	687a      	ldr	r2, [r7, #4]
 8009c52:	7912      	ldrb	r2, [r2, #4]
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d901      	bls.n	8009c5c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009c58:	2301      	movs	r3, #1
 8009c5a:	e04f      	b.n	8009cfc <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009c5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	da0f      	bge.n	8009c84 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c64:	78fb      	ldrb	r3, [r7, #3]
 8009c66:	f003 020f 	and.w	r2, r3, #15
 8009c6a:	4613      	mov	r3, r2
 8009c6c:	00db      	lsls	r3, r3, #3
 8009c6e:	4413      	add	r3, r2
 8009c70:	009b      	lsls	r3, r3, #2
 8009c72:	3310      	adds	r3, #16
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	4413      	add	r3, r2
 8009c78:	3304      	adds	r3, #4
 8009c7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2201      	movs	r2, #1
 8009c80:	705a      	strb	r2, [r3, #1]
 8009c82:	e00d      	b.n	8009ca0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009c84:	78fa      	ldrb	r2, [r7, #3]
 8009c86:	4613      	mov	r3, r2
 8009c88:	00db      	lsls	r3, r3, #3
 8009c8a:	4413      	add	r3, r2
 8009c8c:	009b      	lsls	r3, r3, #2
 8009c8e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009c92:	687a      	ldr	r2, [r7, #4]
 8009c94:	4413      	add	r3, r2
 8009c96:	3304      	adds	r3, #4
 8009c98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009ca6:	78fb      	ldrb	r3, [r7, #3]
 8009ca8:	f003 030f 	and.w	r3, r3, #15
 8009cac:	b2da      	uxtb	r2, r3
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009cb8:	2b01      	cmp	r3, #1
 8009cba:	d101      	bne.n	8009cc0 <HAL_PCD_EP_SetStall+0x82>
 8009cbc:	2302      	movs	r3, #2
 8009cbe:	e01d      	b.n	8009cfc <HAL_PCD_EP_SetStall+0xbe>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	68f9      	ldr	r1, [r7, #12]
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f007 fbee 	bl	80114b0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009cd4:	78fb      	ldrb	r3, [r7, #3]
 8009cd6:	f003 030f 	and.w	r3, r3, #15
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d109      	bne.n	8009cf2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6818      	ldr	r0, [r3, #0]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	7999      	ldrb	r1, [r3, #6]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009cec:	461a      	mov	r2, r3
 8009cee:	f007 fde1 	bl	80118b4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009cfa:	2300      	movs	r3, #0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3710      	adds	r7, #16
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b084      	sub	sp, #16
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009d10:	78fb      	ldrb	r3, [r7, #3]
 8009d12:	f003 030f 	and.w	r3, r3, #15
 8009d16:	687a      	ldr	r2, [r7, #4]
 8009d18:	7912      	ldrb	r2, [r2, #4]
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	d901      	bls.n	8009d22 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e042      	b.n	8009da8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009d22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	da0f      	bge.n	8009d4a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009d2a:	78fb      	ldrb	r3, [r7, #3]
 8009d2c:	f003 020f 	and.w	r2, r3, #15
 8009d30:	4613      	mov	r3, r2
 8009d32:	00db      	lsls	r3, r3, #3
 8009d34:	4413      	add	r3, r2
 8009d36:	009b      	lsls	r3, r3, #2
 8009d38:	3310      	adds	r3, #16
 8009d3a:	687a      	ldr	r2, [r7, #4]
 8009d3c:	4413      	add	r3, r2
 8009d3e:	3304      	adds	r3, #4
 8009d40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2201      	movs	r2, #1
 8009d46:	705a      	strb	r2, [r3, #1]
 8009d48:	e00f      	b.n	8009d6a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009d4a:	78fb      	ldrb	r3, [r7, #3]
 8009d4c:	f003 020f 	and.w	r2, r3, #15
 8009d50:	4613      	mov	r3, r2
 8009d52:	00db      	lsls	r3, r3, #3
 8009d54:	4413      	add	r3, r2
 8009d56:	009b      	lsls	r3, r3, #2
 8009d58:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009d5c:	687a      	ldr	r2, [r7, #4]
 8009d5e:	4413      	add	r3, r2
 8009d60:	3304      	adds	r3, #4
 8009d62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	2200      	movs	r2, #0
 8009d68:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009d70:	78fb      	ldrb	r3, [r7, #3]
 8009d72:	f003 030f 	and.w	r3, r3, #15
 8009d76:	b2da      	uxtb	r2, r3
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	d101      	bne.n	8009d8a <HAL_PCD_EP_ClrStall+0x86>
 8009d86:	2302      	movs	r3, #2
 8009d88:	e00e      	b.n	8009da8 <HAL_PCD_EP_ClrStall+0xa4>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	68f9      	ldr	r1, [r7, #12]
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f007 fbf7 	bl	801158c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2200      	movs	r2, #0
 8009da2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009da6:	2300      	movs	r3, #0
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3710      	adds	r7, #16
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}

08009db0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b084      	sub	sp, #16
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
 8009db8:	460b      	mov	r3, r1
 8009dba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8009dbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	da0c      	bge.n	8009dde <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009dc4:	78fb      	ldrb	r3, [r7, #3]
 8009dc6:	f003 020f 	and.w	r2, r3, #15
 8009dca:	4613      	mov	r3, r2
 8009dcc:	00db      	lsls	r3, r3, #3
 8009dce:	4413      	add	r3, r2
 8009dd0:	009b      	lsls	r3, r3, #2
 8009dd2:	3310      	adds	r3, #16
 8009dd4:	687a      	ldr	r2, [r7, #4]
 8009dd6:	4413      	add	r3, r2
 8009dd8:	3304      	adds	r3, #4
 8009dda:	60fb      	str	r3, [r7, #12]
 8009ddc:	e00c      	b.n	8009df8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009dde:	78fb      	ldrb	r3, [r7, #3]
 8009de0:	f003 020f 	and.w	r2, r3, #15
 8009de4:	4613      	mov	r3, r2
 8009de6:	00db      	lsls	r3, r3, #3
 8009de8:	4413      	add	r3, r2
 8009dea:	009b      	lsls	r3, r3, #2
 8009dec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009df0:	687a      	ldr	r2, [r7, #4]
 8009df2:	4413      	add	r3, r2
 8009df4:	3304      	adds	r3, #4
 8009df6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	68f9      	ldr	r1, [r7, #12]
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f007 fa16 	bl	8011230 <USB_EPStopXfer>
 8009e04:	4603      	mov	r3, r0
 8009e06:	72fb      	strb	r3, [r7, #11]

  return ret;
 8009e08:	7afb      	ldrb	r3, [r7, #11]
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3710      	adds	r7, #16
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b08a      	sub	sp, #40	@ 0x28
 8009e16:	af02      	add	r7, sp, #8
 8009e18:	6078      	str	r0, [r7, #4]
 8009e1a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e22:	697b      	ldr	r3, [r7, #20]
 8009e24:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009e26:	683a      	ldr	r2, [r7, #0]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	00db      	lsls	r3, r3, #3
 8009e2c:	4413      	add	r3, r2
 8009e2e:	009b      	lsls	r3, r3, #2
 8009e30:	3310      	adds	r3, #16
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	4413      	add	r3, r2
 8009e36:	3304      	adds	r3, #4
 8009e38:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	695a      	ldr	r2, [r3, #20]
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	691b      	ldr	r3, [r3, #16]
 8009e42:	429a      	cmp	r2, r3
 8009e44:	d901      	bls.n	8009e4a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009e46:	2301      	movs	r3, #1
 8009e48:	e06b      	b.n	8009f22 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	691a      	ldr	r2, [r3, #16]
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	695b      	ldr	r3, [r3, #20]
 8009e52:	1ad3      	subs	r3, r2, r3
 8009e54:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	689b      	ldr	r3, [r3, #8]
 8009e5a:	69fa      	ldr	r2, [r7, #28]
 8009e5c:	429a      	cmp	r2, r3
 8009e5e:	d902      	bls.n	8009e66 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	689b      	ldr	r3, [r3, #8]
 8009e64:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009e66:	69fb      	ldr	r3, [r7, #28]
 8009e68:	3303      	adds	r3, #3
 8009e6a:	089b      	lsrs	r3, r3, #2
 8009e6c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009e6e:	e02a      	b.n	8009ec6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	691a      	ldr	r2, [r3, #16]
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	695b      	ldr	r3, [r3, #20]
 8009e78:	1ad3      	subs	r3, r2, r3
 8009e7a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	69fa      	ldr	r2, [r7, #28]
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d902      	bls.n	8009e8c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	689b      	ldr	r3, [r3, #8]
 8009e8a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009e8c:	69fb      	ldr	r3, [r7, #28]
 8009e8e:	3303      	adds	r3, #3
 8009e90:	089b      	lsrs	r3, r3, #2
 8009e92:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	68d9      	ldr	r1, [r3, #12]
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	b2da      	uxtb	r2, r3
 8009e9c:	69fb      	ldr	r3, [r7, #28]
 8009e9e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009ea4:	9300      	str	r3, [sp, #0]
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	6978      	ldr	r0, [r7, #20]
 8009eaa:	f007 fa6b 	bl	8011384 <USB_WritePacket>

    ep->xfer_buff  += len;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	68da      	ldr	r2, [r3, #12]
 8009eb2:	69fb      	ldr	r3, [r7, #28]
 8009eb4:	441a      	add	r2, r3
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	695a      	ldr	r2, [r3, #20]
 8009ebe:	69fb      	ldr	r3, [r7, #28]
 8009ec0:	441a      	add	r2, r3
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	015a      	lsls	r2, r3, #5
 8009eca:	693b      	ldr	r3, [r7, #16]
 8009ecc:	4413      	add	r3, r2
 8009ece:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ed2:	699b      	ldr	r3, [r3, #24]
 8009ed4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009ed6:	69ba      	ldr	r2, [r7, #24]
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d809      	bhi.n	8009ef0 <PCD_WriteEmptyTxFifo+0xde>
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	695a      	ldr	r2, [r3, #20]
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009ee4:	429a      	cmp	r2, r3
 8009ee6:	d203      	bcs.n	8009ef0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	691b      	ldr	r3, [r3, #16]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d1bf      	bne.n	8009e70 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	691a      	ldr	r2, [r3, #16]
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	695b      	ldr	r3, [r3, #20]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d811      	bhi.n	8009f20 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	f003 030f 	and.w	r3, r3, #15
 8009f02:	2201      	movs	r2, #1
 8009f04:	fa02 f303 	lsl.w	r3, r2, r3
 8009f08:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009f0a:	693b      	ldr	r3, [r7, #16]
 8009f0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	43db      	mvns	r3, r3
 8009f16:	6939      	ldr	r1, [r7, #16]
 8009f18:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009f1c:	4013      	ands	r3, r2
 8009f1e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3720      	adds	r7, #32
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}
	...

08009f2c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b088      	sub	sp, #32
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
 8009f34:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f3c:	69fb      	ldr	r3, [r7, #28]
 8009f3e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009f40:	69fb      	ldr	r3, [r7, #28]
 8009f42:	333c      	adds	r3, #60	@ 0x3c
 8009f44:	3304      	adds	r3, #4
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	015a      	lsls	r2, r3, #5
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	4413      	add	r3, r2
 8009f52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f56:	689b      	ldr	r3, [r3, #8]
 8009f58:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	799b      	ldrb	r3, [r3, #6]
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d17b      	bne.n	800a05a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	f003 0308 	and.w	r3, r3, #8
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d015      	beq.n	8009f98 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	4a61      	ldr	r2, [pc, #388]	@ (800a0f4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	f240 80b9 	bls.w	800a0e8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	f000 80b3 	beq.w	800a0e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	015a      	lsls	r2, r3, #5
 8009f86:	69bb      	ldr	r3, [r7, #24]
 8009f88:	4413      	add	r3, r2
 8009f8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f8e:	461a      	mov	r2, r3
 8009f90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f94:	6093      	str	r3, [r2, #8]
 8009f96:	e0a7      	b.n	800a0e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	f003 0320 	and.w	r3, r3, #32
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d009      	beq.n	8009fb6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	015a      	lsls	r2, r3, #5
 8009fa6:	69bb      	ldr	r3, [r7, #24]
 8009fa8:	4413      	add	r3, r2
 8009faa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fae:	461a      	mov	r2, r3
 8009fb0:	2320      	movs	r3, #32
 8009fb2:	6093      	str	r3, [r2, #8]
 8009fb4:	e098      	b.n	800a0e8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009fb6:	693b      	ldr	r3, [r7, #16]
 8009fb8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	f040 8093 	bne.w	800a0e8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009fc2:	697b      	ldr	r3, [r7, #20]
 8009fc4:	4a4b      	ldr	r2, [pc, #300]	@ (800a0f4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d90f      	bls.n	8009fea <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d00a      	beq.n	8009fea <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	015a      	lsls	r2, r3, #5
 8009fd8:	69bb      	ldr	r3, [r7, #24]
 8009fda:	4413      	add	r3, r2
 8009fdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009fe6:	6093      	str	r3, [r2, #8]
 8009fe8:	e07e      	b.n	800a0e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8009fea:	683a      	ldr	r2, [r7, #0]
 8009fec:	4613      	mov	r3, r2
 8009fee:	00db      	lsls	r3, r3, #3
 8009ff0:	4413      	add	r3, r2
 8009ff2:	009b      	lsls	r3, r3, #2
 8009ff4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	4413      	add	r3, r2
 8009ffc:	3304      	adds	r3, #4
 8009ffe:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	6a1a      	ldr	r2, [r3, #32]
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	0159      	lsls	r1, r3, #5
 800a008:	69bb      	ldr	r3, [r7, #24]
 800a00a:	440b      	add	r3, r1
 800a00c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a010:	691b      	ldr	r3, [r3, #16]
 800a012:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a016:	1ad2      	subs	r2, r2, r3
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d114      	bne.n	800a04c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	691b      	ldr	r3, [r3, #16]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d109      	bne.n	800a03e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6818      	ldr	r0, [r3, #0]
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a034:	461a      	mov	r2, r3
 800a036:	2101      	movs	r1, #1
 800a038:	f007 fc3c 	bl	80118b4 <USB_EP0_OutStart>
 800a03c:	e006      	b.n	800a04c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	68da      	ldr	r2, [r3, #12]
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	695b      	ldr	r3, [r3, #20]
 800a046:	441a      	add	r2, r3
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	b2db      	uxtb	r3, r3
 800a050:	4619      	mov	r1, r3
 800a052:	6878      	ldr	r0, [r7, #4]
 800a054:	f009 ff58 	bl	8013f08 <HAL_PCD_DataOutStageCallback>
 800a058:	e046      	b.n	800a0e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a05a:	697b      	ldr	r3, [r7, #20]
 800a05c:	4a26      	ldr	r2, [pc, #152]	@ (800a0f8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d124      	bne.n	800a0ac <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d00a      	beq.n	800a082 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	015a      	lsls	r2, r3, #5
 800a070:	69bb      	ldr	r3, [r7, #24]
 800a072:	4413      	add	r3, r2
 800a074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a078:	461a      	mov	r2, r3
 800a07a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a07e:	6093      	str	r3, [r2, #8]
 800a080:	e032      	b.n	800a0e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a082:	693b      	ldr	r3, [r7, #16]
 800a084:	f003 0320 	and.w	r3, r3, #32
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d008      	beq.n	800a09e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	015a      	lsls	r2, r3, #5
 800a090:	69bb      	ldr	r3, [r7, #24]
 800a092:	4413      	add	r3, r2
 800a094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a098:	461a      	mov	r2, r3
 800a09a:	2320      	movs	r3, #32
 800a09c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	b2db      	uxtb	r3, r3
 800a0a2:	4619      	mov	r1, r3
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f009 ff2f 	bl	8013f08 <HAL_PCD_DataOutStageCallback>
 800a0aa:	e01d      	b.n	800a0e8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d114      	bne.n	800a0dc <PCD_EP_OutXfrComplete_int+0x1b0>
 800a0b2:	6879      	ldr	r1, [r7, #4]
 800a0b4:	683a      	ldr	r2, [r7, #0]
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	00db      	lsls	r3, r3, #3
 800a0ba:	4413      	add	r3, r2
 800a0bc:	009b      	lsls	r3, r3, #2
 800a0be:	440b      	add	r3, r1
 800a0c0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d108      	bne.n	800a0dc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6818      	ldr	r0, [r3, #0]
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a0d4:	461a      	mov	r2, r3
 800a0d6:	2100      	movs	r1, #0
 800a0d8:	f007 fbec 	bl	80118b4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	b2db      	uxtb	r3, r3
 800a0e0:	4619      	mov	r1, r3
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f009 ff10 	bl	8013f08 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a0e8:	2300      	movs	r3, #0
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3720      	adds	r7, #32
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	bf00      	nop
 800a0f4:	4f54300a 	.word	0x4f54300a
 800a0f8:	4f54310a 	.word	0x4f54310a

0800a0fc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b086      	sub	sp, #24
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
 800a104:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a110:	697b      	ldr	r3, [r7, #20]
 800a112:	333c      	adds	r3, #60	@ 0x3c
 800a114:	3304      	adds	r3, #4
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	015a      	lsls	r2, r3, #5
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	4413      	add	r3, r2
 800a122:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	4a15      	ldr	r2, [pc, #84]	@ (800a184 <PCD_EP_OutSetupPacket_int+0x88>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d90e      	bls.n	800a150 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d009      	beq.n	800a150 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	015a      	lsls	r2, r3, #5
 800a140:	693b      	ldr	r3, [r7, #16]
 800a142:	4413      	add	r3, r2
 800a144:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a148:	461a      	mov	r2, r3
 800a14a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a14e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f009 fec7 	bl	8013ee4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	4a0a      	ldr	r2, [pc, #40]	@ (800a184 <PCD_EP_OutSetupPacket_int+0x88>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d90c      	bls.n	800a178 <PCD_EP_OutSetupPacket_int+0x7c>
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	799b      	ldrb	r3, [r3, #6]
 800a162:	2b01      	cmp	r3, #1
 800a164:	d108      	bne.n	800a178 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6818      	ldr	r0, [r3, #0]
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a170:	461a      	mov	r2, r3
 800a172:	2101      	movs	r1, #1
 800a174:	f007 fb9e 	bl	80118b4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a178:	2300      	movs	r3, #0
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	3718      	adds	r7, #24
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}
 800a182:	bf00      	nop
 800a184:	4f54300a 	.word	0x4f54300a

0800a188 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a188:	b480      	push	{r7}
 800a18a:	b085      	sub	sp, #20
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
 800a190:	460b      	mov	r3, r1
 800a192:	70fb      	strb	r3, [r7, #3]
 800a194:	4613      	mov	r3, r2
 800a196:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a19e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a1a0:	78fb      	ldrb	r3, [r7, #3]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d107      	bne.n	800a1b6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a1a6:	883b      	ldrh	r3, [r7, #0]
 800a1a8:	0419      	lsls	r1, r3, #16
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	68ba      	ldr	r2, [r7, #8]
 800a1b0:	430a      	orrs	r2, r1
 800a1b2:	629a      	str	r2, [r3, #40]	@ 0x28
 800a1b4:	e028      	b.n	800a208 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1bc:	0c1b      	lsrs	r3, r3, #16
 800a1be:	68ba      	ldr	r2, [r7, #8]
 800a1c0:	4413      	add	r3, r2
 800a1c2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	73fb      	strb	r3, [r7, #15]
 800a1c8:	e00d      	b.n	800a1e6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	7bfb      	ldrb	r3, [r7, #15]
 800a1d0:	3340      	adds	r3, #64	@ 0x40
 800a1d2:	009b      	lsls	r3, r3, #2
 800a1d4:	4413      	add	r3, r2
 800a1d6:	685b      	ldr	r3, [r3, #4]
 800a1d8:	0c1b      	lsrs	r3, r3, #16
 800a1da:	68ba      	ldr	r2, [r7, #8]
 800a1dc:	4413      	add	r3, r2
 800a1de:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a1e0:	7bfb      	ldrb	r3, [r7, #15]
 800a1e2:	3301      	adds	r3, #1
 800a1e4:	73fb      	strb	r3, [r7, #15]
 800a1e6:	7bfa      	ldrb	r2, [r7, #15]
 800a1e8:	78fb      	ldrb	r3, [r7, #3]
 800a1ea:	3b01      	subs	r3, #1
 800a1ec:	429a      	cmp	r2, r3
 800a1ee:	d3ec      	bcc.n	800a1ca <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a1f0:	883b      	ldrh	r3, [r7, #0]
 800a1f2:	0418      	lsls	r0, r3, #16
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6819      	ldr	r1, [r3, #0]
 800a1f8:	78fb      	ldrb	r3, [r7, #3]
 800a1fa:	3b01      	subs	r3, #1
 800a1fc:	68ba      	ldr	r2, [r7, #8]
 800a1fe:	4302      	orrs	r2, r0
 800a200:	3340      	adds	r3, #64	@ 0x40
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	440b      	add	r3, r1
 800a206:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a208:	2300      	movs	r3, #0
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3714      	adds	r7, #20
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr

0800a216 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a216:	b480      	push	{r7}
 800a218:	b083      	sub	sp, #12
 800a21a:	af00      	add	r7, sp, #0
 800a21c:	6078      	str	r0, [r7, #4]
 800a21e:	460b      	mov	r3, r1
 800a220:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	887a      	ldrh	r2, [r7, #2]
 800a228:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a22a:	2300      	movs	r3, #0
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	370c      	adds	r7, #12
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a238:	b480      	push	{r7}
 800a23a:	b085      	sub	sp, #20
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2201      	movs	r2, #1
 800a24a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2200      	movs	r2, #0
 800a252:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	699b      	ldr	r3, [r3, #24]
 800a25a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a266:	4b05      	ldr	r3, [pc, #20]	@ (800a27c <HAL_PCDEx_ActivateLPM+0x44>)
 800a268:	4313      	orrs	r3, r2
 800a26a:	68fa      	ldr	r2, [r7, #12]
 800a26c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800a26e:	2300      	movs	r3, #0
}
 800a270:	4618      	mov	r0, r3
 800a272:	3714      	adds	r7, #20
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr
 800a27c:	10000003 	.word	0x10000003

0800a280 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a280:	b480      	push	{r7}
 800a282:	b083      	sub	sp, #12
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
 800a288:	460b      	mov	r3, r1
 800a28a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a28c:	bf00      	nop
 800a28e:	370c      	adds	r7, #12
 800a290:	46bd      	mov	sp, r7
 800a292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a296:	4770      	bx	lr

0800a298 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b084      	sub	sp, #16
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a2a0:	4b19      	ldr	r3, [pc, #100]	@ (800a308 <HAL_PWREx_ConfigSupply+0x70>)
 800a2a2:	68db      	ldr	r3, [r3, #12]
 800a2a4:	f003 0304 	and.w	r3, r3, #4
 800a2a8:	2b04      	cmp	r3, #4
 800a2aa:	d00a      	beq.n	800a2c2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a2ac:	4b16      	ldr	r3, [pc, #88]	@ (800a308 <HAL_PWREx_ConfigSupply+0x70>)
 800a2ae:	68db      	ldr	r3, [r3, #12]
 800a2b0:	f003 0307 	and.w	r3, r3, #7
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d001      	beq.n	800a2be <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	e01f      	b.n	800a2fe <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	e01d      	b.n	800a2fe <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a2c2:	4b11      	ldr	r3, [pc, #68]	@ (800a308 <HAL_PWREx_ConfigSupply+0x70>)
 800a2c4:	68db      	ldr	r3, [r3, #12]
 800a2c6:	f023 0207 	bic.w	r2, r3, #7
 800a2ca:	490f      	ldr	r1, [pc, #60]	@ (800a308 <HAL_PWREx_ConfigSupply+0x70>)
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a2d2:	f7f9 fe3d 	bl	8003f50 <HAL_GetTick>
 800a2d6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a2d8:	e009      	b.n	800a2ee <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a2da:	f7f9 fe39 	bl	8003f50 <HAL_GetTick>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	1ad3      	subs	r3, r2, r3
 800a2e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a2e8:	d901      	bls.n	800a2ee <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	e007      	b.n	800a2fe <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a2ee:	4b06      	ldr	r3, [pc, #24]	@ (800a308 <HAL_PWREx_ConfigSupply+0x70>)
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a2f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2fa:	d1ee      	bne.n	800a2da <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a2fc:	2300      	movs	r3, #0
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3710      	adds	r7, #16
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	58024800 	.word	0x58024800

0800a30c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800a30c:	b480      	push	{r7}
 800a30e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a310:	4b05      	ldr	r3, [pc, #20]	@ (800a328 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a312:	68db      	ldr	r3, [r3, #12]
 800a314:	4a04      	ldr	r2, [pc, #16]	@ (800a328 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a316:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a31a:	60d3      	str	r3, [r2, #12]
}
 800a31c:	bf00      	nop
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr
 800a326:	bf00      	nop
 800a328:	58024800 	.word	0x58024800

0800a32c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b08c      	sub	sp, #48	@ 0x30
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d102      	bne.n	800a340 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a33a:	2301      	movs	r3, #1
 800a33c:	f000 bc48 	b.w	800abd0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f003 0301 	and.w	r3, r3, #1
 800a348:	2b00      	cmp	r3, #0
 800a34a:	f000 8088 	beq.w	800a45e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a34e:	4b99      	ldr	r3, [pc, #612]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a350:	691b      	ldr	r3, [r3, #16]
 800a352:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a356:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a358:	4b96      	ldr	r3, [pc, #600]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a35a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a35c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a35e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a360:	2b10      	cmp	r3, #16
 800a362:	d007      	beq.n	800a374 <HAL_RCC_OscConfig+0x48>
 800a364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a366:	2b18      	cmp	r3, #24
 800a368:	d111      	bne.n	800a38e <HAL_RCC_OscConfig+0x62>
 800a36a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a36c:	f003 0303 	and.w	r3, r3, #3
 800a370:	2b02      	cmp	r3, #2
 800a372:	d10c      	bne.n	800a38e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a374:	4b8f      	ldr	r3, [pc, #572]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d06d      	beq.n	800a45c <HAL_RCC_OscConfig+0x130>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	685b      	ldr	r3, [r3, #4]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d169      	bne.n	800a45c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800a388:	2301      	movs	r3, #1
 800a38a:	f000 bc21 	b.w	800abd0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a396:	d106      	bne.n	800a3a6 <HAL_RCC_OscConfig+0x7a>
 800a398:	4b86      	ldr	r3, [pc, #536]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a85      	ldr	r2, [pc, #532]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a39e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a3a2:	6013      	str	r3, [r2, #0]
 800a3a4:	e02e      	b.n	800a404 <HAL_RCC_OscConfig+0xd8>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d10c      	bne.n	800a3c8 <HAL_RCC_OscConfig+0x9c>
 800a3ae:	4b81      	ldr	r3, [pc, #516]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	4a80      	ldr	r2, [pc, #512]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a3b8:	6013      	str	r3, [r2, #0]
 800a3ba:	4b7e      	ldr	r3, [pc, #504]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	4a7d      	ldr	r2, [pc, #500]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a3c4:	6013      	str	r3, [r2, #0]
 800a3c6:	e01d      	b.n	800a404 <HAL_RCC_OscConfig+0xd8>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a3d0:	d10c      	bne.n	800a3ec <HAL_RCC_OscConfig+0xc0>
 800a3d2:	4b78      	ldr	r3, [pc, #480]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4a77      	ldr	r2, [pc, #476]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a3dc:	6013      	str	r3, [r2, #0]
 800a3de:	4b75      	ldr	r3, [pc, #468]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a74      	ldr	r2, [pc, #464]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a3e8:	6013      	str	r3, [r2, #0]
 800a3ea:	e00b      	b.n	800a404 <HAL_RCC_OscConfig+0xd8>
 800a3ec:	4b71      	ldr	r3, [pc, #452]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	4a70      	ldr	r2, [pc, #448]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a3f6:	6013      	str	r3, [r2, #0]
 800a3f8:	4b6e      	ldr	r3, [pc, #440]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4a6d      	ldr	r2, [pc, #436]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a3fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a402:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d013      	beq.n	800a434 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a40c:	f7f9 fda0 	bl	8003f50 <HAL_GetTick>
 800a410:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a412:	e008      	b.n	800a426 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a414:	f7f9 fd9c 	bl	8003f50 <HAL_GetTick>
 800a418:	4602      	mov	r2, r0
 800a41a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a41c:	1ad3      	subs	r3, r2, r3
 800a41e:	2b64      	cmp	r3, #100	@ 0x64
 800a420:	d901      	bls.n	800a426 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a422:	2303      	movs	r3, #3
 800a424:	e3d4      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a426:	4b63      	ldr	r3, [pc, #396]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d0f0      	beq.n	800a414 <HAL_RCC_OscConfig+0xe8>
 800a432:	e014      	b.n	800a45e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a434:	f7f9 fd8c 	bl	8003f50 <HAL_GetTick>
 800a438:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a43a:	e008      	b.n	800a44e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a43c:	f7f9 fd88 	bl	8003f50 <HAL_GetTick>
 800a440:	4602      	mov	r2, r0
 800a442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a444:	1ad3      	subs	r3, r2, r3
 800a446:	2b64      	cmp	r3, #100	@ 0x64
 800a448:	d901      	bls.n	800a44e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800a44a:	2303      	movs	r3, #3
 800a44c:	e3c0      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a44e:	4b59      	ldr	r3, [pc, #356]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a456:	2b00      	cmp	r3, #0
 800a458:	d1f0      	bne.n	800a43c <HAL_RCC_OscConfig+0x110>
 800a45a:	e000      	b.n	800a45e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a45c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f003 0302 	and.w	r3, r3, #2
 800a466:	2b00      	cmp	r3, #0
 800a468:	f000 80ca 	beq.w	800a600 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a46c:	4b51      	ldr	r3, [pc, #324]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a46e:	691b      	ldr	r3, [r3, #16]
 800a470:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a474:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a476:	4b4f      	ldr	r3, [pc, #316]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a47a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a47c:	6a3b      	ldr	r3, [r7, #32]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d007      	beq.n	800a492 <HAL_RCC_OscConfig+0x166>
 800a482:	6a3b      	ldr	r3, [r7, #32]
 800a484:	2b18      	cmp	r3, #24
 800a486:	d156      	bne.n	800a536 <HAL_RCC_OscConfig+0x20a>
 800a488:	69fb      	ldr	r3, [r7, #28]
 800a48a:	f003 0303 	and.w	r3, r3, #3
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d151      	bne.n	800a536 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a492:	4b48      	ldr	r3, [pc, #288]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f003 0304 	and.w	r3, r3, #4
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d005      	beq.n	800a4aa <HAL_RCC_OscConfig+0x17e>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	68db      	ldr	r3, [r3, #12]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d101      	bne.n	800a4aa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	e392      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a4aa:	4b42      	ldr	r3, [pc, #264]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f023 0219 	bic.w	r2, r3, #25
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	68db      	ldr	r3, [r3, #12]
 800a4b6:	493f      	ldr	r1, [pc, #252]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4bc:	f7f9 fd48 	bl	8003f50 <HAL_GetTick>
 800a4c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a4c2:	e008      	b.n	800a4d6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4c4:	f7f9 fd44 	bl	8003f50 <HAL_GetTick>
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4cc:	1ad3      	subs	r3, r2, r3
 800a4ce:	2b02      	cmp	r3, #2
 800a4d0:	d901      	bls.n	800a4d6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a4d2:	2303      	movs	r3, #3
 800a4d4:	e37c      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a4d6:	4b37      	ldr	r3, [pc, #220]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f003 0304 	and.w	r3, r3, #4
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d0f0      	beq.n	800a4c4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4e2:	f7f9 fd65 	bl	8003fb0 <HAL_GetREVID>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d817      	bhi.n	800a520 <HAL_RCC_OscConfig+0x1f4>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	691b      	ldr	r3, [r3, #16]
 800a4f4:	2b40      	cmp	r3, #64	@ 0x40
 800a4f6:	d108      	bne.n	800a50a <HAL_RCC_OscConfig+0x1de>
 800a4f8:	4b2e      	ldr	r3, [pc, #184]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a4fa:	685b      	ldr	r3, [r3, #4]
 800a4fc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a500:	4a2c      	ldr	r2, [pc, #176]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a502:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a506:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a508:	e07a      	b.n	800a600 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a50a:	4b2a      	ldr	r3, [pc, #168]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a50c:	685b      	ldr	r3, [r3, #4]
 800a50e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	691b      	ldr	r3, [r3, #16]
 800a516:	031b      	lsls	r3, r3, #12
 800a518:	4926      	ldr	r1, [pc, #152]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a51a:	4313      	orrs	r3, r2
 800a51c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a51e:	e06f      	b.n	800a600 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a520:	4b24      	ldr	r3, [pc, #144]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a522:	685b      	ldr	r3, [r3, #4]
 800a524:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	691b      	ldr	r3, [r3, #16]
 800a52c:	061b      	lsls	r3, r3, #24
 800a52e:	4921      	ldr	r1, [pc, #132]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a530:	4313      	orrs	r3, r2
 800a532:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a534:	e064      	b.n	800a600 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	68db      	ldr	r3, [r3, #12]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d047      	beq.n	800a5ce <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a53e:	4b1d      	ldr	r3, [pc, #116]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f023 0219 	bic.w	r2, r3, #25
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	68db      	ldr	r3, [r3, #12]
 800a54a:	491a      	ldr	r1, [pc, #104]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a54c:	4313      	orrs	r3, r2
 800a54e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a550:	f7f9 fcfe 	bl	8003f50 <HAL_GetTick>
 800a554:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a556:	e008      	b.n	800a56a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a558:	f7f9 fcfa 	bl	8003f50 <HAL_GetTick>
 800a55c:	4602      	mov	r2, r0
 800a55e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a560:	1ad3      	subs	r3, r2, r3
 800a562:	2b02      	cmp	r3, #2
 800a564:	d901      	bls.n	800a56a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a566:	2303      	movs	r3, #3
 800a568:	e332      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a56a:	4b12      	ldr	r3, [pc, #72]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f003 0304 	and.w	r3, r3, #4
 800a572:	2b00      	cmp	r3, #0
 800a574:	d0f0      	beq.n	800a558 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a576:	f7f9 fd1b 	bl	8003fb0 <HAL_GetREVID>
 800a57a:	4603      	mov	r3, r0
 800a57c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a580:	4293      	cmp	r3, r2
 800a582:	d819      	bhi.n	800a5b8 <HAL_RCC_OscConfig+0x28c>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	691b      	ldr	r3, [r3, #16]
 800a588:	2b40      	cmp	r3, #64	@ 0x40
 800a58a:	d108      	bne.n	800a59e <HAL_RCC_OscConfig+0x272>
 800a58c:	4b09      	ldr	r3, [pc, #36]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a58e:	685b      	ldr	r3, [r3, #4]
 800a590:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a594:	4a07      	ldr	r2, [pc, #28]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a596:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a59a:	6053      	str	r3, [r2, #4]
 800a59c:	e030      	b.n	800a600 <HAL_RCC_OscConfig+0x2d4>
 800a59e:	4b05      	ldr	r3, [pc, #20]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a5a0:	685b      	ldr	r3, [r3, #4]
 800a5a2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	691b      	ldr	r3, [r3, #16]
 800a5aa:	031b      	lsls	r3, r3, #12
 800a5ac:	4901      	ldr	r1, [pc, #4]	@ (800a5b4 <HAL_RCC_OscConfig+0x288>)
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	604b      	str	r3, [r1, #4]
 800a5b2:	e025      	b.n	800a600 <HAL_RCC_OscConfig+0x2d4>
 800a5b4:	58024400 	.word	0x58024400
 800a5b8:	4b9a      	ldr	r3, [pc, #616]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	691b      	ldr	r3, [r3, #16]
 800a5c4:	061b      	lsls	r3, r3, #24
 800a5c6:	4997      	ldr	r1, [pc, #604]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	604b      	str	r3, [r1, #4]
 800a5cc:	e018      	b.n	800a600 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a5ce:	4b95      	ldr	r3, [pc, #596]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	4a94      	ldr	r2, [pc, #592]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a5d4:	f023 0301 	bic.w	r3, r3, #1
 800a5d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5da:	f7f9 fcb9 	bl	8003f50 <HAL_GetTick>
 800a5de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a5e0:	e008      	b.n	800a5f4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a5e2:	f7f9 fcb5 	bl	8003f50 <HAL_GetTick>
 800a5e6:	4602      	mov	r2, r0
 800a5e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ea:	1ad3      	subs	r3, r2, r3
 800a5ec:	2b02      	cmp	r3, #2
 800a5ee:	d901      	bls.n	800a5f4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a5f0:	2303      	movs	r3, #3
 800a5f2:	e2ed      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a5f4:	4b8b      	ldr	r3, [pc, #556]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f003 0304 	and.w	r3, r3, #4
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d1f0      	bne.n	800a5e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f003 0310 	and.w	r3, r3, #16
 800a608:	2b00      	cmp	r3, #0
 800a60a:	f000 80a9 	beq.w	800a760 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a60e:	4b85      	ldr	r3, [pc, #532]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a610:	691b      	ldr	r3, [r3, #16]
 800a612:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a616:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a618:	4b82      	ldr	r3, [pc, #520]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a61a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a61c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a61e:	69bb      	ldr	r3, [r7, #24]
 800a620:	2b08      	cmp	r3, #8
 800a622:	d007      	beq.n	800a634 <HAL_RCC_OscConfig+0x308>
 800a624:	69bb      	ldr	r3, [r7, #24]
 800a626:	2b18      	cmp	r3, #24
 800a628:	d13a      	bne.n	800a6a0 <HAL_RCC_OscConfig+0x374>
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	f003 0303 	and.w	r3, r3, #3
 800a630:	2b01      	cmp	r3, #1
 800a632:	d135      	bne.n	800a6a0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a634:	4b7b      	ldr	r3, [pc, #492]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d005      	beq.n	800a64c <HAL_RCC_OscConfig+0x320>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	69db      	ldr	r3, [r3, #28]
 800a644:	2b80      	cmp	r3, #128	@ 0x80
 800a646:	d001      	beq.n	800a64c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a648:	2301      	movs	r3, #1
 800a64a:	e2c1      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a64c:	f7f9 fcb0 	bl	8003fb0 <HAL_GetREVID>
 800a650:	4603      	mov	r3, r0
 800a652:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a656:	4293      	cmp	r3, r2
 800a658:	d817      	bhi.n	800a68a <HAL_RCC_OscConfig+0x35e>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6a1b      	ldr	r3, [r3, #32]
 800a65e:	2b20      	cmp	r3, #32
 800a660:	d108      	bne.n	800a674 <HAL_RCC_OscConfig+0x348>
 800a662:	4b70      	ldr	r3, [pc, #448]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a66a:	4a6e      	ldr	r2, [pc, #440]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a66c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a670:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a672:	e075      	b.n	800a760 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a674:	4b6b      	ldr	r3, [pc, #428]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6a1b      	ldr	r3, [r3, #32]
 800a680:	069b      	lsls	r3, r3, #26
 800a682:	4968      	ldr	r1, [pc, #416]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a684:	4313      	orrs	r3, r2
 800a686:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a688:	e06a      	b.n	800a760 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a68a:	4b66      	ldr	r3, [pc, #408]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a68c:	68db      	ldr	r3, [r3, #12]
 800a68e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6a1b      	ldr	r3, [r3, #32]
 800a696:	061b      	lsls	r3, r3, #24
 800a698:	4962      	ldr	r1, [pc, #392]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a69a:	4313      	orrs	r3, r2
 800a69c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a69e:	e05f      	b.n	800a760 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	69db      	ldr	r3, [r3, #28]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d042      	beq.n	800a72e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a6a8:	4b5e      	ldr	r3, [pc, #376]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	4a5d      	ldr	r2, [pc, #372]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a6ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6b4:	f7f9 fc4c 	bl	8003f50 <HAL_GetTick>
 800a6b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a6ba:	e008      	b.n	800a6ce <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a6bc:	f7f9 fc48 	bl	8003f50 <HAL_GetTick>
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6c4:	1ad3      	subs	r3, r2, r3
 800a6c6:	2b02      	cmp	r3, #2
 800a6c8:	d901      	bls.n	800a6ce <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a6ca:	2303      	movs	r3, #3
 800a6cc:	e280      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a6ce:	4b55      	ldr	r3, [pc, #340]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d0f0      	beq.n	800a6bc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a6da:	f7f9 fc69 	bl	8003fb0 <HAL_GetREVID>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	d817      	bhi.n	800a718 <HAL_RCC_OscConfig+0x3ec>
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6a1b      	ldr	r3, [r3, #32]
 800a6ec:	2b20      	cmp	r3, #32
 800a6ee:	d108      	bne.n	800a702 <HAL_RCC_OscConfig+0x3d6>
 800a6f0:	4b4c      	ldr	r3, [pc, #304]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a6f2:	685b      	ldr	r3, [r3, #4]
 800a6f4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a6f8:	4a4a      	ldr	r2, [pc, #296]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a6fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a6fe:	6053      	str	r3, [r2, #4]
 800a700:	e02e      	b.n	800a760 <HAL_RCC_OscConfig+0x434>
 800a702:	4b48      	ldr	r3, [pc, #288]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a704:	685b      	ldr	r3, [r3, #4]
 800a706:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6a1b      	ldr	r3, [r3, #32]
 800a70e:	069b      	lsls	r3, r3, #26
 800a710:	4944      	ldr	r1, [pc, #272]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a712:	4313      	orrs	r3, r2
 800a714:	604b      	str	r3, [r1, #4]
 800a716:	e023      	b.n	800a760 <HAL_RCC_OscConfig+0x434>
 800a718:	4b42      	ldr	r3, [pc, #264]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a71a:	68db      	ldr	r3, [r3, #12]
 800a71c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	6a1b      	ldr	r3, [r3, #32]
 800a724:	061b      	lsls	r3, r3, #24
 800a726:	493f      	ldr	r1, [pc, #252]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a728:	4313      	orrs	r3, r2
 800a72a:	60cb      	str	r3, [r1, #12]
 800a72c:	e018      	b.n	800a760 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a72e:	4b3d      	ldr	r3, [pc, #244]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	4a3c      	ldr	r2, [pc, #240]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a734:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a738:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a73a:	f7f9 fc09 	bl	8003f50 <HAL_GetTick>
 800a73e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a740:	e008      	b.n	800a754 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a742:	f7f9 fc05 	bl	8003f50 <HAL_GetTick>
 800a746:	4602      	mov	r2, r0
 800a748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a74a:	1ad3      	subs	r3, r2, r3
 800a74c:	2b02      	cmp	r3, #2
 800a74e:	d901      	bls.n	800a754 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a750:	2303      	movs	r3, #3
 800a752:	e23d      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a754:	4b33      	ldr	r3, [pc, #204]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d1f0      	bne.n	800a742 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f003 0308 	and.w	r3, r3, #8
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d036      	beq.n	800a7da <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	695b      	ldr	r3, [r3, #20]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d019      	beq.n	800a7a8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a774:	4b2b      	ldr	r3, [pc, #172]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a776:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a778:	4a2a      	ldr	r2, [pc, #168]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a77a:	f043 0301 	orr.w	r3, r3, #1
 800a77e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a780:	f7f9 fbe6 	bl	8003f50 <HAL_GetTick>
 800a784:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a786:	e008      	b.n	800a79a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a788:	f7f9 fbe2 	bl	8003f50 <HAL_GetTick>
 800a78c:	4602      	mov	r2, r0
 800a78e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a790:	1ad3      	subs	r3, r2, r3
 800a792:	2b02      	cmp	r3, #2
 800a794:	d901      	bls.n	800a79a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a796:	2303      	movs	r3, #3
 800a798:	e21a      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a79a:	4b22      	ldr	r3, [pc, #136]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a79c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a79e:	f003 0302 	and.w	r3, r3, #2
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d0f0      	beq.n	800a788 <HAL_RCC_OscConfig+0x45c>
 800a7a6:	e018      	b.n	800a7da <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a7a8:	4b1e      	ldr	r3, [pc, #120]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a7aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7ac:	4a1d      	ldr	r2, [pc, #116]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a7ae:	f023 0301 	bic.w	r3, r3, #1
 800a7b2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7b4:	f7f9 fbcc 	bl	8003f50 <HAL_GetTick>
 800a7b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a7ba:	e008      	b.n	800a7ce <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a7bc:	f7f9 fbc8 	bl	8003f50 <HAL_GetTick>
 800a7c0:	4602      	mov	r2, r0
 800a7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c4:	1ad3      	subs	r3, r2, r3
 800a7c6:	2b02      	cmp	r3, #2
 800a7c8:	d901      	bls.n	800a7ce <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a7ca:	2303      	movs	r3, #3
 800a7cc:	e200      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a7ce:	4b15      	ldr	r3, [pc, #84]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a7d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7d2:	f003 0302 	and.w	r3, r3, #2
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d1f0      	bne.n	800a7bc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f003 0320 	and.w	r3, r3, #32
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d039      	beq.n	800a85a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	699b      	ldr	r3, [r3, #24]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d01c      	beq.n	800a828 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a7ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4a0c      	ldr	r2, [pc, #48]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a7f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a7f8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a7fa:	f7f9 fba9 	bl	8003f50 <HAL_GetTick>
 800a7fe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a800:	e008      	b.n	800a814 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a802:	f7f9 fba5 	bl	8003f50 <HAL_GetTick>
 800a806:	4602      	mov	r2, r0
 800a808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a80a:	1ad3      	subs	r3, r2, r3
 800a80c:	2b02      	cmp	r3, #2
 800a80e:	d901      	bls.n	800a814 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a810:	2303      	movs	r3, #3
 800a812:	e1dd      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a814:	4b03      	ldr	r3, [pc, #12]	@ (800a824 <HAL_RCC_OscConfig+0x4f8>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d0f0      	beq.n	800a802 <HAL_RCC_OscConfig+0x4d6>
 800a820:	e01b      	b.n	800a85a <HAL_RCC_OscConfig+0x52e>
 800a822:	bf00      	nop
 800a824:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a828:	4b9b      	ldr	r3, [pc, #620]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	4a9a      	ldr	r2, [pc, #616]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a82e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a832:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a834:	f7f9 fb8c 	bl	8003f50 <HAL_GetTick>
 800a838:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a83a:	e008      	b.n	800a84e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a83c:	f7f9 fb88 	bl	8003f50 <HAL_GetTick>
 800a840:	4602      	mov	r2, r0
 800a842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a844:	1ad3      	subs	r3, r2, r3
 800a846:	2b02      	cmp	r3, #2
 800a848:	d901      	bls.n	800a84e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a84a:	2303      	movs	r3, #3
 800a84c:	e1c0      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a84e:	4b92      	ldr	r3, [pc, #584]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a856:	2b00      	cmp	r3, #0
 800a858:	d1f0      	bne.n	800a83c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f003 0304 	and.w	r3, r3, #4
 800a862:	2b00      	cmp	r3, #0
 800a864:	f000 8081 	beq.w	800a96a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a868:	4b8c      	ldr	r3, [pc, #560]	@ (800aa9c <HAL_RCC_OscConfig+0x770>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	4a8b      	ldr	r2, [pc, #556]	@ (800aa9c <HAL_RCC_OscConfig+0x770>)
 800a86e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a872:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a874:	f7f9 fb6c 	bl	8003f50 <HAL_GetTick>
 800a878:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a87a:	e008      	b.n	800a88e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a87c:	f7f9 fb68 	bl	8003f50 <HAL_GetTick>
 800a880:	4602      	mov	r2, r0
 800a882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a884:	1ad3      	subs	r3, r2, r3
 800a886:	2b64      	cmp	r3, #100	@ 0x64
 800a888:	d901      	bls.n	800a88e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a88a:	2303      	movs	r3, #3
 800a88c:	e1a0      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a88e:	4b83      	ldr	r3, [pc, #524]	@ (800aa9c <HAL_RCC_OscConfig+0x770>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a896:	2b00      	cmp	r3, #0
 800a898:	d0f0      	beq.n	800a87c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	689b      	ldr	r3, [r3, #8]
 800a89e:	2b01      	cmp	r3, #1
 800a8a0:	d106      	bne.n	800a8b0 <HAL_RCC_OscConfig+0x584>
 800a8a2:	4b7d      	ldr	r3, [pc, #500]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8a6:	4a7c      	ldr	r2, [pc, #496]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8a8:	f043 0301 	orr.w	r3, r3, #1
 800a8ac:	6713      	str	r3, [r2, #112]	@ 0x70
 800a8ae:	e02d      	b.n	800a90c <HAL_RCC_OscConfig+0x5e0>
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d10c      	bne.n	800a8d2 <HAL_RCC_OscConfig+0x5a6>
 800a8b8:	4b77      	ldr	r3, [pc, #476]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8bc:	4a76      	ldr	r2, [pc, #472]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8be:	f023 0301 	bic.w	r3, r3, #1
 800a8c2:	6713      	str	r3, [r2, #112]	@ 0x70
 800a8c4:	4b74      	ldr	r3, [pc, #464]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8c8:	4a73      	ldr	r2, [pc, #460]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8ca:	f023 0304 	bic.w	r3, r3, #4
 800a8ce:	6713      	str	r3, [r2, #112]	@ 0x70
 800a8d0:	e01c      	b.n	800a90c <HAL_RCC_OscConfig+0x5e0>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	689b      	ldr	r3, [r3, #8]
 800a8d6:	2b05      	cmp	r3, #5
 800a8d8:	d10c      	bne.n	800a8f4 <HAL_RCC_OscConfig+0x5c8>
 800a8da:	4b6f      	ldr	r3, [pc, #444]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8de:	4a6e      	ldr	r2, [pc, #440]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8e0:	f043 0304 	orr.w	r3, r3, #4
 800a8e4:	6713      	str	r3, [r2, #112]	@ 0x70
 800a8e6:	4b6c      	ldr	r3, [pc, #432]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8ea:	4a6b      	ldr	r2, [pc, #428]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8ec:	f043 0301 	orr.w	r3, r3, #1
 800a8f0:	6713      	str	r3, [r2, #112]	@ 0x70
 800a8f2:	e00b      	b.n	800a90c <HAL_RCC_OscConfig+0x5e0>
 800a8f4:	4b68      	ldr	r3, [pc, #416]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8f8:	4a67      	ldr	r2, [pc, #412]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a8fa:	f023 0301 	bic.w	r3, r3, #1
 800a8fe:	6713      	str	r3, [r2, #112]	@ 0x70
 800a900:	4b65      	ldr	r3, [pc, #404]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a902:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a904:	4a64      	ldr	r2, [pc, #400]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a906:	f023 0304 	bic.w	r3, r3, #4
 800a90a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	689b      	ldr	r3, [r3, #8]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d015      	beq.n	800a940 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a914:	f7f9 fb1c 	bl	8003f50 <HAL_GetTick>
 800a918:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a91a:	e00a      	b.n	800a932 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a91c:	f7f9 fb18 	bl	8003f50 <HAL_GetTick>
 800a920:	4602      	mov	r2, r0
 800a922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a924:	1ad3      	subs	r3, r2, r3
 800a926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a92a:	4293      	cmp	r3, r2
 800a92c:	d901      	bls.n	800a932 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a92e:	2303      	movs	r3, #3
 800a930:	e14e      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a932:	4b59      	ldr	r3, [pc, #356]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a936:	f003 0302 	and.w	r3, r3, #2
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d0ee      	beq.n	800a91c <HAL_RCC_OscConfig+0x5f0>
 800a93e:	e014      	b.n	800a96a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a940:	f7f9 fb06 	bl	8003f50 <HAL_GetTick>
 800a944:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a946:	e00a      	b.n	800a95e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a948:	f7f9 fb02 	bl	8003f50 <HAL_GetTick>
 800a94c:	4602      	mov	r2, r0
 800a94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a950:	1ad3      	subs	r3, r2, r3
 800a952:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a956:	4293      	cmp	r3, r2
 800a958:	d901      	bls.n	800a95e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a95a:	2303      	movs	r3, #3
 800a95c:	e138      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a95e:	4b4e      	ldr	r3, [pc, #312]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a962:	f003 0302 	and.w	r3, r3, #2
 800a966:	2b00      	cmp	r3, #0
 800a968:	d1ee      	bne.n	800a948 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a96e:	2b00      	cmp	r3, #0
 800a970:	f000 812d 	beq.w	800abce <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a974:	4b48      	ldr	r3, [pc, #288]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a976:	691b      	ldr	r3, [r3, #16]
 800a978:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a97c:	2b18      	cmp	r3, #24
 800a97e:	f000 80bd 	beq.w	800aafc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a986:	2b02      	cmp	r3, #2
 800a988:	f040 809e 	bne.w	800aac8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a98c:	4b42      	ldr	r3, [pc, #264]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	4a41      	ldr	r2, [pc, #260]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a992:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a996:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a998:	f7f9 fada 	bl	8003f50 <HAL_GetTick>
 800a99c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a99e:	e008      	b.n	800a9b2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9a0:	f7f9 fad6 	bl	8003f50 <HAL_GetTick>
 800a9a4:	4602      	mov	r2, r0
 800a9a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a8:	1ad3      	subs	r3, r2, r3
 800a9aa:	2b02      	cmp	r3, #2
 800a9ac:	d901      	bls.n	800a9b2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a9ae:	2303      	movs	r3, #3
 800a9b0:	e10e      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a9b2:	4b39      	ldr	r3, [pc, #228]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d1f0      	bne.n	800a9a0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a9be:	4b36      	ldr	r3, [pc, #216]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a9c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a9c2:	4b37      	ldr	r3, [pc, #220]	@ (800aaa0 <HAL_RCC_OscConfig+0x774>)
 800a9c4:	4013      	ands	r3, r2
 800a9c6:	687a      	ldr	r2, [r7, #4]
 800a9c8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800a9ca:	687a      	ldr	r2, [r7, #4]
 800a9cc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a9ce:	0112      	lsls	r2, r2, #4
 800a9d0:	430a      	orrs	r2, r1
 800a9d2:	4931      	ldr	r1, [pc, #196]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	628b      	str	r3, [r1, #40]	@ 0x28
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9dc:	3b01      	subs	r3, #1
 800a9de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9e6:	3b01      	subs	r3, #1
 800a9e8:	025b      	lsls	r3, r3, #9
 800a9ea:	b29b      	uxth	r3, r3
 800a9ec:	431a      	orrs	r2, r3
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9f2:	3b01      	subs	r3, #1
 800a9f4:	041b      	lsls	r3, r3, #16
 800a9f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a9fa:	431a      	orrs	r2, r3
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa00:	3b01      	subs	r3, #1
 800aa02:	061b      	lsls	r3, r3, #24
 800aa04:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800aa08:	4923      	ldr	r1, [pc, #140]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa0a:	4313      	orrs	r3, r2
 800aa0c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800aa0e:	4b22      	ldr	r3, [pc, #136]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa12:	4a21      	ldr	r2, [pc, #132]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa14:	f023 0301 	bic.w	r3, r3, #1
 800aa18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aa1a:	4b1f      	ldr	r3, [pc, #124]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa1e:	4b21      	ldr	r3, [pc, #132]	@ (800aaa4 <HAL_RCC_OscConfig+0x778>)
 800aa20:	4013      	ands	r3, r2
 800aa22:	687a      	ldr	r2, [r7, #4]
 800aa24:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800aa26:	00d2      	lsls	r2, r2, #3
 800aa28:	491b      	ldr	r1, [pc, #108]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa2a:	4313      	orrs	r3, r2
 800aa2c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800aa2e:	4b1a      	ldr	r3, [pc, #104]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa32:	f023 020c 	bic.w	r2, r3, #12
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa3a:	4917      	ldr	r1, [pc, #92]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa3c:	4313      	orrs	r3, r2
 800aa3e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800aa40:	4b15      	ldr	r3, [pc, #84]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa44:	f023 0202 	bic.w	r2, r3, #2
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa4c:	4912      	ldr	r1, [pc, #72]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa4e:	4313      	orrs	r3, r2
 800aa50:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800aa52:	4b11      	ldr	r3, [pc, #68]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa56:	4a10      	ldr	r2, [pc, #64]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aa5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa5e:	4b0e      	ldr	r3, [pc, #56]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa62:	4a0d      	ldr	r2, [pc, #52]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aa68:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800aa6a:	4b0b      	ldr	r3, [pc, #44]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa6e:	4a0a      	ldr	r2, [pc, #40]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800aa74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800aa76:	4b08      	ldr	r3, [pc, #32]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa7a:	4a07      	ldr	r2, [pc, #28]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa7c:	f043 0301 	orr.w	r3, r3, #1
 800aa80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aa82:	4b05      	ldr	r3, [pc, #20]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	4a04      	ldr	r2, [pc, #16]	@ (800aa98 <HAL_RCC_OscConfig+0x76c>)
 800aa88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aa8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa8e:	f7f9 fa5f 	bl	8003f50 <HAL_GetTick>
 800aa92:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800aa94:	e011      	b.n	800aaba <HAL_RCC_OscConfig+0x78e>
 800aa96:	bf00      	nop
 800aa98:	58024400 	.word	0x58024400
 800aa9c:	58024800 	.word	0x58024800
 800aaa0:	fffffc0c 	.word	0xfffffc0c
 800aaa4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aaa8:	f7f9 fa52 	bl	8003f50 <HAL_GetTick>
 800aaac:	4602      	mov	r2, r0
 800aaae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aab0:	1ad3      	subs	r3, r2, r3
 800aab2:	2b02      	cmp	r3, #2
 800aab4:	d901      	bls.n	800aaba <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800aab6:	2303      	movs	r3, #3
 800aab8:	e08a      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800aaba:	4b47      	ldr	r3, [pc, #284]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d0f0      	beq.n	800aaa8 <HAL_RCC_OscConfig+0x77c>
 800aac6:	e082      	b.n	800abce <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aac8:	4b43      	ldr	r3, [pc, #268]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4a42      	ldr	r2, [pc, #264]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800aace:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aad2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aad4:	f7f9 fa3c 	bl	8003f50 <HAL_GetTick>
 800aad8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aada:	e008      	b.n	800aaee <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aadc:	f7f9 fa38 	bl	8003f50 <HAL_GetTick>
 800aae0:	4602      	mov	r2, r0
 800aae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae4:	1ad3      	subs	r3, r2, r3
 800aae6:	2b02      	cmp	r3, #2
 800aae8:	d901      	bls.n	800aaee <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800aaea:	2303      	movs	r3, #3
 800aaec:	e070      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aaee:	4b3a      	ldr	r3, [pc, #232]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d1f0      	bne.n	800aadc <HAL_RCC_OscConfig+0x7b0>
 800aafa:	e068      	b.n	800abce <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800aafc:	4b36      	ldr	r3, [pc, #216]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800aafe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab00:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ab02:	4b35      	ldr	r3, [pc, #212]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800ab04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab06:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab0c:	2b01      	cmp	r3, #1
 800ab0e:	d031      	beq.n	800ab74 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	f003 0203 	and.w	r2, r3, #3
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	d12a      	bne.n	800ab74 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ab1e:	693b      	ldr	r3, [r7, #16]
 800ab20:	091b      	lsrs	r3, r3, #4
 800ab22:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	d122      	bne.n	800ab74 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab38:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	d11a      	bne.n	800ab74 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	0a5b      	lsrs	r3, r3, #9
 800ab42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab4a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ab4c:	429a      	cmp	r2, r3
 800ab4e:	d111      	bne.n	800ab74 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	0c1b      	lsrs	r3, r3, #16
 800ab54:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab5c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ab5e:	429a      	cmp	r2, r3
 800ab60:	d108      	bne.n	800ab74 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	0e1b      	lsrs	r3, r3, #24
 800ab66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab6e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ab70:	429a      	cmp	r2, r3
 800ab72:	d001      	beq.n	800ab78 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800ab74:	2301      	movs	r3, #1
 800ab76:	e02b      	b.n	800abd0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ab78:	4b17      	ldr	r3, [pc, #92]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800ab7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab7c:	08db      	lsrs	r3, r3, #3
 800ab7e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ab82:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab88:	693a      	ldr	r2, [r7, #16]
 800ab8a:	429a      	cmp	r2, r3
 800ab8c:	d01f      	beq.n	800abce <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ab8e:	4b12      	ldr	r3, [pc, #72]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800ab90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab92:	4a11      	ldr	r2, [pc, #68]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800ab94:	f023 0301 	bic.w	r3, r3, #1
 800ab98:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ab9a:	f7f9 f9d9 	bl	8003f50 <HAL_GetTick>
 800ab9e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800aba0:	bf00      	nop
 800aba2:	f7f9 f9d5 	bl	8003f50 <HAL_GetTick>
 800aba6:	4602      	mov	r2, r0
 800aba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abaa:	4293      	cmp	r3, r2
 800abac:	d0f9      	beq.n	800aba2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800abae:	4b0a      	ldr	r3, [pc, #40]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800abb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800abb2:	4b0a      	ldr	r3, [pc, #40]	@ (800abdc <HAL_RCC_OscConfig+0x8b0>)
 800abb4:	4013      	ands	r3, r2
 800abb6:	687a      	ldr	r2, [r7, #4]
 800abb8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800abba:	00d2      	lsls	r2, r2, #3
 800abbc:	4906      	ldr	r1, [pc, #24]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800abbe:	4313      	orrs	r3, r2
 800abc0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800abc2:	4b05      	ldr	r3, [pc, #20]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800abc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abc6:	4a04      	ldr	r2, [pc, #16]	@ (800abd8 <HAL_RCC_OscConfig+0x8ac>)
 800abc8:	f043 0301 	orr.w	r3, r3, #1
 800abcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800abce:	2300      	movs	r3, #0
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	3730      	adds	r7, #48	@ 0x30
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}
 800abd8:	58024400 	.word	0x58024400
 800abdc:	ffff0007 	.word	0xffff0007

0800abe0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b086      	sub	sp, #24
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
 800abe8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d101      	bne.n	800abf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800abf0:	2301      	movs	r3, #1
 800abf2:	e19c      	b.n	800af2e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800abf4:	4b8a      	ldr	r3, [pc, #552]	@ (800ae20 <HAL_RCC_ClockConfig+0x240>)
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f003 030f 	and.w	r3, r3, #15
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	429a      	cmp	r2, r3
 800ac00:	d910      	bls.n	800ac24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ac02:	4b87      	ldr	r3, [pc, #540]	@ (800ae20 <HAL_RCC_ClockConfig+0x240>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f023 020f 	bic.w	r2, r3, #15
 800ac0a:	4985      	ldr	r1, [pc, #532]	@ (800ae20 <HAL_RCC_ClockConfig+0x240>)
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	4313      	orrs	r3, r2
 800ac10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac12:	4b83      	ldr	r3, [pc, #524]	@ (800ae20 <HAL_RCC_ClockConfig+0x240>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f003 030f 	and.w	r3, r3, #15
 800ac1a:	683a      	ldr	r2, [r7, #0]
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d001      	beq.n	800ac24 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ac20:	2301      	movs	r3, #1
 800ac22:	e184      	b.n	800af2e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f003 0304 	and.w	r3, r3, #4
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d010      	beq.n	800ac52 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	691a      	ldr	r2, [r3, #16]
 800ac34:	4b7b      	ldr	r3, [pc, #492]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ac36:	699b      	ldr	r3, [r3, #24]
 800ac38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d908      	bls.n	800ac52 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ac40:	4b78      	ldr	r3, [pc, #480]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ac42:	699b      	ldr	r3, [r3, #24]
 800ac44:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	691b      	ldr	r3, [r3, #16]
 800ac4c:	4975      	ldr	r1, [pc, #468]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ac4e:	4313      	orrs	r3, r2
 800ac50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f003 0308 	and.w	r3, r3, #8
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d010      	beq.n	800ac80 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	695a      	ldr	r2, [r3, #20]
 800ac62:	4b70      	ldr	r3, [pc, #448]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ac64:	69db      	ldr	r3, [r3, #28]
 800ac66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	d908      	bls.n	800ac80 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ac6e:	4b6d      	ldr	r3, [pc, #436]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ac70:	69db      	ldr	r3, [r3, #28]
 800ac72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	695b      	ldr	r3, [r3, #20]
 800ac7a:	496a      	ldr	r1, [pc, #424]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ac7c:	4313      	orrs	r3, r2
 800ac7e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f003 0310 	and.w	r3, r3, #16
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d010      	beq.n	800acae <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	699a      	ldr	r2, [r3, #24]
 800ac90:	4b64      	ldr	r3, [pc, #400]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ac92:	69db      	ldr	r3, [r3, #28]
 800ac94:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d908      	bls.n	800acae <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ac9c:	4b61      	ldr	r3, [pc, #388]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ac9e:	69db      	ldr	r3, [r3, #28]
 800aca0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	699b      	ldr	r3, [r3, #24]
 800aca8:	495e      	ldr	r1, [pc, #376]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800acaa:	4313      	orrs	r3, r2
 800acac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f003 0320 	and.w	r3, r3, #32
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d010      	beq.n	800acdc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	69da      	ldr	r2, [r3, #28]
 800acbe:	4b59      	ldr	r3, [pc, #356]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800acc0:	6a1b      	ldr	r3, [r3, #32]
 800acc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800acc6:	429a      	cmp	r2, r3
 800acc8:	d908      	bls.n	800acdc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800acca:	4b56      	ldr	r3, [pc, #344]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800accc:	6a1b      	ldr	r3, [r3, #32]
 800acce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	69db      	ldr	r3, [r3, #28]
 800acd6:	4953      	ldr	r1, [pc, #332]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800acd8:	4313      	orrs	r3, r2
 800acda:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f003 0302 	and.w	r3, r3, #2
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d010      	beq.n	800ad0a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	68da      	ldr	r2, [r3, #12]
 800acec:	4b4d      	ldr	r3, [pc, #308]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800acee:	699b      	ldr	r3, [r3, #24]
 800acf0:	f003 030f 	and.w	r3, r3, #15
 800acf4:	429a      	cmp	r2, r3
 800acf6:	d908      	bls.n	800ad0a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800acf8:	4b4a      	ldr	r3, [pc, #296]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800acfa:	699b      	ldr	r3, [r3, #24]
 800acfc:	f023 020f 	bic.w	r2, r3, #15
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	68db      	ldr	r3, [r3, #12]
 800ad04:	4947      	ldr	r1, [pc, #284]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ad06:	4313      	orrs	r3, r2
 800ad08:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f003 0301 	and.w	r3, r3, #1
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d055      	beq.n	800adc2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ad16:	4b43      	ldr	r3, [pc, #268]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ad18:	699b      	ldr	r3, [r3, #24]
 800ad1a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	689b      	ldr	r3, [r3, #8]
 800ad22:	4940      	ldr	r1, [pc, #256]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ad24:	4313      	orrs	r3, r2
 800ad26:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	685b      	ldr	r3, [r3, #4]
 800ad2c:	2b02      	cmp	r3, #2
 800ad2e:	d107      	bne.n	800ad40 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ad30:	4b3c      	ldr	r3, [pc, #240]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d121      	bne.n	800ad80 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	e0f6      	b.n	800af2e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	2b03      	cmp	r3, #3
 800ad46:	d107      	bne.n	800ad58 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ad48:	4b36      	ldr	r3, [pc, #216]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d115      	bne.n	800ad80 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ad54:	2301      	movs	r3, #1
 800ad56:	e0ea      	b.n	800af2e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	685b      	ldr	r3, [r3, #4]
 800ad5c:	2b01      	cmp	r3, #1
 800ad5e:	d107      	bne.n	800ad70 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ad60:	4b30      	ldr	r3, [pc, #192]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d109      	bne.n	800ad80 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	e0de      	b.n	800af2e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ad70:	4b2c      	ldr	r3, [pc, #176]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f003 0304 	and.w	r3, r3, #4
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d101      	bne.n	800ad80 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ad7c:	2301      	movs	r3, #1
 800ad7e:	e0d6      	b.n	800af2e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ad80:	4b28      	ldr	r3, [pc, #160]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ad82:	691b      	ldr	r3, [r3, #16]
 800ad84:	f023 0207 	bic.w	r2, r3, #7
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	685b      	ldr	r3, [r3, #4]
 800ad8c:	4925      	ldr	r1, [pc, #148]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ad8e:	4313      	orrs	r3, r2
 800ad90:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad92:	f7f9 f8dd 	bl	8003f50 <HAL_GetTick>
 800ad96:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ad98:	e00a      	b.n	800adb0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ad9a:	f7f9 f8d9 	bl	8003f50 <HAL_GetTick>
 800ad9e:	4602      	mov	r2, r0
 800ada0:	697b      	ldr	r3, [r7, #20]
 800ada2:	1ad3      	subs	r3, r2, r3
 800ada4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ada8:	4293      	cmp	r3, r2
 800adaa:	d901      	bls.n	800adb0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800adac:	2303      	movs	r3, #3
 800adae:	e0be      	b.n	800af2e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800adb0:	4b1c      	ldr	r3, [pc, #112]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800adb2:	691b      	ldr	r3, [r3, #16]
 800adb4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	685b      	ldr	r3, [r3, #4]
 800adbc:	00db      	lsls	r3, r3, #3
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d1eb      	bne.n	800ad9a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f003 0302 	and.w	r3, r3, #2
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d010      	beq.n	800adf0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	68da      	ldr	r2, [r3, #12]
 800add2:	4b14      	ldr	r3, [pc, #80]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800add4:	699b      	ldr	r3, [r3, #24]
 800add6:	f003 030f 	and.w	r3, r3, #15
 800adda:	429a      	cmp	r2, r3
 800addc:	d208      	bcs.n	800adf0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800adde:	4b11      	ldr	r3, [pc, #68]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800ade0:	699b      	ldr	r3, [r3, #24]
 800ade2:	f023 020f 	bic.w	r2, r3, #15
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	68db      	ldr	r3, [r3, #12]
 800adea:	490e      	ldr	r1, [pc, #56]	@ (800ae24 <HAL_RCC_ClockConfig+0x244>)
 800adec:	4313      	orrs	r3, r2
 800adee:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800adf0:	4b0b      	ldr	r3, [pc, #44]	@ (800ae20 <HAL_RCC_ClockConfig+0x240>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	f003 030f 	and.w	r3, r3, #15
 800adf8:	683a      	ldr	r2, [r7, #0]
 800adfa:	429a      	cmp	r2, r3
 800adfc:	d214      	bcs.n	800ae28 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800adfe:	4b08      	ldr	r3, [pc, #32]	@ (800ae20 <HAL_RCC_ClockConfig+0x240>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	f023 020f 	bic.w	r2, r3, #15
 800ae06:	4906      	ldr	r1, [pc, #24]	@ (800ae20 <HAL_RCC_ClockConfig+0x240>)
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	4313      	orrs	r3, r2
 800ae0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae0e:	4b04      	ldr	r3, [pc, #16]	@ (800ae20 <HAL_RCC_ClockConfig+0x240>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	f003 030f 	and.w	r3, r3, #15
 800ae16:	683a      	ldr	r2, [r7, #0]
 800ae18:	429a      	cmp	r2, r3
 800ae1a:	d005      	beq.n	800ae28 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	e086      	b.n	800af2e <HAL_RCC_ClockConfig+0x34e>
 800ae20:	52002000 	.word	0x52002000
 800ae24:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	f003 0304 	and.w	r3, r3, #4
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d010      	beq.n	800ae56 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	691a      	ldr	r2, [r3, #16]
 800ae38:	4b3f      	ldr	r3, [pc, #252]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800ae3a:	699b      	ldr	r3, [r3, #24]
 800ae3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ae40:	429a      	cmp	r2, r3
 800ae42:	d208      	bcs.n	800ae56 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ae44:	4b3c      	ldr	r3, [pc, #240]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800ae46:	699b      	ldr	r3, [r3, #24]
 800ae48:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	691b      	ldr	r3, [r3, #16]
 800ae50:	4939      	ldr	r1, [pc, #228]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800ae52:	4313      	orrs	r3, r2
 800ae54:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f003 0308 	and.w	r3, r3, #8
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d010      	beq.n	800ae84 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	695a      	ldr	r2, [r3, #20]
 800ae66:	4b34      	ldr	r3, [pc, #208]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800ae68:	69db      	ldr	r3, [r3, #28]
 800ae6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	d208      	bcs.n	800ae84 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ae72:	4b31      	ldr	r3, [pc, #196]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800ae74:	69db      	ldr	r3, [r3, #28]
 800ae76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	695b      	ldr	r3, [r3, #20]
 800ae7e:	492e      	ldr	r1, [pc, #184]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800ae80:	4313      	orrs	r3, r2
 800ae82:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	f003 0310 	and.w	r3, r3, #16
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d010      	beq.n	800aeb2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	699a      	ldr	r2, [r3, #24]
 800ae94:	4b28      	ldr	r3, [pc, #160]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800ae96:	69db      	ldr	r3, [r3, #28]
 800ae98:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ae9c:	429a      	cmp	r2, r3
 800ae9e:	d208      	bcs.n	800aeb2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800aea0:	4b25      	ldr	r3, [pc, #148]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800aea2:	69db      	ldr	r3, [r3, #28]
 800aea4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	699b      	ldr	r3, [r3, #24]
 800aeac:	4922      	ldr	r1, [pc, #136]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f003 0320 	and.w	r3, r3, #32
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d010      	beq.n	800aee0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	69da      	ldr	r2, [r3, #28]
 800aec2:	4b1d      	ldr	r3, [pc, #116]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800aec4:	6a1b      	ldr	r3, [r3, #32]
 800aec6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800aeca:	429a      	cmp	r2, r3
 800aecc:	d208      	bcs.n	800aee0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800aece:	4b1a      	ldr	r3, [pc, #104]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800aed0:	6a1b      	ldr	r3, [r3, #32]
 800aed2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	69db      	ldr	r3, [r3, #28]
 800aeda:	4917      	ldr	r1, [pc, #92]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800aedc:	4313      	orrs	r3, r2
 800aede:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800aee0:	f000 f834 	bl	800af4c <HAL_RCC_GetSysClockFreq>
 800aee4:	4602      	mov	r2, r0
 800aee6:	4b14      	ldr	r3, [pc, #80]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800aee8:	699b      	ldr	r3, [r3, #24]
 800aeea:	0a1b      	lsrs	r3, r3, #8
 800aeec:	f003 030f 	and.w	r3, r3, #15
 800aef0:	4912      	ldr	r1, [pc, #72]	@ (800af3c <HAL_RCC_ClockConfig+0x35c>)
 800aef2:	5ccb      	ldrb	r3, [r1, r3]
 800aef4:	f003 031f 	and.w	r3, r3, #31
 800aef8:	fa22 f303 	lsr.w	r3, r2, r3
 800aefc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aefe:	4b0e      	ldr	r3, [pc, #56]	@ (800af38 <HAL_RCC_ClockConfig+0x358>)
 800af00:	699b      	ldr	r3, [r3, #24]
 800af02:	f003 030f 	and.w	r3, r3, #15
 800af06:	4a0d      	ldr	r2, [pc, #52]	@ (800af3c <HAL_RCC_ClockConfig+0x35c>)
 800af08:	5cd3      	ldrb	r3, [r2, r3]
 800af0a:	f003 031f 	and.w	r3, r3, #31
 800af0e:	693a      	ldr	r2, [r7, #16]
 800af10:	fa22 f303 	lsr.w	r3, r2, r3
 800af14:	4a0a      	ldr	r2, [pc, #40]	@ (800af40 <HAL_RCC_ClockConfig+0x360>)
 800af16:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800af18:	4a0a      	ldr	r2, [pc, #40]	@ (800af44 <HAL_RCC_ClockConfig+0x364>)
 800af1a:	693b      	ldr	r3, [r7, #16]
 800af1c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800af1e:	4b0a      	ldr	r3, [pc, #40]	@ (800af48 <HAL_RCC_ClockConfig+0x368>)
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	4618      	mov	r0, r3
 800af24:	f7f8 ffca 	bl	8003ebc <HAL_InitTick>
 800af28:	4603      	mov	r3, r0
 800af2a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800af2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3718      	adds	r7, #24
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	58024400 	.word	0x58024400
 800af3c:	08015bc4 	.word	0x08015bc4
 800af40:	2400003c 	.word	0x2400003c
 800af44:	24000038 	.word	0x24000038
 800af48:	24000044 	.word	0x24000044

0800af4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800af4c:	b480      	push	{r7}
 800af4e:	b089      	sub	sp, #36	@ 0x24
 800af50:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af52:	4bb3      	ldr	r3, [pc, #716]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af54:	691b      	ldr	r3, [r3, #16]
 800af56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800af5a:	2b18      	cmp	r3, #24
 800af5c:	f200 8155 	bhi.w	800b20a <HAL_RCC_GetSysClockFreq+0x2be>
 800af60:	a201      	add	r2, pc, #4	@ (adr r2, 800af68 <HAL_RCC_GetSysClockFreq+0x1c>)
 800af62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af66:	bf00      	nop
 800af68:	0800afcd 	.word	0x0800afcd
 800af6c:	0800b20b 	.word	0x0800b20b
 800af70:	0800b20b 	.word	0x0800b20b
 800af74:	0800b20b 	.word	0x0800b20b
 800af78:	0800b20b 	.word	0x0800b20b
 800af7c:	0800b20b 	.word	0x0800b20b
 800af80:	0800b20b 	.word	0x0800b20b
 800af84:	0800b20b 	.word	0x0800b20b
 800af88:	0800aff3 	.word	0x0800aff3
 800af8c:	0800b20b 	.word	0x0800b20b
 800af90:	0800b20b 	.word	0x0800b20b
 800af94:	0800b20b 	.word	0x0800b20b
 800af98:	0800b20b 	.word	0x0800b20b
 800af9c:	0800b20b 	.word	0x0800b20b
 800afa0:	0800b20b 	.word	0x0800b20b
 800afa4:	0800b20b 	.word	0x0800b20b
 800afa8:	0800aff9 	.word	0x0800aff9
 800afac:	0800b20b 	.word	0x0800b20b
 800afb0:	0800b20b 	.word	0x0800b20b
 800afb4:	0800b20b 	.word	0x0800b20b
 800afb8:	0800b20b 	.word	0x0800b20b
 800afbc:	0800b20b 	.word	0x0800b20b
 800afc0:	0800b20b 	.word	0x0800b20b
 800afc4:	0800b20b 	.word	0x0800b20b
 800afc8:	0800afff 	.word	0x0800afff
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800afcc:	4b94      	ldr	r3, [pc, #592]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	f003 0320 	and.w	r3, r3, #32
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d009      	beq.n	800afec <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800afd8:	4b91      	ldr	r3, [pc, #580]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	08db      	lsrs	r3, r3, #3
 800afde:	f003 0303 	and.w	r3, r3, #3
 800afe2:	4a90      	ldr	r2, [pc, #576]	@ (800b224 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800afe4:	fa22 f303 	lsr.w	r3, r2, r3
 800afe8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800afea:	e111      	b.n	800b210 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800afec:	4b8d      	ldr	r3, [pc, #564]	@ (800b224 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800afee:	61bb      	str	r3, [r7, #24]
      break;
 800aff0:	e10e      	b.n	800b210 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800aff2:	4b8d      	ldr	r3, [pc, #564]	@ (800b228 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800aff4:	61bb      	str	r3, [r7, #24]
      break;
 800aff6:	e10b      	b.n	800b210 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800aff8:	4b8c      	ldr	r3, [pc, #560]	@ (800b22c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800affa:	61bb      	str	r3, [r7, #24]
      break;
 800affc:	e108      	b.n	800b210 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800affe:	4b88      	ldr	r3, [pc, #544]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b002:	f003 0303 	and.w	r3, r3, #3
 800b006:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b008:	4b85      	ldr	r3, [pc, #532]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b00a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b00c:	091b      	lsrs	r3, r3, #4
 800b00e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b012:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b014:	4b82      	ldr	r3, [pc, #520]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b018:	f003 0301 	and.w	r3, r3, #1
 800b01c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b01e:	4b80      	ldr	r3, [pc, #512]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b022:	08db      	lsrs	r3, r3, #3
 800b024:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b028:	68fa      	ldr	r2, [r7, #12]
 800b02a:	fb02 f303 	mul.w	r3, r2, r3
 800b02e:	ee07 3a90 	vmov	s15, r3
 800b032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b036:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b03a:	693b      	ldr	r3, [r7, #16]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	f000 80e1 	beq.w	800b204 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800b042:	697b      	ldr	r3, [r7, #20]
 800b044:	2b02      	cmp	r3, #2
 800b046:	f000 8083 	beq.w	800b150 <HAL_RCC_GetSysClockFreq+0x204>
 800b04a:	697b      	ldr	r3, [r7, #20]
 800b04c:	2b02      	cmp	r3, #2
 800b04e:	f200 80a1 	bhi.w	800b194 <HAL_RCC_GetSysClockFreq+0x248>
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d003      	beq.n	800b060 <HAL_RCC_GetSysClockFreq+0x114>
 800b058:	697b      	ldr	r3, [r7, #20]
 800b05a:	2b01      	cmp	r3, #1
 800b05c:	d056      	beq.n	800b10c <HAL_RCC_GetSysClockFreq+0x1c0>
 800b05e:	e099      	b.n	800b194 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b060:	4b6f      	ldr	r3, [pc, #444]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	f003 0320 	and.w	r3, r3, #32
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d02d      	beq.n	800b0c8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b06c:	4b6c      	ldr	r3, [pc, #432]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	08db      	lsrs	r3, r3, #3
 800b072:	f003 0303 	and.w	r3, r3, #3
 800b076:	4a6b      	ldr	r2, [pc, #428]	@ (800b224 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b078:	fa22 f303 	lsr.w	r3, r2, r3
 800b07c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	ee07 3a90 	vmov	s15, r3
 800b084:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b088:	693b      	ldr	r3, [r7, #16]
 800b08a:	ee07 3a90 	vmov	s15, r3
 800b08e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b092:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b096:	4b62      	ldr	r3, [pc, #392]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b09a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b09e:	ee07 3a90 	vmov	s15, r3
 800b0a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0a6:	ed97 6a02 	vldr	s12, [r7, #8]
 800b0aa:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800b230 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b0ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0c2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b0c6:	e087      	b.n	800b1d8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b0c8:	693b      	ldr	r3, [r7, #16]
 800b0ca:	ee07 3a90 	vmov	s15, r3
 800b0ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0d2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800b234 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b0d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0da:	4b51      	ldr	r3, [pc, #324]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0e2:	ee07 3a90 	vmov	s15, r3
 800b0e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0ea:	ed97 6a02 	vldr	s12, [r7, #8]
 800b0ee:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800b230 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b0f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b102:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b106:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b10a:	e065      	b.n	800b1d8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	ee07 3a90 	vmov	s15, r3
 800b112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b116:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b238 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b11a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b11e:	4b40      	ldr	r3, [pc, #256]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b126:	ee07 3a90 	vmov	s15, r3
 800b12a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b12e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b132:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b230 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b136:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b13a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b13e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b142:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b14a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b14e:	e043      	b.n	800b1d8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b150:	693b      	ldr	r3, [r7, #16]
 800b152:	ee07 3a90 	vmov	s15, r3
 800b156:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b15a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800b23c <HAL_RCC_GetSysClockFreq+0x2f0>
 800b15e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b162:	4b2f      	ldr	r3, [pc, #188]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b16a:	ee07 3a90 	vmov	s15, r3
 800b16e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b172:	ed97 6a02 	vldr	s12, [r7, #8]
 800b176:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800b230 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b17a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b17e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b182:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b18a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b18e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b192:	e021      	b.n	800b1d8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	ee07 3a90 	vmov	s15, r3
 800b19a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b19e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b238 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b1a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1a6:	4b1e      	ldr	r3, [pc, #120]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b1a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1ae:	ee07 3a90 	vmov	s15, r3
 800b1b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1b6:	ed97 6a02 	vldr	s12, [r7, #8]
 800b1ba:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800b230 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b1be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b1d6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b1d8:	4b11      	ldr	r3, [pc, #68]	@ (800b220 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b1da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1dc:	0a5b      	lsrs	r3, r3, #9
 800b1de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1e2:	3301      	adds	r3, #1
 800b1e4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	ee07 3a90 	vmov	s15, r3
 800b1ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b1f0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1fc:	ee17 3a90 	vmov	r3, s15
 800b200:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b202:	e005      	b.n	800b210 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b204:	2300      	movs	r3, #0
 800b206:	61bb      	str	r3, [r7, #24]
      break;
 800b208:	e002      	b.n	800b210 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b20a:	4b07      	ldr	r3, [pc, #28]	@ (800b228 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b20c:	61bb      	str	r3, [r7, #24]
      break;
 800b20e:	bf00      	nop
  }

  return sysclockfreq;
 800b210:	69bb      	ldr	r3, [r7, #24]
}
 800b212:	4618      	mov	r0, r3
 800b214:	3724      	adds	r7, #36	@ 0x24
 800b216:	46bd      	mov	sp, r7
 800b218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21c:	4770      	bx	lr
 800b21e:	bf00      	nop
 800b220:	58024400 	.word	0x58024400
 800b224:	03d09000 	.word	0x03d09000
 800b228:	003d0900 	.word	0x003d0900
 800b22c:	017d7840 	.word	0x017d7840
 800b230:	46000000 	.word	0x46000000
 800b234:	4c742400 	.word	0x4c742400
 800b238:	4a742400 	.word	0x4a742400
 800b23c:	4bbebc20 	.word	0x4bbebc20

0800b240 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b082      	sub	sp, #8
 800b244:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b246:	f7ff fe81 	bl	800af4c <HAL_RCC_GetSysClockFreq>
 800b24a:	4602      	mov	r2, r0
 800b24c:	4b10      	ldr	r3, [pc, #64]	@ (800b290 <HAL_RCC_GetHCLKFreq+0x50>)
 800b24e:	699b      	ldr	r3, [r3, #24]
 800b250:	0a1b      	lsrs	r3, r3, #8
 800b252:	f003 030f 	and.w	r3, r3, #15
 800b256:	490f      	ldr	r1, [pc, #60]	@ (800b294 <HAL_RCC_GetHCLKFreq+0x54>)
 800b258:	5ccb      	ldrb	r3, [r1, r3]
 800b25a:	f003 031f 	and.w	r3, r3, #31
 800b25e:	fa22 f303 	lsr.w	r3, r2, r3
 800b262:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b264:	4b0a      	ldr	r3, [pc, #40]	@ (800b290 <HAL_RCC_GetHCLKFreq+0x50>)
 800b266:	699b      	ldr	r3, [r3, #24]
 800b268:	f003 030f 	and.w	r3, r3, #15
 800b26c:	4a09      	ldr	r2, [pc, #36]	@ (800b294 <HAL_RCC_GetHCLKFreq+0x54>)
 800b26e:	5cd3      	ldrb	r3, [r2, r3]
 800b270:	f003 031f 	and.w	r3, r3, #31
 800b274:	687a      	ldr	r2, [r7, #4]
 800b276:	fa22 f303 	lsr.w	r3, r2, r3
 800b27a:	4a07      	ldr	r2, [pc, #28]	@ (800b298 <HAL_RCC_GetHCLKFreq+0x58>)
 800b27c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b27e:	4a07      	ldr	r2, [pc, #28]	@ (800b29c <HAL_RCC_GetHCLKFreq+0x5c>)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b284:	4b04      	ldr	r3, [pc, #16]	@ (800b298 <HAL_RCC_GetHCLKFreq+0x58>)
 800b286:	681b      	ldr	r3, [r3, #0]
}
 800b288:	4618      	mov	r0, r3
 800b28a:	3708      	adds	r7, #8
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}
 800b290:	58024400 	.word	0x58024400
 800b294:	08015bc4 	.word	0x08015bc4
 800b298:	2400003c 	.word	0x2400003c
 800b29c:	24000038 	.word	0x24000038

0800b2a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b2a4:	f7ff ffcc 	bl	800b240 <HAL_RCC_GetHCLKFreq>
 800b2a8:	4602      	mov	r2, r0
 800b2aa:	4b06      	ldr	r3, [pc, #24]	@ (800b2c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b2ac:	69db      	ldr	r3, [r3, #28]
 800b2ae:	091b      	lsrs	r3, r3, #4
 800b2b0:	f003 0307 	and.w	r3, r3, #7
 800b2b4:	4904      	ldr	r1, [pc, #16]	@ (800b2c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b2b6:	5ccb      	ldrb	r3, [r1, r3]
 800b2b8:	f003 031f 	and.w	r3, r3, #31
 800b2bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	bd80      	pop	{r7, pc}
 800b2c4:	58024400 	.word	0x58024400
 800b2c8:	08015bc4 	.word	0x08015bc4

0800b2cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b2d0:	f7ff ffb6 	bl	800b240 <HAL_RCC_GetHCLKFreq>
 800b2d4:	4602      	mov	r2, r0
 800b2d6:	4b06      	ldr	r3, [pc, #24]	@ (800b2f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b2d8:	69db      	ldr	r3, [r3, #28]
 800b2da:	0a1b      	lsrs	r3, r3, #8
 800b2dc:	f003 0307 	and.w	r3, r3, #7
 800b2e0:	4904      	ldr	r1, [pc, #16]	@ (800b2f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b2e2:	5ccb      	ldrb	r3, [r1, r3]
 800b2e4:	f003 031f 	and.w	r3, r3, #31
 800b2e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	bd80      	pop	{r7, pc}
 800b2f0:	58024400 	.word	0x58024400
 800b2f4:	08015bc4 	.word	0x08015bc4

0800b2f8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b2f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b2fc:	b0ca      	sub	sp, #296	@ 0x128
 800b2fe:	af00      	add	r7, sp, #0
 800b300:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b304:	2300      	movs	r3, #0
 800b306:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b30a:	2300      	movs	r3, #0
 800b30c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b318:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800b31c:	2500      	movs	r5, #0
 800b31e:	ea54 0305 	orrs.w	r3, r4, r5
 800b322:	d049      	beq.n	800b3b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b328:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b32a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b32e:	d02f      	beq.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b330:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b334:	d828      	bhi.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b336:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b33a:	d01a      	beq.n	800b372 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b33c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b340:	d822      	bhi.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b342:	2b00      	cmp	r3, #0
 800b344:	d003      	beq.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b346:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b34a:	d007      	beq.n	800b35c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b34c:	e01c      	b.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b34e:	4bb8      	ldr	r3, [pc, #736]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b352:	4ab7      	ldr	r2, [pc, #732]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b354:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b358:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b35a:	e01a      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b35c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b360:	3308      	adds	r3, #8
 800b362:	2102      	movs	r1, #2
 800b364:	4618      	mov	r0, r3
 800b366:	f001 fc8f 	bl	800cc88 <RCCEx_PLL2_Config>
 800b36a:	4603      	mov	r3, r0
 800b36c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b370:	e00f      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b376:	3328      	adds	r3, #40	@ 0x28
 800b378:	2102      	movs	r1, #2
 800b37a:	4618      	mov	r0, r3
 800b37c:	f001 fd36 	bl	800cdec <RCCEx_PLL3_Config>
 800b380:	4603      	mov	r3, r0
 800b382:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b386:	e004      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b388:	2301      	movs	r3, #1
 800b38a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b38e:	e000      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b390:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b396:	2b00      	cmp	r3, #0
 800b398:	d10a      	bne.n	800b3b0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b39a:	4ba5      	ldr	r3, [pc, #660]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b39c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b39e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b3a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b3a8:	4aa1      	ldr	r2, [pc, #644]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b3aa:	430b      	orrs	r3, r1
 800b3ac:	6513      	str	r3, [r2, #80]	@ 0x50
 800b3ae:	e003      	b.n	800b3b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b3b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b3b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800b3c4:	f04f 0900 	mov.w	r9, #0
 800b3c8:	ea58 0309 	orrs.w	r3, r8, r9
 800b3cc:	d047      	beq.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b3ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3d4:	2b04      	cmp	r3, #4
 800b3d6:	d82a      	bhi.n	800b42e <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b3d8:	a201      	add	r2, pc, #4	@ (adr r2, 800b3e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b3da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3de:	bf00      	nop
 800b3e0:	0800b3f5 	.word	0x0800b3f5
 800b3e4:	0800b403 	.word	0x0800b403
 800b3e8:	0800b419 	.word	0x0800b419
 800b3ec:	0800b437 	.word	0x0800b437
 800b3f0:	0800b437 	.word	0x0800b437
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3f4:	4b8e      	ldr	r3, [pc, #568]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b3f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3f8:	4a8d      	ldr	r2, [pc, #564]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b3fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b3fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b400:	e01a      	b.n	800b438 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b406:	3308      	adds	r3, #8
 800b408:	2100      	movs	r1, #0
 800b40a:	4618      	mov	r0, r3
 800b40c:	f001 fc3c 	bl	800cc88 <RCCEx_PLL2_Config>
 800b410:	4603      	mov	r3, r0
 800b412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b416:	e00f      	b.n	800b438 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b41c:	3328      	adds	r3, #40	@ 0x28
 800b41e:	2100      	movs	r1, #0
 800b420:	4618      	mov	r0, r3
 800b422:	f001 fce3 	bl	800cdec <RCCEx_PLL3_Config>
 800b426:	4603      	mov	r3, r0
 800b428:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b42c:	e004      	b.n	800b438 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b42e:	2301      	movs	r3, #1
 800b430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b434:	e000      	b.n	800b438 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b436:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b438:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d10a      	bne.n	800b456 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b440:	4b7b      	ldr	r3, [pc, #492]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b442:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b444:	f023 0107 	bic.w	r1, r3, #7
 800b448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b44c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b44e:	4a78      	ldr	r2, [pc, #480]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b450:	430b      	orrs	r3, r1
 800b452:	6513      	str	r3, [r2, #80]	@ 0x50
 800b454:	e003      	b.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b456:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b45a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b45e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b466:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800b46a:	f04f 0b00 	mov.w	fp, #0
 800b46e:	ea5a 030b 	orrs.w	r3, sl, fp
 800b472:	d04c      	beq.n	800b50e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800b474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b47a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b47e:	d030      	beq.n	800b4e2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800b480:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b484:	d829      	bhi.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b486:	2bc0      	cmp	r3, #192	@ 0xc0
 800b488:	d02d      	beq.n	800b4e6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b48a:	2bc0      	cmp	r3, #192	@ 0xc0
 800b48c:	d825      	bhi.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b48e:	2b80      	cmp	r3, #128	@ 0x80
 800b490:	d018      	beq.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b492:	2b80      	cmp	r3, #128	@ 0x80
 800b494:	d821      	bhi.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b496:	2b00      	cmp	r3, #0
 800b498:	d002      	beq.n	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800b49a:	2b40      	cmp	r3, #64	@ 0x40
 800b49c:	d007      	beq.n	800b4ae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800b49e:	e01c      	b.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b4a0:	4b63      	ldr	r3, [pc, #396]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4a4:	4a62      	ldr	r2, [pc, #392]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b4aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b4ac:	e01c      	b.n	800b4e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b4ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4b2:	3308      	adds	r3, #8
 800b4b4:	2100      	movs	r1, #0
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	f001 fbe6 	bl	800cc88 <RCCEx_PLL2_Config>
 800b4bc:	4603      	mov	r3, r0
 800b4be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b4c2:	e011      	b.n	800b4e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b4c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4c8:	3328      	adds	r3, #40	@ 0x28
 800b4ca:	2100      	movs	r1, #0
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	f001 fc8d 	bl	800cdec <RCCEx_PLL3_Config>
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b4d8:	e006      	b.n	800b4e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b4da:	2301      	movs	r3, #1
 800b4dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b4e0:	e002      	b.n	800b4e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b4e2:	bf00      	nop
 800b4e4:	e000      	b.n	800b4e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b4e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d10a      	bne.n	800b506 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b4f0:	4b4f      	ldr	r3, [pc, #316]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4f4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800b4f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4fe:	4a4c      	ldr	r2, [pc, #304]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b500:	430b      	orrs	r3, r1
 800b502:	6513      	str	r3, [r2, #80]	@ 0x50
 800b504:	e003      	b.n	800b50e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b506:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b50a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b50e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b516:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800b51a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800b51e:	2300      	movs	r3, #0
 800b520:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800b524:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800b528:	460b      	mov	r3, r1
 800b52a:	4313      	orrs	r3, r2
 800b52c:	d053      	beq.n	800b5d6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b52e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b532:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b536:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b53a:	d035      	beq.n	800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800b53c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b540:	d82e      	bhi.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b542:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b546:	d031      	beq.n	800b5ac <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800b548:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b54c:	d828      	bhi.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b54e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b552:	d01a      	beq.n	800b58a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800b554:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b558:	d822      	bhi.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d003      	beq.n	800b566 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800b55e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b562:	d007      	beq.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800b564:	e01c      	b.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b566:	4b32      	ldr	r3, [pc, #200]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b56a:	4a31      	ldr	r2, [pc, #196]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b56c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b570:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b572:	e01c      	b.n	800b5ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b578:	3308      	adds	r3, #8
 800b57a:	2100      	movs	r1, #0
 800b57c:	4618      	mov	r0, r3
 800b57e:	f001 fb83 	bl	800cc88 <RCCEx_PLL2_Config>
 800b582:	4603      	mov	r3, r0
 800b584:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b588:	e011      	b.n	800b5ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b58a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b58e:	3328      	adds	r3, #40	@ 0x28
 800b590:	2100      	movs	r1, #0
 800b592:	4618      	mov	r0, r3
 800b594:	f001 fc2a 	bl	800cdec <RCCEx_PLL3_Config>
 800b598:	4603      	mov	r3, r0
 800b59a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b59e:	e006      	b.n	800b5ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b5a6:	e002      	b.n	800b5ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b5a8:	bf00      	nop
 800b5aa:	e000      	b.n	800b5ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b5ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b5ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d10b      	bne.n	800b5ce <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b5b6:	4b1e      	ldr	r3, [pc, #120]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b5b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b5ba:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800b5be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b5c6:	4a1a      	ldr	r2, [pc, #104]	@ (800b630 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b5c8:	430b      	orrs	r3, r1
 800b5ca:	6593      	str	r3, [r2, #88]	@ 0x58
 800b5cc:	e003      	b.n	800b5d6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b5d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b5d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5de:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800b5e2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800b5ec:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800b5f0:	460b      	mov	r3, r1
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	d056      	beq.n	800b6a4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b5f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b5fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b602:	d038      	beq.n	800b676 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b604:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b608:	d831      	bhi.n	800b66e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b60a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b60e:	d034      	beq.n	800b67a <HAL_RCCEx_PeriphCLKConfig+0x382>
 800b610:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b614:	d82b      	bhi.n	800b66e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b616:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b61a:	d01d      	beq.n	800b658 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800b61c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b620:	d825      	bhi.n	800b66e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b622:	2b00      	cmp	r3, #0
 800b624:	d006      	beq.n	800b634 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800b626:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b62a:	d00a      	beq.n	800b642 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800b62c:	e01f      	b.n	800b66e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b62e:	bf00      	nop
 800b630:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b634:	4ba2      	ldr	r3, [pc, #648]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b638:	4aa1      	ldr	r2, [pc, #644]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b63a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b63e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b640:	e01c      	b.n	800b67c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b646:	3308      	adds	r3, #8
 800b648:	2100      	movs	r1, #0
 800b64a:	4618      	mov	r0, r3
 800b64c:	f001 fb1c 	bl	800cc88 <RCCEx_PLL2_Config>
 800b650:	4603      	mov	r3, r0
 800b652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b656:	e011      	b.n	800b67c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b65c:	3328      	adds	r3, #40	@ 0x28
 800b65e:	2100      	movs	r1, #0
 800b660:	4618      	mov	r0, r3
 800b662:	f001 fbc3 	bl	800cdec <RCCEx_PLL3_Config>
 800b666:	4603      	mov	r3, r0
 800b668:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b66c:	e006      	b.n	800b67c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b66e:	2301      	movs	r3, #1
 800b670:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b674:	e002      	b.n	800b67c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b676:	bf00      	nop
 800b678:	e000      	b.n	800b67c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b67a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b67c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b680:	2b00      	cmp	r3, #0
 800b682:	d10b      	bne.n	800b69c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b684:	4b8e      	ldr	r3, [pc, #568]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b688:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b68c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b690:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b694:	4a8a      	ldr	r2, [pc, #552]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b696:	430b      	orrs	r3, r1
 800b698:	6593      	str	r3, [r2, #88]	@ 0x58
 800b69a:	e003      	b.n	800b6a4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b69c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b6a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ac:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b6b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b6ba:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800b6be:	460b      	mov	r3, r1
 800b6c0:	4313      	orrs	r3, r2
 800b6c2:	d03a      	beq.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b6c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b6ca:	2b30      	cmp	r3, #48	@ 0x30
 800b6cc:	d01f      	beq.n	800b70e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b6ce:	2b30      	cmp	r3, #48	@ 0x30
 800b6d0:	d819      	bhi.n	800b706 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b6d2:	2b20      	cmp	r3, #32
 800b6d4:	d00c      	beq.n	800b6f0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b6d6:	2b20      	cmp	r3, #32
 800b6d8:	d815      	bhi.n	800b706 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d019      	beq.n	800b712 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800b6de:	2b10      	cmp	r3, #16
 800b6e0:	d111      	bne.n	800b706 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b6e2:	4b77      	ldr	r3, [pc, #476]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6e6:	4a76      	ldr	r2, [pc, #472]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b6ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b6ee:	e011      	b.n	800b714 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b6f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6f4:	3308      	adds	r3, #8
 800b6f6:	2102      	movs	r1, #2
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	f001 fac5 	bl	800cc88 <RCCEx_PLL2_Config>
 800b6fe:	4603      	mov	r3, r0
 800b700:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b704:	e006      	b.n	800b714 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b706:	2301      	movs	r3, #1
 800b708:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b70c:	e002      	b.n	800b714 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b70e:	bf00      	nop
 800b710:	e000      	b.n	800b714 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b712:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d10a      	bne.n	800b732 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b71c:	4b68      	ldr	r3, [pc, #416]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b71e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b720:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800b724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b72a:	4a65      	ldr	r2, [pc, #404]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b72c:	430b      	orrs	r3, r1
 800b72e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b730:	e003      	b.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b732:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b736:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b73a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b742:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800b746:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800b74a:	2300      	movs	r3, #0
 800b74c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b750:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800b754:	460b      	mov	r3, r1
 800b756:	4313      	orrs	r3, r2
 800b758:	d051      	beq.n	800b7fe <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b75a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b75e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b760:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b764:	d035      	beq.n	800b7d2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b766:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b76a:	d82e      	bhi.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b76c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b770:	d031      	beq.n	800b7d6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b772:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b776:	d828      	bhi.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b778:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b77c:	d01a      	beq.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b77e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b782:	d822      	bhi.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b784:	2b00      	cmp	r3, #0
 800b786:	d003      	beq.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b788:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b78c:	d007      	beq.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800b78e:	e01c      	b.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b790:	4b4b      	ldr	r3, [pc, #300]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b794:	4a4a      	ldr	r2, [pc, #296]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b796:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b79a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b79c:	e01c      	b.n	800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b79e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7a2:	3308      	adds	r3, #8
 800b7a4:	2100      	movs	r1, #0
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f001 fa6e 	bl	800cc88 <RCCEx_PLL2_Config>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b7b2:	e011      	b.n	800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b7b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7b8:	3328      	adds	r3, #40	@ 0x28
 800b7ba:	2100      	movs	r1, #0
 800b7bc:	4618      	mov	r0, r3
 800b7be:	f001 fb15 	bl	800cdec <RCCEx_PLL3_Config>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b7c8:	e006      	b.n	800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b7d0:	e002      	b.n	800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b7d2:	bf00      	nop
 800b7d4:	e000      	b.n	800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b7d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d10a      	bne.n	800b7f6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b7e0:	4b37      	ldr	r3, [pc, #220]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b7e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7e4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800b7e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b7ee:	4a34      	ldr	r2, [pc, #208]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b7f0:	430b      	orrs	r3, r1
 800b7f2:	6513      	str	r3, [r2, #80]	@ 0x50
 800b7f4:	e003      	b.n	800b7fe <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b7fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b806:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800b80a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b80e:	2300      	movs	r3, #0
 800b810:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b814:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800b818:	460b      	mov	r3, r1
 800b81a:	4313      	orrs	r3, r2
 800b81c:	d056      	beq.n	800b8cc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b81e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b822:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b824:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b828:	d033      	beq.n	800b892 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800b82a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b82e:	d82c      	bhi.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b830:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b834:	d02f      	beq.n	800b896 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800b836:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b83a:	d826      	bhi.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b83c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b840:	d02b      	beq.n	800b89a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800b842:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b846:	d820      	bhi.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b848:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b84c:	d012      	beq.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800b84e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b852:	d81a      	bhi.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b854:	2b00      	cmp	r3, #0
 800b856:	d022      	beq.n	800b89e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800b858:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b85c:	d115      	bne.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b85e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b862:	3308      	adds	r3, #8
 800b864:	2101      	movs	r1, #1
 800b866:	4618      	mov	r0, r3
 800b868:	f001 fa0e 	bl	800cc88 <RCCEx_PLL2_Config>
 800b86c:	4603      	mov	r3, r0
 800b86e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b872:	e015      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b878:	3328      	adds	r3, #40	@ 0x28
 800b87a:	2101      	movs	r1, #1
 800b87c:	4618      	mov	r0, r3
 800b87e:	f001 fab5 	bl	800cdec <RCCEx_PLL3_Config>
 800b882:	4603      	mov	r3, r0
 800b884:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b888:	e00a      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b88a:	2301      	movs	r3, #1
 800b88c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b890:	e006      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b892:	bf00      	nop
 800b894:	e004      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b896:	bf00      	nop
 800b898:	e002      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b89a:	bf00      	nop
 800b89c:	e000      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b89e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b8a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d10d      	bne.n	800b8c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b8a8:	4b05      	ldr	r3, [pc, #20]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b8aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8ac:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b8b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b8b6:	4a02      	ldr	r2, [pc, #8]	@ (800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b8b8:	430b      	orrs	r3, r1
 800b8ba:	6513      	str	r3, [r2, #80]	@ 0x50
 800b8bc:	e006      	b.n	800b8cc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b8be:	bf00      	nop
 800b8c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b8c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b8cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800b8d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b8dc:	2300      	movs	r3, #0
 800b8de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b8e2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800b8e6:	460b      	mov	r3, r1
 800b8e8:	4313      	orrs	r3, r2
 800b8ea:	d055      	beq.n	800b998 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b8ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b8f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b8f8:	d033      	beq.n	800b962 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800b8fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b8fe:	d82c      	bhi.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b904:	d02f      	beq.n	800b966 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800b906:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b90a:	d826      	bhi.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b90c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b910:	d02b      	beq.n	800b96a <HAL_RCCEx_PeriphCLKConfig+0x672>
 800b912:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b916:	d820      	bhi.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b918:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b91c:	d012      	beq.n	800b944 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800b91e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b922:	d81a      	bhi.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b924:	2b00      	cmp	r3, #0
 800b926:	d022      	beq.n	800b96e <HAL_RCCEx_PeriphCLKConfig+0x676>
 800b928:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b92c:	d115      	bne.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b92e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b932:	3308      	adds	r3, #8
 800b934:	2101      	movs	r1, #1
 800b936:	4618      	mov	r0, r3
 800b938:	f001 f9a6 	bl	800cc88 <RCCEx_PLL2_Config>
 800b93c:	4603      	mov	r3, r0
 800b93e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b942:	e015      	b.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b948:	3328      	adds	r3, #40	@ 0x28
 800b94a:	2101      	movs	r1, #1
 800b94c:	4618      	mov	r0, r3
 800b94e:	f001 fa4d 	bl	800cdec <RCCEx_PLL3_Config>
 800b952:	4603      	mov	r3, r0
 800b954:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b958:	e00a      	b.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b95a:	2301      	movs	r3, #1
 800b95c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b960:	e006      	b.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b962:	bf00      	nop
 800b964:	e004      	b.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b966:	bf00      	nop
 800b968:	e002      	b.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b96a:	bf00      	nop
 800b96c:	e000      	b.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b96e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b970:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b974:	2b00      	cmp	r3, #0
 800b976:	d10b      	bne.n	800b990 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b978:	4ba3      	ldr	r3, [pc, #652]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b97a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b97c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b984:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b988:	4a9f      	ldr	r2, [pc, #636]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b98a:	430b      	orrs	r3, r1
 800b98c:	6593      	str	r3, [r2, #88]	@ 0x58
 800b98e:	e003      	b.n	800b998 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b990:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b994:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800b9a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b9ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b9b2:	460b      	mov	r3, r1
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	d037      	beq.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b9b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b9c2:	d00e      	beq.n	800b9e2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b9c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b9c8:	d816      	bhi.n	800b9f8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d018      	beq.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b9ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b9d2:	d111      	bne.n	800b9f8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9d4:	4b8c      	ldr	r3, [pc, #560]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b9d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9d8:	4a8b      	ldr	r2, [pc, #556]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b9da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b9de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b9e0:	e00f      	b.n	800ba02 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b9e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9e6:	3308      	adds	r3, #8
 800b9e8:	2101      	movs	r1, #1
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	f001 f94c 	bl	800cc88 <RCCEx_PLL2_Config>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b9f6:	e004      	b.n	800ba02 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b9fe:	e000      	b.n	800ba02 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800ba00:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d10a      	bne.n	800ba20 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ba0a:	4b7f      	ldr	r3, [pc, #508]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba0e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ba12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba18:	4a7b      	ldr	r2, [pc, #492]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba1a:	430b      	orrs	r3, r1
 800ba1c:	6513      	str	r3, [r2, #80]	@ 0x50
 800ba1e:	e003      	b.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ba28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba30:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800ba34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ba38:	2300      	movs	r3, #0
 800ba3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ba3e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800ba42:	460b      	mov	r3, r1
 800ba44:	4313      	orrs	r3, r2
 800ba46:	d039      	beq.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ba48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba4e:	2b03      	cmp	r3, #3
 800ba50:	d81c      	bhi.n	800ba8c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800ba52:	a201      	add	r2, pc, #4	@ (adr r2, 800ba58 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800ba54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba58:	0800ba95 	.word	0x0800ba95
 800ba5c:	0800ba69 	.word	0x0800ba69
 800ba60:	0800ba77 	.word	0x0800ba77
 800ba64:	0800ba95 	.word	0x0800ba95
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba68:	4b67      	ldr	r3, [pc, #412]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba6c:	4a66      	ldr	r2, [pc, #408]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ba72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ba74:	e00f      	b.n	800ba96 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ba76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba7a:	3308      	adds	r3, #8
 800ba7c:	2102      	movs	r1, #2
 800ba7e:	4618      	mov	r0, r3
 800ba80:	f001 f902 	bl	800cc88 <RCCEx_PLL2_Config>
 800ba84:	4603      	mov	r3, r0
 800ba86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ba8a:	e004      	b.n	800ba96 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ba92:	e000      	b.n	800ba96 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800ba94:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d10a      	bne.n	800bab4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ba9e:	4b5a      	ldr	r3, [pc, #360]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800baa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800baa2:	f023 0103 	bic.w	r1, r3, #3
 800baa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800baaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800baac:	4a56      	ldr	r2, [pc, #344]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800baae:	430b      	orrs	r3, r1
 800bab0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800bab2:	e003      	b.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bab4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bab8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800babc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800bac8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bacc:	2300      	movs	r3, #0
 800bace:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bad2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800bad6:	460b      	mov	r3, r1
 800bad8:	4313      	orrs	r3, r2
 800bada:	f000 809f 	beq.w	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bade:	4b4b      	ldr	r3, [pc, #300]	@ (800bc0c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	4a4a      	ldr	r2, [pc, #296]	@ (800bc0c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bae8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800baea:	f7f8 fa31 	bl	8003f50 <HAL_GetTick>
 800baee:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800baf2:	e00b      	b.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800baf4:	f7f8 fa2c 	bl	8003f50 <HAL_GetTick>
 800baf8:	4602      	mov	r2, r0
 800bafa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bafe:	1ad3      	subs	r3, r2, r3
 800bb00:	2b64      	cmp	r3, #100	@ 0x64
 800bb02:	d903      	bls.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800bb04:	2303      	movs	r3, #3
 800bb06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bb0a:	e005      	b.n	800bb18 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bb0c:	4b3f      	ldr	r3, [pc, #252]	@ (800bc0c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d0ed      	beq.n	800baf4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800bb18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d179      	bne.n	800bc14 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800bb20:	4b39      	ldr	r3, [pc, #228]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bb24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb28:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bb2c:	4053      	eors	r3, r2
 800bb2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d015      	beq.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bb36:	4b34      	ldr	r3, [pc, #208]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb3e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bb42:	4b31      	ldr	r3, [pc, #196]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb46:	4a30      	ldr	r2, [pc, #192]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bb4c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bb4e:	4b2e      	ldr	r3, [pc, #184]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb52:	4a2d      	ldr	r2, [pc, #180]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb58:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800bb5a:	4a2b      	ldr	r2, [pc, #172]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb5c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800bb60:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bb62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bb6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb6e:	d118      	bne.n	800bba2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb70:	f7f8 f9ee 	bl	8003f50 <HAL_GetTick>
 800bb74:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bb78:	e00d      	b.n	800bb96 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb7a:	f7f8 f9e9 	bl	8003f50 <HAL_GetTick>
 800bb7e:	4602      	mov	r2, r0
 800bb80:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bb84:	1ad2      	subs	r2, r2, r3
 800bb86:	f241 3388 	movw	r3, #5000	@ 0x1388
 800bb8a:	429a      	cmp	r2, r3
 800bb8c:	d903      	bls.n	800bb96 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800bb8e:	2303      	movs	r3, #3
 800bb90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800bb94:	e005      	b.n	800bba2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bb96:	4b1c      	ldr	r3, [pc, #112]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb9a:	f003 0302 	and.w	r3, r3, #2
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d0eb      	beq.n	800bb7a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800bba2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d129      	bne.n	800bbfe <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bbaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bbb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bbb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bbba:	d10e      	bne.n	800bbda <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800bbbc:	4b12      	ldr	r3, [pc, #72]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bbbe:	691b      	ldr	r3, [r3, #16]
 800bbc0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800bbc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbc8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bbcc:	091a      	lsrs	r2, r3, #4
 800bbce:	4b10      	ldr	r3, [pc, #64]	@ (800bc10 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800bbd0:	4013      	ands	r3, r2
 800bbd2:	4a0d      	ldr	r2, [pc, #52]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bbd4:	430b      	orrs	r3, r1
 800bbd6:	6113      	str	r3, [r2, #16]
 800bbd8:	e005      	b.n	800bbe6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800bbda:	4b0b      	ldr	r3, [pc, #44]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bbdc:	691b      	ldr	r3, [r3, #16]
 800bbde:	4a0a      	ldr	r2, [pc, #40]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bbe0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bbe4:	6113      	str	r3, [r2, #16]
 800bbe6:	4b08      	ldr	r3, [pc, #32]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bbe8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800bbea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bbf2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bbf6:	4a04      	ldr	r2, [pc, #16]	@ (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bbf8:	430b      	orrs	r3, r1
 800bbfa:	6713      	str	r3, [r2, #112]	@ 0x70
 800bbfc:	e00e      	b.n	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bbfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800bc06:	e009      	b.n	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x924>
 800bc08:	58024400 	.word	0x58024400
 800bc0c:	58024800 	.word	0x58024800
 800bc10:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bc1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc24:	f002 0301 	and.w	r3, r2, #1
 800bc28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bc32:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bc36:	460b      	mov	r3, r1
 800bc38:	4313      	orrs	r3, r2
 800bc3a:	f000 8089 	beq.w	800bd50 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800bc3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bc44:	2b28      	cmp	r3, #40	@ 0x28
 800bc46:	d86b      	bhi.n	800bd20 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800bc48:	a201      	add	r2, pc, #4	@ (adr r2, 800bc50 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bc4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc4e:	bf00      	nop
 800bc50:	0800bd29 	.word	0x0800bd29
 800bc54:	0800bd21 	.word	0x0800bd21
 800bc58:	0800bd21 	.word	0x0800bd21
 800bc5c:	0800bd21 	.word	0x0800bd21
 800bc60:	0800bd21 	.word	0x0800bd21
 800bc64:	0800bd21 	.word	0x0800bd21
 800bc68:	0800bd21 	.word	0x0800bd21
 800bc6c:	0800bd21 	.word	0x0800bd21
 800bc70:	0800bcf5 	.word	0x0800bcf5
 800bc74:	0800bd21 	.word	0x0800bd21
 800bc78:	0800bd21 	.word	0x0800bd21
 800bc7c:	0800bd21 	.word	0x0800bd21
 800bc80:	0800bd21 	.word	0x0800bd21
 800bc84:	0800bd21 	.word	0x0800bd21
 800bc88:	0800bd21 	.word	0x0800bd21
 800bc8c:	0800bd21 	.word	0x0800bd21
 800bc90:	0800bd0b 	.word	0x0800bd0b
 800bc94:	0800bd21 	.word	0x0800bd21
 800bc98:	0800bd21 	.word	0x0800bd21
 800bc9c:	0800bd21 	.word	0x0800bd21
 800bca0:	0800bd21 	.word	0x0800bd21
 800bca4:	0800bd21 	.word	0x0800bd21
 800bca8:	0800bd21 	.word	0x0800bd21
 800bcac:	0800bd21 	.word	0x0800bd21
 800bcb0:	0800bd29 	.word	0x0800bd29
 800bcb4:	0800bd21 	.word	0x0800bd21
 800bcb8:	0800bd21 	.word	0x0800bd21
 800bcbc:	0800bd21 	.word	0x0800bd21
 800bcc0:	0800bd21 	.word	0x0800bd21
 800bcc4:	0800bd21 	.word	0x0800bd21
 800bcc8:	0800bd21 	.word	0x0800bd21
 800bccc:	0800bd21 	.word	0x0800bd21
 800bcd0:	0800bd29 	.word	0x0800bd29
 800bcd4:	0800bd21 	.word	0x0800bd21
 800bcd8:	0800bd21 	.word	0x0800bd21
 800bcdc:	0800bd21 	.word	0x0800bd21
 800bce0:	0800bd21 	.word	0x0800bd21
 800bce4:	0800bd21 	.word	0x0800bd21
 800bce8:	0800bd21 	.word	0x0800bd21
 800bcec:	0800bd21 	.word	0x0800bd21
 800bcf0:	0800bd29 	.word	0x0800bd29
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bcf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcf8:	3308      	adds	r3, #8
 800bcfa:	2101      	movs	r1, #1
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f000 ffc3 	bl	800cc88 <RCCEx_PLL2_Config>
 800bd02:	4603      	mov	r3, r0
 800bd04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bd08:	e00f      	b.n	800bd2a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bd0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd0e:	3328      	adds	r3, #40	@ 0x28
 800bd10:	2101      	movs	r1, #1
 800bd12:	4618      	mov	r0, r3
 800bd14:	f001 f86a 	bl	800cdec <RCCEx_PLL3_Config>
 800bd18:	4603      	mov	r3, r0
 800bd1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bd1e:	e004      	b.n	800bd2a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd20:	2301      	movs	r3, #1
 800bd22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bd26:	e000      	b.n	800bd2a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800bd28:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d10a      	bne.n	800bd48 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bd32:	4bbf      	ldr	r3, [pc, #764]	@ (800c030 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bd34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd36:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800bd3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bd40:	4abb      	ldr	r2, [pc, #748]	@ (800c030 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bd42:	430b      	orrs	r3, r1
 800bd44:	6553      	str	r3, [r2, #84]	@ 0x54
 800bd46:	e003      	b.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bd50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd58:	f002 0302 	and.w	r3, r2, #2
 800bd5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bd60:	2300      	movs	r3, #0
 800bd62:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800bd66:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800bd6a:	460b      	mov	r3, r1
 800bd6c:	4313      	orrs	r3, r2
 800bd6e:	d041      	beq.n	800bdf4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800bd70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bd76:	2b05      	cmp	r3, #5
 800bd78:	d824      	bhi.n	800bdc4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800bd7a:	a201      	add	r2, pc, #4	@ (adr r2, 800bd80 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800bd7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd80:	0800bdcd 	.word	0x0800bdcd
 800bd84:	0800bd99 	.word	0x0800bd99
 800bd88:	0800bdaf 	.word	0x0800bdaf
 800bd8c:	0800bdcd 	.word	0x0800bdcd
 800bd90:	0800bdcd 	.word	0x0800bdcd
 800bd94:	0800bdcd 	.word	0x0800bdcd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd9c:	3308      	adds	r3, #8
 800bd9e:	2101      	movs	r1, #1
 800bda0:	4618      	mov	r0, r3
 800bda2:	f000 ff71 	bl	800cc88 <RCCEx_PLL2_Config>
 800bda6:	4603      	mov	r3, r0
 800bda8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bdac:	e00f      	b.n	800bdce <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bdae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdb2:	3328      	adds	r3, #40	@ 0x28
 800bdb4:	2101      	movs	r1, #1
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f001 f818 	bl	800cdec <RCCEx_PLL3_Config>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bdc2:	e004      	b.n	800bdce <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bdca:	e000      	b.n	800bdce <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800bdcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bdce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d10a      	bne.n	800bdec <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800bdd6:	4b96      	ldr	r3, [pc, #600]	@ (800c030 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bdd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdda:	f023 0107 	bic.w	r1, r3, #7
 800bdde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bde2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bde4:	4a92      	ldr	r2, [pc, #584]	@ (800c030 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bde6:	430b      	orrs	r3, r1
 800bde8:	6553      	str	r3, [r2, #84]	@ 0x54
 800bdea:	e003      	b.n	800bdf4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bdf0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bdf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdfc:	f002 0304 	and.w	r3, r2, #4
 800be00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800be04:	2300      	movs	r3, #0
 800be06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800be0a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800be0e:	460b      	mov	r3, r1
 800be10:	4313      	orrs	r3, r2
 800be12:	d044      	beq.n	800be9e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800be14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800be1c:	2b05      	cmp	r3, #5
 800be1e:	d825      	bhi.n	800be6c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800be20:	a201      	add	r2, pc, #4	@ (adr r2, 800be28 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800be22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be26:	bf00      	nop
 800be28:	0800be75 	.word	0x0800be75
 800be2c:	0800be41 	.word	0x0800be41
 800be30:	0800be57 	.word	0x0800be57
 800be34:	0800be75 	.word	0x0800be75
 800be38:	0800be75 	.word	0x0800be75
 800be3c:	0800be75 	.word	0x0800be75
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800be40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be44:	3308      	adds	r3, #8
 800be46:	2101      	movs	r1, #1
 800be48:	4618      	mov	r0, r3
 800be4a:	f000 ff1d 	bl	800cc88 <RCCEx_PLL2_Config>
 800be4e:	4603      	mov	r3, r0
 800be50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800be54:	e00f      	b.n	800be76 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800be56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be5a:	3328      	adds	r3, #40	@ 0x28
 800be5c:	2101      	movs	r1, #1
 800be5e:	4618      	mov	r0, r3
 800be60:	f000 ffc4 	bl	800cdec <RCCEx_PLL3_Config>
 800be64:	4603      	mov	r3, r0
 800be66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800be6a:	e004      	b.n	800be76 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be6c:	2301      	movs	r3, #1
 800be6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800be72:	e000      	b.n	800be76 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800be74:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d10b      	bne.n	800be96 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800be7e:	4b6c      	ldr	r3, [pc, #432]	@ (800c030 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800be80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be82:	f023 0107 	bic.w	r1, r3, #7
 800be86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800be8e:	4a68      	ldr	r2, [pc, #416]	@ (800c030 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800be90:	430b      	orrs	r3, r1
 800be92:	6593      	str	r3, [r2, #88]	@ 0x58
 800be94:	e003      	b.n	800be9e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800be9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea6:	f002 0320 	and.w	r3, r2, #32
 800beaa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800beae:	2300      	movs	r3, #0
 800beb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800beb4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800beb8:	460b      	mov	r3, r1
 800beba:	4313      	orrs	r3, r2
 800bebc:	d055      	beq.n	800bf6a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800bebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bec6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800beca:	d033      	beq.n	800bf34 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800becc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bed0:	d82c      	bhi.n	800bf2c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bed2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bed6:	d02f      	beq.n	800bf38 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800bed8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bedc:	d826      	bhi.n	800bf2c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bede:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bee2:	d02b      	beq.n	800bf3c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800bee4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bee8:	d820      	bhi.n	800bf2c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800beea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800beee:	d012      	beq.n	800bf16 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800bef0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bef4:	d81a      	bhi.n	800bf2c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d022      	beq.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800befa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800befe:	d115      	bne.n	800bf2c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bf00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf04:	3308      	adds	r3, #8
 800bf06:	2100      	movs	r1, #0
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f000 febd 	bl	800cc88 <RCCEx_PLL2_Config>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bf14:	e015      	b.n	800bf42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bf16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf1a:	3328      	adds	r3, #40	@ 0x28
 800bf1c:	2102      	movs	r1, #2
 800bf1e:	4618      	mov	r0, r3
 800bf20:	f000 ff64 	bl	800cdec <RCCEx_PLL3_Config>
 800bf24:	4603      	mov	r3, r0
 800bf26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bf2a:	e00a      	b.n	800bf42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bf32:	e006      	b.n	800bf42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bf34:	bf00      	nop
 800bf36:	e004      	b.n	800bf42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bf38:	bf00      	nop
 800bf3a:	e002      	b.n	800bf42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bf3c:	bf00      	nop
 800bf3e:	e000      	b.n	800bf42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bf40:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d10b      	bne.n	800bf62 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bf4a:	4b39      	ldr	r3, [pc, #228]	@ (800c030 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bf4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf4e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800bf52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf5a:	4a35      	ldr	r2, [pc, #212]	@ (800c030 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bf5c:	430b      	orrs	r3, r1
 800bf5e:	6553      	str	r3, [r2, #84]	@ 0x54
 800bf60:	e003      	b.n	800bf6a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bf6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf72:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800bf76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bf80:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800bf84:	460b      	mov	r3, r1
 800bf86:	4313      	orrs	r3, r2
 800bf88:	d058      	beq.n	800c03c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800bf8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf92:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bf96:	d033      	beq.n	800c000 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800bf98:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bf9c:	d82c      	bhi.n	800bff8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bf9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bfa2:	d02f      	beq.n	800c004 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800bfa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bfa8:	d826      	bhi.n	800bff8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bfaa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bfae:	d02b      	beq.n	800c008 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800bfb0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bfb4:	d820      	bhi.n	800bff8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bfb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bfba:	d012      	beq.n	800bfe2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800bfbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bfc0:	d81a      	bhi.n	800bff8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d022      	beq.n	800c00c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800bfc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bfca:	d115      	bne.n	800bff8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bfcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfd0:	3308      	adds	r3, #8
 800bfd2:	2100      	movs	r1, #0
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	f000 fe57 	bl	800cc88 <RCCEx_PLL2_Config>
 800bfda:	4603      	mov	r3, r0
 800bfdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bfe0:	e015      	b.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bfe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfe6:	3328      	adds	r3, #40	@ 0x28
 800bfe8:	2102      	movs	r1, #2
 800bfea:	4618      	mov	r0, r3
 800bfec:	f000 fefe 	bl	800cdec <RCCEx_PLL3_Config>
 800bff0:	4603      	mov	r3, r0
 800bff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bff6:	e00a      	b.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bff8:	2301      	movs	r3, #1
 800bffa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bffe:	e006      	b.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c000:	bf00      	nop
 800c002:	e004      	b.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c004:	bf00      	nop
 800c006:	e002      	b.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c008:	bf00      	nop
 800c00a:	e000      	b.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c00c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c00e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c012:	2b00      	cmp	r3, #0
 800c014:	d10e      	bne.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c016:	4b06      	ldr	r3, [pc, #24]	@ (800c030 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c01a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800c01e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c022:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c026:	4a02      	ldr	r2, [pc, #8]	@ (800c030 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c028:	430b      	orrs	r3, r1
 800c02a:	6593      	str	r3, [r2, #88]	@ 0x58
 800c02c:	e006      	b.n	800c03c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800c02e:	bf00      	nop
 800c030:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c038:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c03c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c044:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800c048:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c04c:	2300      	movs	r3, #0
 800c04e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c052:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800c056:	460b      	mov	r3, r1
 800c058:	4313      	orrs	r3, r2
 800c05a:	d055      	beq.n	800c108 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c05c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c060:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c064:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c068:	d033      	beq.n	800c0d2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800c06a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c06e:	d82c      	bhi.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c070:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c074:	d02f      	beq.n	800c0d6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800c076:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c07a:	d826      	bhi.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c07c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c080:	d02b      	beq.n	800c0da <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800c082:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c086:	d820      	bhi.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c088:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c08c:	d012      	beq.n	800c0b4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800c08e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c092:	d81a      	bhi.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c094:	2b00      	cmp	r3, #0
 800c096:	d022      	beq.n	800c0de <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800c098:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c09c:	d115      	bne.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c09e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0a2:	3308      	adds	r3, #8
 800c0a4:	2100      	movs	r1, #0
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f000 fdee 	bl	800cc88 <RCCEx_PLL2_Config>
 800c0ac:	4603      	mov	r3, r0
 800c0ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c0b2:	e015      	b.n	800c0e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c0b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0b8:	3328      	adds	r3, #40	@ 0x28
 800c0ba:	2102      	movs	r1, #2
 800c0bc:	4618      	mov	r0, r3
 800c0be:	f000 fe95 	bl	800cdec <RCCEx_PLL3_Config>
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c0c8:	e00a      	b.n	800c0e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c0d0:	e006      	b.n	800c0e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c0d2:	bf00      	nop
 800c0d4:	e004      	b.n	800c0e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c0d6:	bf00      	nop
 800c0d8:	e002      	b.n	800c0e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c0da:	bf00      	nop
 800c0dc:	e000      	b.n	800c0e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c0de:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c0e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d10b      	bne.n	800c100 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c0e8:	4ba1      	ldr	r3, [pc, #644]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c0ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0ec:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800c0f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c0f8:	4a9d      	ldr	r2, [pc, #628]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c0fa:	430b      	orrs	r3, r1
 800c0fc:	6593      	str	r3, [r2, #88]	@ 0x58
 800c0fe:	e003      	b.n	800c108 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c100:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c104:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c110:	f002 0308 	and.w	r3, r2, #8
 800c114:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c118:	2300      	movs	r3, #0
 800c11a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c11e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800c122:	460b      	mov	r3, r1
 800c124:	4313      	orrs	r3, r2
 800c126:	d01e      	beq.n	800c166 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800c128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c12c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c130:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c134:	d10c      	bne.n	800c150 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c13a:	3328      	adds	r3, #40	@ 0x28
 800c13c:	2102      	movs	r1, #2
 800c13e:	4618      	mov	r0, r3
 800c140:	f000 fe54 	bl	800cdec <RCCEx_PLL3_Config>
 800c144:	4603      	mov	r3, r0
 800c146:	2b00      	cmp	r3, #0
 800c148:	d002      	beq.n	800c150 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800c14a:	2301      	movs	r3, #1
 800c14c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c150:	4b87      	ldr	r3, [pc, #540]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c154:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c15c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c160:	4a83      	ldr	r2, [pc, #524]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c162:	430b      	orrs	r3, r1
 800c164:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c16e:	f002 0310 	and.w	r3, r2, #16
 800c172:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c176:	2300      	movs	r3, #0
 800c178:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c17c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800c180:	460b      	mov	r3, r1
 800c182:	4313      	orrs	r3, r2
 800c184:	d01e      	beq.n	800c1c4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c18a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c18e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c192:	d10c      	bne.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c194:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c198:	3328      	adds	r3, #40	@ 0x28
 800c19a:	2102      	movs	r1, #2
 800c19c:	4618      	mov	r0, r3
 800c19e:	f000 fe25 	bl	800cdec <RCCEx_PLL3_Config>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d002      	beq.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c1ae:	4b70      	ldr	r3, [pc, #448]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c1b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c1be:	4a6c      	ldr	r2, [pc, #432]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1c0:	430b      	orrs	r3, r1
 800c1c2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c1c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1cc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800c1d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c1da:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800c1de:	460b      	mov	r3, r1
 800c1e0:	4313      	orrs	r3, r2
 800c1e2:	d03e      	beq.n	800c262 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c1e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c1ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c1f0:	d022      	beq.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800c1f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c1f6:	d81b      	bhi.n	800c230 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d003      	beq.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800c1fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c200:	d00b      	beq.n	800c21a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800c202:	e015      	b.n	800c230 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c208:	3308      	adds	r3, #8
 800c20a:	2100      	movs	r1, #0
 800c20c:	4618      	mov	r0, r3
 800c20e:	f000 fd3b 	bl	800cc88 <RCCEx_PLL2_Config>
 800c212:	4603      	mov	r3, r0
 800c214:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c218:	e00f      	b.n	800c23a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c21a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c21e:	3328      	adds	r3, #40	@ 0x28
 800c220:	2102      	movs	r1, #2
 800c222:	4618      	mov	r0, r3
 800c224:	f000 fde2 	bl	800cdec <RCCEx_PLL3_Config>
 800c228:	4603      	mov	r3, r0
 800c22a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c22e:	e004      	b.n	800c23a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c230:	2301      	movs	r3, #1
 800c232:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c236:	e000      	b.n	800c23a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800c238:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c23a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d10b      	bne.n	800c25a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c242:	4b4b      	ldr	r3, [pc, #300]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c246:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800c24a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c24e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c252:	4a47      	ldr	r2, [pc, #284]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c254:	430b      	orrs	r3, r1
 800c256:	6593      	str	r3, [r2, #88]	@ 0x58
 800c258:	e003      	b.n	800c262 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c25a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c25e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c26a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800c26e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c270:	2300      	movs	r3, #0
 800c272:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c274:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800c278:	460b      	mov	r3, r1
 800c27a:	4313      	orrs	r3, r2
 800c27c:	d03b      	beq.n	800c2f6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c27e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c286:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c28a:	d01f      	beq.n	800c2cc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800c28c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c290:	d818      	bhi.n	800c2c4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800c292:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c296:	d003      	beq.n	800c2a0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800c298:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c29c:	d007      	beq.n	800c2ae <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800c29e:	e011      	b.n	800c2c4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c2a0:	4b33      	ldr	r3, [pc, #204]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c2a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2a4:	4a32      	ldr	r2, [pc, #200]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c2a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c2aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c2ac:	e00f      	b.n	800c2ce <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c2ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2b2:	3328      	adds	r3, #40	@ 0x28
 800c2b4:	2101      	movs	r1, #1
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	f000 fd98 	bl	800cdec <RCCEx_PLL3_Config>
 800c2bc:	4603      	mov	r3, r0
 800c2be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800c2c2:	e004      	b.n	800c2ce <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c2c4:	2301      	movs	r3, #1
 800c2c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c2ca:	e000      	b.n	800c2ce <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800c2cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c2ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d10b      	bne.n	800c2ee <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c2d6:	4b26      	ldr	r3, [pc, #152]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c2d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c2da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c2de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2e6:	4a22      	ldr	r2, [pc, #136]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c2e8:	430b      	orrs	r3, r1
 800c2ea:	6553      	str	r3, [r2, #84]	@ 0x54
 800c2ec:	e003      	b.n	800c2f6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c2f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fe:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800c302:	673b      	str	r3, [r7, #112]	@ 0x70
 800c304:	2300      	movs	r3, #0
 800c306:	677b      	str	r3, [r7, #116]	@ 0x74
 800c308:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800c30c:	460b      	mov	r3, r1
 800c30e:	4313      	orrs	r3, r2
 800c310:	d034      	beq.n	800c37c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c316:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d003      	beq.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800c31c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c320:	d007      	beq.n	800c332 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800c322:	e011      	b.n	800c348 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c324:	4b12      	ldr	r3, [pc, #72]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c328:	4a11      	ldr	r2, [pc, #68]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c32a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c32e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c330:	e00e      	b.n	800c350 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c336:	3308      	adds	r3, #8
 800c338:	2102      	movs	r1, #2
 800c33a:	4618      	mov	r0, r3
 800c33c:	f000 fca4 	bl	800cc88 <RCCEx_PLL2_Config>
 800c340:	4603      	mov	r3, r0
 800c342:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c346:	e003      	b.n	800c350 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800c348:	2301      	movs	r3, #1
 800c34a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c34e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c350:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c354:	2b00      	cmp	r3, #0
 800c356:	d10d      	bne.n	800c374 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c358:	4b05      	ldr	r3, [pc, #20]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c35a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c35c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c364:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c366:	4a02      	ldr	r2, [pc, #8]	@ (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c368:	430b      	orrs	r3, r1
 800c36a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c36c:	e006      	b.n	800c37c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800c36e:	bf00      	nop
 800c370:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c374:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c378:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c37c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c384:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c388:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c38a:	2300      	movs	r3, #0
 800c38c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c38e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c392:	460b      	mov	r3, r1
 800c394:	4313      	orrs	r3, r2
 800c396:	d00c      	beq.n	800c3b2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c39c:	3328      	adds	r3, #40	@ 0x28
 800c39e:	2102      	movs	r1, #2
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	f000 fd23 	bl	800cdec <RCCEx_PLL3_Config>
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d002      	beq.n	800c3b2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800c3ac:	2301      	movs	r3, #1
 800c3ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c3b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ba:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800c3be:	663b      	str	r3, [r7, #96]	@ 0x60
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	667b      	str	r3, [r7, #100]	@ 0x64
 800c3c4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c3c8:	460b      	mov	r3, r1
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	d038      	beq.n	800c440 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c3ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c3da:	d018      	beq.n	800c40e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800c3dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c3e0:	d811      	bhi.n	800c406 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c3e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c3e6:	d014      	beq.n	800c412 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800c3e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c3ec:	d80b      	bhi.n	800c406 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d011      	beq.n	800c416 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800c3f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3f6:	d106      	bne.n	800c406 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3f8:	4bc3      	ldr	r3, [pc, #780]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3fc:	4ac2      	ldr	r2, [pc, #776]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c402:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c404:	e008      	b.n	800c418 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c406:	2301      	movs	r3, #1
 800c408:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c40c:	e004      	b.n	800c418 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c40e:	bf00      	nop
 800c410:	e002      	b.n	800c418 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c412:	bf00      	nop
 800c414:	e000      	b.n	800c418 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c416:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c418:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d10b      	bne.n	800c438 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c420:	4bb9      	ldr	r3, [pc, #740]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c424:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c42c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c430:	4ab5      	ldr	r2, [pc, #724]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c432:	430b      	orrs	r3, r1
 800c434:	6553      	str	r3, [r2, #84]	@ 0x54
 800c436:	e003      	b.n	800c440 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c438:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c43c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c448:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800c44c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c44e:	2300      	movs	r3, #0
 800c450:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c452:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800c456:	460b      	mov	r3, r1
 800c458:	4313      	orrs	r3, r2
 800c45a:	d009      	beq.n	800c470 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c45c:	4baa      	ldr	r3, [pc, #680]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c45e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c460:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c468:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c46a:	4aa7      	ldr	r2, [pc, #668]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c46c:	430b      	orrs	r3, r1
 800c46e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c478:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800c47c:	653b      	str	r3, [r7, #80]	@ 0x50
 800c47e:	2300      	movs	r3, #0
 800c480:	657b      	str	r3, [r7, #84]	@ 0x54
 800c482:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800c486:	460b      	mov	r3, r1
 800c488:	4313      	orrs	r3, r2
 800c48a:	d00a      	beq.n	800c4a2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c48c:	4b9e      	ldr	r3, [pc, #632]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c48e:	691b      	ldr	r3, [r3, #16]
 800c490:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800c494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c498:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c49c:	4a9a      	ldr	r2, [pc, #616]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c49e:	430b      	orrs	r3, r1
 800c4a0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c4a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4aa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800c4ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c4b4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800c4b8:	460b      	mov	r3, r1
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	d009      	beq.n	800c4d2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c4be:	4b92      	ldr	r3, [pc, #584]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c4c2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800c4c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c4cc:	4a8e      	ldr	r2, [pc, #568]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4ce:	430b      	orrs	r3, r1
 800c4d0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c4d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4da:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c4de:	643b      	str	r3, [r7, #64]	@ 0x40
 800c4e0:	2300      	movs	r3, #0
 800c4e2:	647b      	str	r3, [r7, #68]	@ 0x44
 800c4e4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800c4e8:	460b      	mov	r3, r1
 800c4ea:	4313      	orrs	r3, r2
 800c4ec:	d00e      	beq.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c4ee:	4b86      	ldr	r3, [pc, #536]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4f0:	691b      	ldr	r3, [r3, #16]
 800c4f2:	4a85      	ldr	r2, [pc, #532]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4f4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c4f8:	6113      	str	r3, [r2, #16]
 800c4fa:	4b83      	ldr	r3, [pc, #524]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4fc:	6919      	ldr	r1, [r3, #16]
 800c4fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c502:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c506:	4a80      	ldr	r2, [pc, #512]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c508:	430b      	orrs	r3, r1
 800c50a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c50c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c514:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c518:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c51a:	2300      	movs	r3, #0
 800c51c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c51e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c522:	460b      	mov	r3, r1
 800c524:	4313      	orrs	r3, r2
 800c526:	d009      	beq.n	800c53c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c528:	4b77      	ldr	r3, [pc, #476]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c52a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c52c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c536:	4a74      	ldr	r2, [pc, #464]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c538:	430b      	orrs	r3, r1
 800c53a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c53c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c544:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800c548:	633b      	str	r3, [r7, #48]	@ 0x30
 800c54a:	2300      	movs	r3, #0
 800c54c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c54e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c552:	460b      	mov	r3, r1
 800c554:	4313      	orrs	r3, r2
 800c556:	d00a      	beq.n	800c56e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c558:	4b6b      	ldr	r3, [pc, #428]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c55a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c55c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800c560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c564:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c568:	4a67      	ldr	r2, [pc, #412]	@ (800c708 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c56a:	430b      	orrs	r3, r1
 800c56c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c56e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c576:	2100      	movs	r1, #0
 800c578:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c57a:	f003 0301 	and.w	r3, r3, #1
 800c57e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c580:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c584:	460b      	mov	r3, r1
 800c586:	4313      	orrs	r3, r2
 800c588:	d011      	beq.n	800c5ae <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c58a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c58e:	3308      	adds	r3, #8
 800c590:	2100      	movs	r1, #0
 800c592:	4618      	mov	r0, r3
 800c594:	f000 fb78 	bl	800cc88 <RCCEx_PLL2_Config>
 800c598:	4603      	mov	r3, r0
 800c59a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c59e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d003      	beq.n	800c5ae <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c5ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5b6:	2100      	movs	r1, #0
 800c5b8:	6239      	str	r1, [r7, #32]
 800c5ba:	f003 0302 	and.w	r3, r3, #2
 800c5be:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5c0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c5c4:	460b      	mov	r3, r1
 800c5c6:	4313      	orrs	r3, r2
 800c5c8:	d011      	beq.n	800c5ee <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c5ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5ce:	3308      	adds	r3, #8
 800c5d0:	2101      	movs	r1, #1
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	f000 fb58 	bl	800cc88 <RCCEx_PLL2_Config>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c5de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d003      	beq.n	800c5ee <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c5ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5f6:	2100      	movs	r1, #0
 800c5f8:	61b9      	str	r1, [r7, #24]
 800c5fa:	f003 0304 	and.w	r3, r3, #4
 800c5fe:	61fb      	str	r3, [r7, #28]
 800c600:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c604:	460b      	mov	r3, r1
 800c606:	4313      	orrs	r3, r2
 800c608:	d011      	beq.n	800c62e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c60a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c60e:	3308      	adds	r3, #8
 800c610:	2102      	movs	r1, #2
 800c612:	4618      	mov	r0, r3
 800c614:	f000 fb38 	bl	800cc88 <RCCEx_PLL2_Config>
 800c618:	4603      	mov	r3, r0
 800c61a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c61e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c622:	2b00      	cmp	r3, #0
 800c624:	d003      	beq.n	800c62e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c626:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c62a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c62e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c636:	2100      	movs	r1, #0
 800c638:	6139      	str	r1, [r7, #16]
 800c63a:	f003 0308 	and.w	r3, r3, #8
 800c63e:	617b      	str	r3, [r7, #20]
 800c640:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c644:	460b      	mov	r3, r1
 800c646:	4313      	orrs	r3, r2
 800c648:	d011      	beq.n	800c66e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c64a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c64e:	3328      	adds	r3, #40	@ 0x28
 800c650:	2100      	movs	r1, #0
 800c652:	4618      	mov	r0, r3
 800c654:	f000 fbca 	bl	800cdec <RCCEx_PLL3_Config>
 800c658:	4603      	mov	r3, r0
 800c65a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800c65e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c662:	2b00      	cmp	r3, #0
 800c664:	d003      	beq.n	800c66e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c666:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c66a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c66e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c676:	2100      	movs	r1, #0
 800c678:	60b9      	str	r1, [r7, #8]
 800c67a:	f003 0310 	and.w	r3, r3, #16
 800c67e:	60fb      	str	r3, [r7, #12]
 800c680:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c684:	460b      	mov	r3, r1
 800c686:	4313      	orrs	r3, r2
 800c688:	d011      	beq.n	800c6ae <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c68a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c68e:	3328      	adds	r3, #40	@ 0x28
 800c690:	2101      	movs	r1, #1
 800c692:	4618      	mov	r0, r3
 800c694:	f000 fbaa 	bl	800cdec <RCCEx_PLL3_Config>
 800c698:	4603      	mov	r3, r0
 800c69a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c69e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d003      	beq.n	800c6ae <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c6ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b6:	2100      	movs	r1, #0
 800c6b8:	6039      	str	r1, [r7, #0]
 800c6ba:	f003 0320 	and.w	r3, r3, #32
 800c6be:	607b      	str	r3, [r7, #4]
 800c6c0:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	4313      	orrs	r3, r2
 800c6c8:	d011      	beq.n	800c6ee <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c6ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6ce:	3328      	adds	r3, #40	@ 0x28
 800c6d0:	2102      	movs	r1, #2
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	f000 fb8a 	bl	800cdec <RCCEx_PLL3_Config>
 800c6d8:	4603      	mov	r3, r0
 800c6da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c6de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d003      	beq.n	800c6ee <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800c6ee:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d101      	bne.n	800c6fa <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	e000      	b.n	800c6fc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c6fa:	2301      	movs	r3, #1
}
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800c702:	46bd      	mov	sp, r7
 800c704:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c708:	58024400 	.word	0x58024400

0800c70c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c710:	f7fe fd96 	bl	800b240 <HAL_RCC_GetHCLKFreq>
 800c714:	4602      	mov	r2, r0
 800c716:	4b06      	ldr	r3, [pc, #24]	@ (800c730 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c718:	6a1b      	ldr	r3, [r3, #32]
 800c71a:	091b      	lsrs	r3, r3, #4
 800c71c:	f003 0307 	and.w	r3, r3, #7
 800c720:	4904      	ldr	r1, [pc, #16]	@ (800c734 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c722:	5ccb      	ldrb	r3, [r1, r3]
 800c724:	f003 031f 	and.w	r3, r3, #31
 800c728:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c72c:	4618      	mov	r0, r3
 800c72e:	bd80      	pop	{r7, pc}
 800c730:	58024400 	.word	0x58024400
 800c734:	08015bc4 	.word	0x08015bc4

0800c738 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c738:	b480      	push	{r7}
 800c73a:	b089      	sub	sp, #36	@ 0x24
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c740:	4ba1      	ldr	r3, [pc, #644]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c744:	f003 0303 	and.w	r3, r3, #3
 800c748:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c74a:	4b9f      	ldr	r3, [pc, #636]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c74c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c74e:	0b1b      	lsrs	r3, r3, #12
 800c750:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c754:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c756:	4b9c      	ldr	r3, [pc, #624]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c75a:	091b      	lsrs	r3, r3, #4
 800c75c:	f003 0301 	and.w	r3, r3, #1
 800c760:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c762:	4b99      	ldr	r3, [pc, #612]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c766:	08db      	lsrs	r3, r3, #3
 800c768:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c76c:	693a      	ldr	r2, [r7, #16]
 800c76e:	fb02 f303 	mul.w	r3, r2, r3
 800c772:	ee07 3a90 	vmov	s15, r3
 800c776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c77a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c77e:	697b      	ldr	r3, [r7, #20]
 800c780:	2b00      	cmp	r3, #0
 800c782:	f000 8111 	beq.w	800c9a8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c786:	69bb      	ldr	r3, [r7, #24]
 800c788:	2b02      	cmp	r3, #2
 800c78a:	f000 8083 	beq.w	800c894 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c78e:	69bb      	ldr	r3, [r7, #24]
 800c790:	2b02      	cmp	r3, #2
 800c792:	f200 80a1 	bhi.w	800c8d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c796:	69bb      	ldr	r3, [r7, #24]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d003      	beq.n	800c7a4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c79c:	69bb      	ldr	r3, [r7, #24]
 800c79e:	2b01      	cmp	r3, #1
 800c7a0:	d056      	beq.n	800c850 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c7a2:	e099      	b.n	800c8d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c7a4:	4b88      	ldr	r3, [pc, #544]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	f003 0320 	and.w	r3, r3, #32
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d02d      	beq.n	800c80c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c7b0:	4b85      	ldr	r3, [pc, #532]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	08db      	lsrs	r3, r3, #3
 800c7b6:	f003 0303 	and.w	r3, r3, #3
 800c7ba:	4a84      	ldr	r2, [pc, #528]	@ (800c9cc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c7bc:	fa22 f303 	lsr.w	r3, r2, r3
 800c7c0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c7c2:	68bb      	ldr	r3, [r7, #8]
 800c7c4:	ee07 3a90 	vmov	s15, r3
 800c7c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c7cc:	697b      	ldr	r3, [r7, #20]
 800c7ce:	ee07 3a90 	vmov	s15, r3
 800c7d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c7da:	4b7b      	ldr	r3, [pc, #492]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7e2:	ee07 3a90 	vmov	s15, r3
 800c7e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c7ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800c7ee:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c7f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c7f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c7fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c7fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c802:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c806:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c80a:	e087      	b.n	800c91c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c80c:	697b      	ldr	r3, [r7, #20]
 800c80e:	ee07 3a90 	vmov	s15, r3
 800c812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c816:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c9d4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c81a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c81e:	4b6a      	ldr	r3, [pc, #424]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c826:	ee07 3a90 	vmov	s15, r3
 800c82a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c82e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c832:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c836:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c83a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c83e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c84a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c84e:	e065      	b.n	800c91c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c850:	697b      	ldr	r3, [r7, #20]
 800c852:	ee07 3a90 	vmov	s15, r3
 800c856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c85a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c9d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c85e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c862:	4b59      	ldr	r3, [pc, #356]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c866:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c86a:	ee07 3a90 	vmov	s15, r3
 800c86e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c872:	ed97 6a03 	vldr	s12, [r7, #12]
 800c876:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c87a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c87e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c882:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c886:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c88a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c88e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c892:	e043      	b.n	800c91c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c894:	697b      	ldr	r3, [r7, #20]
 800c896:	ee07 3a90 	vmov	s15, r3
 800c89a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c89e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c9dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c8a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c8a6:	4b48      	ldr	r3, [pc, #288]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8ae:	ee07 3a90 	vmov	s15, r3
 800c8b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8ba:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c8be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c8ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c8d6:	e021      	b.n	800c91c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c8d8:	697b      	ldr	r3, [r7, #20]
 800c8da:	ee07 3a90 	vmov	s15, r3
 800c8de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8e2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c9d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c8e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c8ea:	4b37      	ldr	r3, [pc, #220]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8f2:	ee07 3a90 	vmov	s15, r3
 800c8f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8fe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c90a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c90e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c912:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c916:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c91a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c91c:	4b2a      	ldr	r3, [pc, #168]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c91e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c920:	0a5b      	lsrs	r3, r3, #9
 800c922:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c926:	ee07 3a90 	vmov	s15, r3
 800c92a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c92e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c932:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c936:	edd7 6a07 	vldr	s13, [r7, #28]
 800c93a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c93e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c942:	ee17 2a90 	vmov	r2, s15
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c94a:	4b1f      	ldr	r3, [pc, #124]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c94c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c94e:	0c1b      	lsrs	r3, r3, #16
 800c950:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c954:	ee07 3a90 	vmov	s15, r3
 800c958:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c95c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c960:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c964:	edd7 6a07 	vldr	s13, [r7, #28]
 800c968:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c96c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c970:	ee17 2a90 	vmov	r2, s15
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c978:	4b13      	ldr	r3, [pc, #76]	@ (800c9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c97a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c97c:	0e1b      	lsrs	r3, r3, #24
 800c97e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c982:	ee07 3a90 	vmov	s15, r3
 800c986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c98a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c98e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c992:	edd7 6a07 	vldr	s13, [r7, #28]
 800c996:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c99a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c99e:	ee17 2a90 	vmov	r2, s15
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c9a6:	e008      	b.n	800c9ba <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	609a      	str	r2, [r3, #8]
}
 800c9ba:	bf00      	nop
 800c9bc:	3724      	adds	r7, #36	@ 0x24
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr
 800c9c6:	bf00      	nop
 800c9c8:	58024400 	.word	0x58024400
 800c9cc:	03d09000 	.word	0x03d09000
 800c9d0:	46000000 	.word	0x46000000
 800c9d4:	4c742400 	.word	0x4c742400
 800c9d8:	4a742400 	.word	0x4a742400
 800c9dc:	4bbebc20 	.word	0x4bbebc20

0800c9e0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c9e0:	b480      	push	{r7}
 800c9e2:	b089      	sub	sp, #36	@ 0x24
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c9e8:	4ba1      	ldr	r3, [pc, #644]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9ec:	f003 0303 	and.w	r3, r3, #3
 800c9f0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c9f2:	4b9f      	ldr	r3, [pc, #636]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9f6:	0d1b      	lsrs	r3, r3, #20
 800c9f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c9fc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c9fe:	4b9c      	ldr	r3, [pc, #624]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca02:	0a1b      	lsrs	r3, r3, #8
 800ca04:	f003 0301 	and.w	r3, r3, #1
 800ca08:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ca0a:	4b99      	ldr	r3, [pc, #612]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca0e:	08db      	lsrs	r3, r3, #3
 800ca10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ca14:	693a      	ldr	r2, [r7, #16]
 800ca16:	fb02 f303 	mul.w	r3, r2, r3
 800ca1a:	ee07 3a90 	vmov	s15, r3
 800ca1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca22:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ca26:	697b      	ldr	r3, [r7, #20]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	f000 8111 	beq.w	800cc50 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ca2e:	69bb      	ldr	r3, [r7, #24]
 800ca30:	2b02      	cmp	r3, #2
 800ca32:	f000 8083 	beq.w	800cb3c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ca36:	69bb      	ldr	r3, [r7, #24]
 800ca38:	2b02      	cmp	r3, #2
 800ca3a:	f200 80a1 	bhi.w	800cb80 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ca3e:	69bb      	ldr	r3, [r7, #24]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d003      	beq.n	800ca4c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ca44:	69bb      	ldr	r3, [r7, #24]
 800ca46:	2b01      	cmp	r3, #1
 800ca48:	d056      	beq.n	800caf8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ca4a:	e099      	b.n	800cb80 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ca4c:	4b88      	ldr	r3, [pc, #544]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	f003 0320 	and.w	r3, r3, #32
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d02d      	beq.n	800cab4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ca58:	4b85      	ldr	r3, [pc, #532]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	08db      	lsrs	r3, r3, #3
 800ca5e:	f003 0303 	and.w	r3, r3, #3
 800ca62:	4a84      	ldr	r2, [pc, #528]	@ (800cc74 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ca64:	fa22 f303 	lsr.w	r3, r2, r3
 800ca68:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	ee07 3a90 	vmov	s15, r3
 800ca70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca74:	697b      	ldr	r3, [r7, #20]
 800ca76:	ee07 3a90 	vmov	s15, r3
 800ca7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca82:	4b7b      	ldr	r3, [pc, #492]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca8a:	ee07 3a90 	vmov	s15, r3
 800ca8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca92:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca96:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800cc78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ca9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800caa2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800caa6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800caaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800caae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cab2:	e087      	b.n	800cbc4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cab4:	697b      	ldr	r3, [r7, #20]
 800cab6:	ee07 3a90 	vmov	s15, r3
 800caba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cabe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800cc7c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800cac2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cac6:	4b6a      	ldr	r3, [pc, #424]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800caca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cace:	ee07 3a90 	vmov	s15, r3
 800cad2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cad6:	ed97 6a03 	vldr	s12, [r7, #12]
 800cada:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800cc78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cade:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cae2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cae6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800caea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800caee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800caf2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800caf6:	e065      	b.n	800cbc4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800caf8:	697b      	ldr	r3, [r7, #20]
 800cafa:	ee07 3a90 	vmov	s15, r3
 800cafe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb02:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800cc80 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cb06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb0a:	4b59      	ldr	r3, [pc, #356]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb12:	ee07 3a90 	vmov	s15, r3
 800cb16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb1a:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb1e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800cc78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cb22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb32:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb3a:	e043      	b.n	800cbc4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cb3c:	697b      	ldr	r3, [r7, #20]
 800cb3e:	ee07 3a90 	vmov	s15, r3
 800cb42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb46:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800cc84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800cb4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb4e:	4b48      	ldr	r3, [pc, #288]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb56:	ee07 3a90 	vmov	s15, r3
 800cb5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb5e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb62:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800cc78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cb66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb76:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb7e:	e021      	b.n	800cbc4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cb80:	697b      	ldr	r3, [r7, #20]
 800cb82:	ee07 3a90 	vmov	s15, r3
 800cb86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb8a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800cc80 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cb8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb92:	4b37      	ldr	r3, [pc, #220]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb9a:	ee07 3a90 	vmov	s15, r3
 800cb9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cba2:	ed97 6a03 	vldr	s12, [r7, #12]
 800cba6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800cc78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cbaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cbb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cbc2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800cbc4:	4b2a      	ldr	r3, [pc, #168]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cbc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbc8:	0a5b      	lsrs	r3, r3, #9
 800cbca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbce:	ee07 3a90 	vmov	s15, r3
 800cbd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cbda:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cbde:	edd7 6a07 	vldr	s13, [r7, #28]
 800cbe2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cbe6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cbea:	ee17 2a90 	vmov	r2, s15
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800cbf2:	4b1f      	ldr	r3, [pc, #124]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cbf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbf6:	0c1b      	lsrs	r3, r3, #16
 800cbf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbfc:	ee07 3a90 	vmov	s15, r3
 800cc00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc08:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc0c:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc18:	ee17 2a90 	vmov	r2, s15
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800cc20:	4b13      	ldr	r3, [pc, #76]	@ (800cc70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc24:	0e1b      	lsrs	r3, r3, #24
 800cc26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc2a:	ee07 3a90 	vmov	s15, r3
 800cc2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc36:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc3a:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc46:	ee17 2a90 	vmov	r2, s15
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800cc4e:	e008      	b.n	800cc62 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2200      	movs	r2, #0
 800cc54:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	2200      	movs	r2, #0
 800cc5a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2200      	movs	r2, #0
 800cc60:	609a      	str	r2, [r3, #8]
}
 800cc62:	bf00      	nop
 800cc64:	3724      	adds	r7, #36	@ 0x24
 800cc66:	46bd      	mov	sp, r7
 800cc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6c:	4770      	bx	lr
 800cc6e:	bf00      	nop
 800cc70:	58024400 	.word	0x58024400
 800cc74:	03d09000 	.word	0x03d09000
 800cc78:	46000000 	.word	0x46000000
 800cc7c:	4c742400 	.word	0x4c742400
 800cc80:	4a742400 	.word	0x4a742400
 800cc84:	4bbebc20 	.word	0x4bbebc20

0800cc88 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b084      	sub	sp, #16
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
 800cc90:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cc92:	2300      	movs	r3, #0
 800cc94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cc96:	4b53      	ldr	r3, [pc, #332]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cc98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc9a:	f003 0303 	and.w	r3, r3, #3
 800cc9e:	2b03      	cmp	r3, #3
 800cca0:	d101      	bne.n	800cca6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800cca2:	2301      	movs	r3, #1
 800cca4:	e099      	b.n	800cdda <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cca6:	4b4f      	ldr	r3, [pc, #316]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	4a4e      	ldr	r2, [pc, #312]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800ccac:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ccb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ccb2:	f7f7 f94d 	bl	8003f50 <HAL_GetTick>
 800ccb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ccb8:	e008      	b.n	800cccc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ccba:	f7f7 f949 	bl	8003f50 <HAL_GetTick>
 800ccbe:	4602      	mov	r2, r0
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	1ad3      	subs	r3, r2, r3
 800ccc4:	2b02      	cmp	r3, #2
 800ccc6:	d901      	bls.n	800cccc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ccc8:	2303      	movs	r3, #3
 800ccca:	e086      	b.n	800cdda <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cccc:	4b45      	ldr	r3, [pc, #276]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d1f0      	bne.n	800ccba <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ccd8:	4b42      	ldr	r3, [pc, #264]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800ccda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccdc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	031b      	lsls	r3, r3, #12
 800cce6:	493f      	ldr	r1, [pc, #252]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cce8:	4313      	orrs	r3, r2
 800ccea:	628b      	str	r3, [r1, #40]	@ 0x28
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	685b      	ldr	r3, [r3, #4]
 800ccf0:	3b01      	subs	r3, #1
 800ccf2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	689b      	ldr	r3, [r3, #8]
 800ccfa:	3b01      	subs	r3, #1
 800ccfc:	025b      	lsls	r3, r3, #9
 800ccfe:	b29b      	uxth	r3, r3
 800cd00:	431a      	orrs	r2, r3
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	68db      	ldr	r3, [r3, #12]
 800cd06:	3b01      	subs	r3, #1
 800cd08:	041b      	lsls	r3, r3, #16
 800cd0a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800cd0e:	431a      	orrs	r2, r3
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	691b      	ldr	r3, [r3, #16]
 800cd14:	3b01      	subs	r3, #1
 800cd16:	061b      	lsls	r3, r3, #24
 800cd18:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800cd1c:	4931      	ldr	r1, [pc, #196]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800cd22:	4b30      	ldr	r3, [pc, #192]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd26:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	695b      	ldr	r3, [r3, #20]
 800cd2e:	492d      	ldr	r1, [pc, #180]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd30:	4313      	orrs	r3, r2
 800cd32:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800cd34:	4b2b      	ldr	r3, [pc, #172]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd38:	f023 0220 	bic.w	r2, r3, #32
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	699b      	ldr	r3, [r3, #24]
 800cd40:	4928      	ldr	r1, [pc, #160]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd42:	4313      	orrs	r3, r2
 800cd44:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800cd46:	4b27      	ldr	r3, [pc, #156]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd4a:	4a26      	ldr	r2, [pc, #152]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd4c:	f023 0310 	bic.w	r3, r3, #16
 800cd50:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800cd52:	4b24      	ldr	r3, [pc, #144]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cd56:	4b24      	ldr	r3, [pc, #144]	@ (800cde8 <RCCEx_PLL2_Config+0x160>)
 800cd58:	4013      	ands	r3, r2
 800cd5a:	687a      	ldr	r2, [r7, #4]
 800cd5c:	69d2      	ldr	r2, [r2, #28]
 800cd5e:	00d2      	lsls	r2, r2, #3
 800cd60:	4920      	ldr	r1, [pc, #128]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd62:	4313      	orrs	r3, r2
 800cd64:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800cd66:	4b1f      	ldr	r3, [pc, #124]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd6a:	4a1e      	ldr	r2, [pc, #120]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd6c:	f043 0310 	orr.w	r3, r3, #16
 800cd70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d106      	bne.n	800cd86 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800cd78:	4b1a      	ldr	r3, [pc, #104]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd7c:	4a19      	ldr	r2, [pc, #100]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd7e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cd82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cd84:	e00f      	b.n	800cda6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	2b01      	cmp	r3, #1
 800cd8a:	d106      	bne.n	800cd9a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800cd8c:	4b15      	ldr	r3, [pc, #84]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd90:	4a14      	ldr	r2, [pc, #80]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cd96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cd98:	e005      	b.n	800cda6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800cd9a:	4b12      	ldr	r3, [pc, #72]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cd9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd9e:	4a11      	ldr	r2, [pc, #68]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cda0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800cda4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800cda6:	4b0f      	ldr	r3, [pc, #60]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	4a0e      	ldr	r2, [pc, #56]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cdac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cdb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cdb2:	f7f7 f8cd 	bl	8003f50 <HAL_GetTick>
 800cdb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cdb8:	e008      	b.n	800cdcc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cdba:	f7f7 f8c9 	bl	8003f50 <HAL_GetTick>
 800cdbe:	4602      	mov	r2, r0
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	1ad3      	subs	r3, r2, r3
 800cdc4:	2b02      	cmp	r3, #2
 800cdc6:	d901      	bls.n	800cdcc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cdc8:	2303      	movs	r3, #3
 800cdca:	e006      	b.n	800cdda <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cdcc:	4b05      	ldr	r3, [pc, #20]	@ (800cde4 <RCCEx_PLL2_Config+0x15c>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d0f0      	beq.n	800cdba <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800cdd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdda:	4618      	mov	r0, r3
 800cddc:	3710      	adds	r7, #16
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bd80      	pop	{r7, pc}
 800cde2:	bf00      	nop
 800cde4:	58024400 	.word	0x58024400
 800cde8:	ffff0007 	.word	0xffff0007

0800cdec <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b084      	sub	sp, #16
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
 800cdf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cdfa:	4b53      	ldr	r3, [pc, #332]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cdfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdfe:	f003 0303 	and.w	r3, r3, #3
 800ce02:	2b03      	cmp	r3, #3
 800ce04:	d101      	bne.n	800ce0a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800ce06:	2301      	movs	r3, #1
 800ce08:	e099      	b.n	800cf3e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ce0a:	4b4f      	ldr	r3, [pc, #316]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	4a4e      	ldr	r2, [pc, #312]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ce10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ce14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ce16:	f7f7 f89b 	bl	8003f50 <HAL_GetTick>
 800ce1a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ce1c:	e008      	b.n	800ce30 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ce1e:	f7f7 f897 	bl	8003f50 <HAL_GetTick>
 800ce22:	4602      	mov	r2, r0
 800ce24:	68bb      	ldr	r3, [r7, #8]
 800ce26:	1ad3      	subs	r3, r2, r3
 800ce28:	2b02      	cmp	r3, #2
 800ce2a:	d901      	bls.n	800ce30 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ce2c:	2303      	movs	r3, #3
 800ce2e:	e086      	b.n	800cf3e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ce30:	4b45      	ldr	r3, [pc, #276]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d1f0      	bne.n	800ce1e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ce3c:	4b42      	ldr	r3, [pc, #264]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ce3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce40:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	051b      	lsls	r3, r3, #20
 800ce4a:	493f      	ldr	r1, [pc, #252]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ce4c:	4313      	orrs	r3, r2
 800ce4e:	628b      	str	r3, [r1, #40]	@ 0x28
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	685b      	ldr	r3, [r3, #4]
 800ce54:	3b01      	subs	r3, #1
 800ce56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	689b      	ldr	r3, [r3, #8]
 800ce5e:	3b01      	subs	r3, #1
 800ce60:	025b      	lsls	r3, r3, #9
 800ce62:	b29b      	uxth	r3, r3
 800ce64:	431a      	orrs	r2, r3
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	68db      	ldr	r3, [r3, #12]
 800ce6a:	3b01      	subs	r3, #1
 800ce6c:	041b      	lsls	r3, r3, #16
 800ce6e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ce72:	431a      	orrs	r2, r3
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	691b      	ldr	r3, [r3, #16]
 800ce78:	3b01      	subs	r3, #1
 800ce7a:	061b      	lsls	r3, r3, #24
 800ce7c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ce80:	4931      	ldr	r1, [pc, #196]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ce82:	4313      	orrs	r3, r2
 800ce84:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ce86:	4b30      	ldr	r3, [pc, #192]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ce88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce8a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	695b      	ldr	r3, [r3, #20]
 800ce92:	492d      	ldr	r1, [pc, #180]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ce94:	4313      	orrs	r3, r2
 800ce96:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ce98:	4b2b      	ldr	r3, [pc, #172]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ce9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce9c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	699b      	ldr	r3, [r3, #24]
 800cea4:	4928      	ldr	r1, [pc, #160]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cea6:	4313      	orrs	r3, r2
 800cea8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800ceaa:	4b27      	ldr	r3, [pc, #156]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ceac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceae:	4a26      	ldr	r2, [pc, #152]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ceb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ceb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ceb6:	4b24      	ldr	r3, [pc, #144]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ceb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ceba:	4b24      	ldr	r3, [pc, #144]	@ (800cf4c <RCCEx_PLL3_Config+0x160>)
 800cebc:	4013      	ands	r3, r2
 800cebe:	687a      	ldr	r2, [r7, #4]
 800cec0:	69d2      	ldr	r2, [r2, #28]
 800cec2:	00d2      	lsls	r2, r2, #3
 800cec4:	4920      	ldr	r1, [pc, #128]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cec6:	4313      	orrs	r3, r2
 800cec8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ceca:	4b1f      	ldr	r3, [pc, #124]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cece:	4a1e      	ldr	r2, [pc, #120]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800ced0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ced4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d106      	bne.n	800ceea <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800cedc:	4b1a      	ldr	r3, [pc, #104]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cee0:	4a19      	ldr	r2, [pc, #100]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cee2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800cee6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cee8:	e00f      	b.n	800cf0a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ceea:	683b      	ldr	r3, [r7, #0]
 800ceec:	2b01      	cmp	r3, #1
 800ceee:	d106      	bne.n	800cefe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800cef0:	4b15      	ldr	r3, [pc, #84]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cef4:	4a14      	ldr	r2, [pc, #80]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cef6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800cefa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cefc:	e005      	b.n	800cf0a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800cefe:	4b12      	ldr	r3, [pc, #72]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cf00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf02:	4a11      	ldr	r2, [pc, #68]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cf04:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cf08:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800cf0a:	4b0f      	ldr	r3, [pc, #60]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	4a0e      	ldr	r2, [pc, #56]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cf10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cf14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf16:	f7f7 f81b 	bl	8003f50 <HAL_GetTick>
 800cf1a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cf1c:	e008      	b.n	800cf30 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cf1e:	f7f7 f817 	bl	8003f50 <HAL_GetTick>
 800cf22:	4602      	mov	r2, r0
 800cf24:	68bb      	ldr	r3, [r7, #8]
 800cf26:	1ad3      	subs	r3, r2, r3
 800cf28:	2b02      	cmp	r3, #2
 800cf2a:	d901      	bls.n	800cf30 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cf2c:	2303      	movs	r3, #3
 800cf2e:	e006      	b.n	800cf3e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cf30:	4b05      	ldr	r3, [pc, #20]	@ (800cf48 <RCCEx_PLL3_Config+0x15c>)
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d0f0      	beq.n	800cf1e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800cf3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf3e:	4618      	mov	r0, r3
 800cf40:	3710      	adds	r7, #16
 800cf42:	46bd      	mov	sp, r7
 800cf44:	bd80      	pop	{r7, pc}
 800cf46:	bf00      	nop
 800cf48:	58024400 	.word	0x58024400
 800cf4c:	ffff0007 	.word	0xffff0007

0800cf50 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b084      	sub	sp, #16
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d101      	bne.n	800cf62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cf5e:	2301      	movs	r3, #1
 800cf60:	e10f      	b.n	800d182 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	2200      	movs	r2, #0
 800cf66:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	4a87      	ldr	r2, [pc, #540]	@ (800d18c <HAL_SPI_Init+0x23c>)
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	d00f      	beq.n	800cf92 <HAL_SPI_Init+0x42>
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	4a86      	ldr	r2, [pc, #536]	@ (800d190 <HAL_SPI_Init+0x240>)
 800cf78:	4293      	cmp	r3, r2
 800cf7a:	d00a      	beq.n	800cf92 <HAL_SPI_Init+0x42>
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	4a84      	ldr	r2, [pc, #528]	@ (800d194 <HAL_SPI_Init+0x244>)
 800cf82:	4293      	cmp	r3, r2
 800cf84:	d005      	beq.n	800cf92 <HAL_SPI_Init+0x42>
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	68db      	ldr	r3, [r3, #12]
 800cf8a:	2b0f      	cmp	r3, #15
 800cf8c:	d901      	bls.n	800cf92 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800cf8e:	2301      	movs	r3, #1
 800cf90:	e0f7      	b.n	800d182 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800cf92:	6878      	ldr	r0, [r7, #4]
 800cf94:	f000 fd46 	bl	800da24 <SPI_GetPacketSize>
 800cf98:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	4a7b      	ldr	r2, [pc, #492]	@ (800d18c <HAL_SPI_Init+0x23c>)
 800cfa0:	4293      	cmp	r3, r2
 800cfa2:	d00c      	beq.n	800cfbe <HAL_SPI_Init+0x6e>
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	4a79      	ldr	r2, [pc, #484]	@ (800d190 <HAL_SPI_Init+0x240>)
 800cfaa:	4293      	cmp	r3, r2
 800cfac:	d007      	beq.n	800cfbe <HAL_SPI_Init+0x6e>
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	4a78      	ldr	r2, [pc, #480]	@ (800d194 <HAL_SPI_Init+0x244>)
 800cfb4:	4293      	cmp	r3, r2
 800cfb6:	d002      	beq.n	800cfbe <HAL_SPI_Init+0x6e>
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	2b08      	cmp	r3, #8
 800cfbc:	d811      	bhi.n	800cfe2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cfc2:	4a72      	ldr	r2, [pc, #456]	@ (800d18c <HAL_SPI_Init+0x23c>)
 800cfc4:	4293      	cmp	r3, r2
 800cfc6:	d009      	beq.n	800cfdc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	4a70      	ldr	r2, [pc, #448]	@ (800d190 <HAL_SPI_Init+0x240>)
 800cfce:	4293      	cmp	r3, r2
 800cfd0:	d004      	beq.n	800cfdc <HAL_SPI_Init+0x8c>
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	4a6f      	ldr	r2, [pc, #444]	@ (800d194 <HAL_SPI_Init+0x244>)
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	d104      	bne.n	800cfe6 <HAL_SPI_Init+0x96>
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	2b10      	cmp	r3, #16
 800cfe0:	d901      	bls.n	800cfe6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800cfe2:	2301      	movs	r3, #1
 800cfe4:	e0cd      	b.n	800d182 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cfec:	b2db      	uxtb	r3, r3
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d106      	bne.n	800d000 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	2200      	movs	r2, #0
 800cff6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cffa:	6878      	ldr	r0, [r7, #4]
 800cffc:	f7f4 ff02 	bl	8001e04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	2202      	movs	r2, #2
 800d004:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	681a      	ldr	r2, [r3, #0]
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	f022 0201 	bic.w	r2, r2, #1
 800d016:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	689b      	ldr	r3, [r3, #8]
 800d01e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800d022:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	699b      	ldr	r3, [r3, #24]
 800d028:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d02c:	d119      	bne.n	800d062 <HAL_SPI_Init+0x112>
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	685b      	ldr	r3, [r3, #4]
 800d032:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d036:	d103      	bne.n	800d040 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d008      	beq.n	800d052 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d044:	2b00      	cmp	r3, #0
 800d046:	d10c      	bne.n	800d062 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800d04c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d050:	d107      	bne.n	800d062 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	681a      	ldr	r2, [r3, #0]
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d060:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	685b      	ldr	r3, [r3, #4]
 800d066:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d00f      	beq.n	800d08e <HAL_SPI_Init+0x13e>
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	68db      	ldr	r3, [r3, #12]
 800d072:	2b06      	cmp	r3, #6
 800d074:	d90b      	bls.n	800d08e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	430a      	orrs	r2, r1
 800d08a:	601a      	str	r2, [r3, #0]
 800d08c:	e007      	b.n	800d09e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	681a      	ldr	r2, [r3, #0]
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d09c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	69da      	ldr	r2, [r3, #28]
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0a6:	431a      	orrs	r2, r3
 800d0a8:	68bb      	ldr	r3, [r7, #8]
 800d0aa:	431a      	orrs	r2, r3
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d0b0:	ea42 0103 	orr.w	r1, r2, r3
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	68da      	ldr	r2, [r3, #12]
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	430a      	orrs	r2, r1
 800d0be:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0c8:	431a      	orrs	r2, r3
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0ce:	431a      	orrs	r2, r3
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	699b      	ldr	r3, [r3, #24]
 800d0d4:	431a      	orrs	r2, r3
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	691b      	ldr	r3, [r3, #16]
 800d0da:	431a      	orrs	r2, r3
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	695b      	ldr	r3, [r3, #20]
 800d0e0:	431a      	orrs	r2, r3
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	6a1b      	ldr	r3, [r3, #32]
 800d0e6:	431a      	orrs	r2, r3
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	685b      	ldr	r3, [r3, #4]
 800d0ec:	431a      	orrs	r2, r3
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d0f2:	431a      	orrs	r2, r3
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	689b      	ldr	r3, [r3, #8]
 800d0f8:	431a      	orrs	r2, r3
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d0fe:	ea42 0103 	orr.w	r1, r2, r3
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	430a      	orrs	r2, r1
 800d10c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	685b      	ldr	r3, [r3, #4]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d113      	bne.n	800d13e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	689b      	ldr	r3, [r3, #8]
 800d11c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d128:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	689b      	ldr	r3, [r3, #8]
 800d130:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d13c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	f022 0201 	bic.w	r2, r2, #1
 800d14c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	685b      	ldr	r3, [r3, #4]
 800d152:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d156:	2b00      	cmp	r3, #0
 800d158:	d00a      	beq.n	800d170 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	68db      	ldr	r3, [r3, #12]
 800d160:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	430a      	orrs	r2, r1
 800d16e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2200      	movs	r2, #0
 800d174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	2201      	movs	r2, #1
 800d17c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800d180:	2300      	movs	r3, #0
}
 800d182:	4618      	mov	r0, r3
 800d184:	3710      	adds	r7, #16
 800d186:	46bd      	mov	sp, r7
 800d188:	bd80      	pop	{r7, pc}
 800d18a:	bf00      	nop
 800d18c:	40013000 	.word	0x40013000
 800d190:	40003800 	.word	0x40003800
 800d194:	40003c00 	.word	0x40003c00

0800d198 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b084      	sub	sp, #16
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	60f8      	str	r0, [r7, #12]
 800d1a0:	60b9      	str	r1, [r7, #8]
 800d1a2:	4613      	mov	r3, r2
 800d1a4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d1ac:	b2db      	uxtb	r3, r3
 800d1ae:	2b01      	cmp	r3, #1
 800d1b0:	d001      	beq.n	800d1b6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800d1b2:	2302      	movs	r3, #2
 800d1b4:	e126      	b.n	800d404 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 800d1b6:	68bb      	ldr	r3, [r7, #8]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d002      	beq.n	800d1c2 <HAL_SPI_Transmit_DMA+0x2a>
 800d1bc:	88fb      	ldrh	r3, [r7, #6]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d101      	bne.n	800d1c6 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	e11e      	b.n	800d404 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d1cc:	2b01      	cmp	r3, #1
 800d1ce:	d101      	bne.n	800d1d4 <HAL_SPI_Transmit_DMA+0x3c>
 800d1d0:	2302      	movs	r3, #2
 800d1d2:	e117      	b.n	800d404 <HAL_SPI_Transmit_DMA+0x26c>
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	2201      	movs	r2, #1
 800d1d8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	2203      	movs	r2, #3
 800d1e0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	68ba      	ldr	r2, [r7, #8]
 800d1f0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	88fa      	ldrh	r2, [r7, #6]
 800d1f6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	88fa      	ldrh	r2, [r7, #6]
 800d1fe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	2200      	movs	r2, #0
 800d206:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	2200      	movs	r2, #0
 800d20c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	2200      	movs	r2, #0
 800d212:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	2200      	movs	r2, #0
 800d218:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	2200      	movs	r2, #0
 800d220:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	689b      	ldr	r3, [r3, #8]
 800d228:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800d22c:	d108      	bne.n	800d240 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	681a      	ldr	r2, [r3, #0]
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d23c:	601a      	str	r2, [r3, #0]
 800d23e:	e009      	b.n	800d254 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	68db      	ldr	r3, [r3, #12]
 800d246:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d252:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	68db      	ldr	r3, [r3, #12]
 800d258:	2b0f      	cmp	r3, #15
 800d25a:	d905      	bls.n	800d268 <HAL_SPI_Transmit_DMA+0xd0>
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d260:	699b      	ldr	r3, [r3, #24]
 800d262:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d266:	d10f      	bne.n	800d288 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800d26c:	2b07      	cmp	r3, #7
 800d26e:	d911      	bls.n	800d294 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d274:	699b      	ldr	r3, [r3, #24]
 800d276:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d27a:	d00b      	beq.n	800d294 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d280:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d282:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d286:	d005      	beq.n	800d294 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	2200      	movs	r2, #0
 800d28c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 800d290:	2301      	movs	r3, #1
 800d292:	e0b7      	b.n	800d404 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	68db      	ldr	r3, [r3, #12]
 800d298:	2b07      	cmp	r3, #7
 800d29a:	d820      	bhi.n	800d2de <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d2a0:	699b      	ldr	r3, [r3, #24]
 800d2a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d2a6:	d109      	bne.n	800d2bc <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d2ae:	b29b      	uxth	r3, r3
 800d2b0:	3301      	adds	r3, #1
 800d2b2:	105b      	asrs	r3, r3, #1
 800d2b4:	b29a      	uxth	r2, r3
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d2c0:	699b      	ldr	r3, [r3, #24]
 800d2c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d2c6:	d11e      	bne.n	800d306 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d2ce:	b29b      	uxth	r3, r3
 800d2d0:	3303      	adds	r3, #3
 800d2d2:	109b      	asrs	r3, r3, #2
 800d2d4:	b29a      	uxth	r2, r3
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d2dc:	e013      	b.n	800d306 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	68db      	ldr	r3, [r3, #12]
 800d2e2:	2b0f      	cmp	r3, #15
 800d2e4:	d80f      	bhi.n	800d306 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d2ea:	699b      	ldr	r3, [r3, #24]
 800d2ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d2f0:	d109      	bne.n	800d306 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d2f8:	b29b      	uxth	r3, r3
 800d2fa:	3301      	adds	r3, #1
 800d2fc:	105b      	asrs	r3, r3, #1
 800d2fe:	b29a      	uxth	r2, r3
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d30a:	4a40      	ldr	r2, [pc, #256]	@ (800d40c <HAL_SPI_Transmit_DMA+0x274>)
 800d30c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d312:	4a3f      	ldr	r2, [pc, #252]	@ (800d410 <HAL_SPI_Transmit_DMA+0x278>)
 800d314:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d31a:	4a3e      	ldr	r2, [pc, #248]	@ (800d414 <HAL_SPI_Transmit_DMA+0x27c>)
 800d31c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d322:	2200      	movs	r2, #0
 800d324:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	689a      	ldr	r2, [r3, #8]
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d334:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d33e:	4619      	mov	r1, r3
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	3320      	adds	r3, #32
 800d346:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d34e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800d350:	f7f7 fb1e 	bl	8004990 <HAL_DMA_Start_IT>
 800d354:	4603      	mov	r3, r0
 800d356:	2b00      	cmp	r3, #0
 800d358:	d011      	beq.n	800d37e <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d360:	f043 0210 	orr.w	r2, r3, #16
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	2201      	movs	r2, #1
 800d36e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	2200      	movs	r2, #0
 800d376:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800d37a:	2301      	movs	r3, #1
 800d37c:	e042      	b.n	800d404 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d382:	69db      	ldr	r3, [r3, #28]
 800d384:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d388:	d108      	bne.n	800d39c <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	6859      	ldr	r1, [r3, #4]
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	681a      	ldr	r2, [r3, #0]
 800d394:	4b20      	ldr	r3, [pc, #128]	@ (800d418 <HAL_SPI_Transmit_DMA+0x280>)
 800d396:	400b      	ands	r3, r1
 800d398:	6053      	str	r3, [r2, #4]
 800d39a:	e009      	b.n	800d3b0 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	685a      	ldr	r2, [r3, #4]
 800d3a2:	4b1d      	ldr	r3, [pc, #116]	@ (800d418 <HAL_SPI_Transmit_DMA+0x280>)
 800d3a4:	4013      	ands	r3, r2
 800d3a6:	88f9      	ldrh	r1, [r7, #6]
 800d3a8:	68fa      	ldr	r2, [r7, #12]
 800d3aa:	6812      	ldr	r2, [r2, #0]
 800d3ac:	430b      	orrs	r3, r1
 800d3ae:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	689a      	ldr	r2, [r3, #8]
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d3be:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	691a      	ldr	r2, [r3, #16]
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 800d3ce:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	681a      	ldr	r2, [r3, #0]
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	f042 0201 	orr.w	r2, r2, #1
 800d3de:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	685b      	ldr	r3, [r3, #4]
 800d3e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d3e8:	d107      	bne.n	800d3fa <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	681a      	ldr	r2, [r3, #0]
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d3f8:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800d402:	2300      	movs	r3, #0
}
 800d404:	4618      	mov	r0, r3
 800d406:	3710      	adds	r7, #16
 800d408:	46bd      	mov	sp, r7
 800d40a:	bd80      	pop	{r7, pc}
 800d40c:	0800d84f 	.word	0x0800d84f
 800d410:	0800d809 	.word	0x0800d809
 800d414:	0800d86b 	.word	0x0800d86b
 800d418:	ffff0000 	.word	0xffff0000

0800d41c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	b08a      	sub	sp, #40	@ 0x28
 800d420:	af00      	add	r7, sp, #0
 800d422:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	691b      	ldr	r3, [r3, #16]
 800d42a:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	695b      	ldr	r3, [r3, #20]
 800d432:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800d434:	6a3a      	ldr	r2, [r7, #32]
 800d436:	69fb      	ldr	r3, [r7, #28]
 800d438:	4013      	ands	r3, r2
 800d43a:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	689b      	ldr	r3, [r3, #8]
 800d442:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800d444:	2300      	movs	r3, #0
 800d446:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d44e:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	3330      	adds	r3, #48	@ 0x30
 800d456:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800d458:	69fb      	ldr	r3, [r7, #28]
 800d45a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d010      	beq.n	800d484 <HAL_SPI_IRQHandler+0x68>
 800d462:	6a3b      	ldr	r3, [r7, #32]
 800d464:	f003 0308 	and.w	r3, r3, #8
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d00b      	beq.n	800d484 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	699a      	ldr	r2, [r3, #24]
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d47a:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800d47c:	6878      	ldr	r0, [r7, #4]
 800d47e:	f000 f9b9 	bl	800d7f4 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800d482:	e192      	b.n	800d7aa <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800d484:	69bb      	ldr	r3, [r7, #24]
 800d486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d113      	bne.n	800d4b6 <HAL_SPI_IRQHandler+0x9a>
 800d48e:	69bb      	ldr	r3, [r7, #24]
 800d490:	f003 0320 	and.w	r3, r3, #32
 800d494:	2b00      	cmp	r3, #0
 800d496:	d10e      	bne.n	800d4b6 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800d498:	69bb      	ldr	r3, [r7, #24]
 800d49a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d009      	beq.n	800d4b6 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4a6:	6878      	ldr	r0, [r7, #4]
 800d4a8:	4798      	blx	r3
    hspi->RxISR(hspi);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4ae:	6878      	ldr	r0, [r7, #4]
 800d4b0:	4798      	blx	r3
    handled = 1UL;
 800d4b2:	2301      	movs	r3, #1
 800d4b4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800d4b6:	69bb      	ldr	r3, [r7, #24]
 800d4b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d10f      	bne.n	800d4e0 <HAL_SPI_IRQHandler+0xc4>
 800d4c0:	69bb      	ldr	r3, [r7, #24]
 800d4c2:	f003 0301 	and.w	r3, r3, #1
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d00a      	beq.n	800d4e0 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800d4ca:	69bb      	ldr	r3, [r7, #24]
 800d4cc:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d105      	bne.n	800d4e0 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4d8:	6878      	ldr	r0, [r7, #4]
 800d4da:	4798      	blx	r3
    handled = 1UL;
 800d4dc:	2301      	movs	r3, #1
 800d4de:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800d4e0:	69bb      	ldr	r3, [r7, #24]
 800d4e2:	f003 0320 	and.w	r3, r3, #32
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d10f      	bne.n	800d50a <HAL_SPI_IRQHandler+0xee>
 800d4ea:	69bb      	ldr	r3, [r7, #24]
 800d4ec:	f003 0302 	and.w	r3, r3, #2
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d00a      	beq.n	800d50a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800d4f4:	69bb      	ldr	r3, [r7, #24]
 800d4f6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d105      	bne.n	800d50a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d502:	6878      	ldr	r0, [r7, #4]
 800d504:	4798      	blx	r3
    handled = 1UL;
 800d506:	2301      	movs	r3, #1
 800d508:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800d50a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	f040 8147 	bne.w	800d7a0 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800d512:	69bb      	ldr	r3, [r7, #24]
 800d514:	f003 0308 	and.w	r3, r3, #8
 800d518:	2b00      	cmp	r3, #0
 800d51a:	f000 808b 	beq.w	800d634 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	699a      	ldr	r2, [r3, #24]
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	f042 0208 	orr.w	r2, r2, #8
 800d52c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	699a      	ldr	r2, [r3, #24]
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	f042 0210 	orr.w	r2, r2, #16
 800d53c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	699a      	ldr	r2, [r3, #24]
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d54c:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	691a      	ldr	r2, [r3, #16]
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	f022 0208 	bic.w	r2, r2, #8
 800d55c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	689b      	ldr	r3, [r3, #8]
 800d564:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d13d      	bne.n	800d5e8 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800d56c:	e036      	b.n	800d5dc <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	68db      	ldr	r3, [r3, #12]
 800d572:	2b0f      	cmp	r3, #15
 800d574:	d90b      	bls.n	800d58e <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681a      	ldr	r2, [r3, #0]
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d57e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d580:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d586:	1d1a      	adds	r2, r3, #4
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	665a      	str	r2, [r3, #100]	@ 0x64
 800d58c:	e01d      	b.n	800d5ca <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	68db      	ldr	r3, [r3, #12]
 800d592:	2b07      	cmp	r3, #7
 800d594:	d90b      	bls.n	800d5ae <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d59a:	68fa      	ldr	r2, [r7, #12]
 800d59c:	8812      	ldrh	r2, [r2, #0]
 800d59e:	b292      	uxth	r2, r2
 800d5a0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d5a6:	1c9a      	adds	r2, r3, #2
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	665a      	str	r2, [r3, #100]	@ 0x64
 800d5ac:	e00d      	b.n	800d5ca <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d5ba:	7812      	ldrb	r2, [r2, #0]
 800d5bc:	b2d2      	uxtb	r2, r2
 800d5be:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d5c4:	1c5a      	adds	r2, r3, #1
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d5d0:	b29b      	uxth	r3, r3
 800d5d2:	3b01      	subs	r3, #1
 800d5d4:	b29a      	uxth	r2, r3
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d5e2:	b29b      	uxth	r3, r3
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d1c2      	bne.n	800d56e <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800d5e8:	6878      	ldr	r0, [r7, #4]
 800d5ea:	f000 f97b 	bl	800d8e4 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	2201      	movs	r2, #1
 800d5f2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d003      	beq.n	800d608 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800d600:	6878      	ldr	r0, [r7, #4]
 800d602:	f7f4 fb61 	bl	8001cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800d606:	e0d0      	b.n	800d7aa <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800d608:	7cfb      	ldrb	r3, [r7, #19]
 800d60a:	2b05      	cmp	r3, #5
 800d60c:	d103      	bne.n	800d616 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800d60e:	6878      	ldr	r0, [r7, #4]
 800d610:	f000 f8dc 	bl	800d7cc <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800d614:	e0c6      	b.n	800d7a4 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800d616:	7cfb      	ldrb	r3, [r7, #19]
 800d618:	2b04      	cmp	r3, #4
 800d61a:	d103      	bne.n	800d624 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800d61c:	6878      	ldr	r0, [r7, #4]
 800d61e:	f000 f8cb 	bl	800d7b8 <HAL_SPI_RxCpltCallback>
    return;
 800d622:	e0bf      	b.n	800d7a4 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800d624:	7cfb      	ldrb	r3, [r7, #19]
 800d626:	2b03      	cmp	r3, #3
 800d628:	f040 80bc 	bne.w	800d7a4 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800d62c:	6878      	ldr	r0, [r7, #4]
 800d62e:	f7f4 fb37 	bl	8001ca0 <HAL_SPI_TxCpltCallback>
    return;
 800d632:	e0b7      	b.n	800d7a4 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800d634:	69bb      	ldr	r3, [r7, #24]
 800d636:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	f000 80b5 	beq.w	800d7aa <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800d640:	69bb      	ldr	r3, [r7, #24]
 800d642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d646:	2b00      	cmp	r3, #0
 800d648:	d00f      	beq.n	800d66a <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d650:	f043 0204 	orr.w	r2, r3, #4
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	699a      	ldr	r2, [r3, #24]
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d668:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800d66a:	69bb      	ldr	r3, [r7, #24]
 800d66c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d670:	2b00      	cmp	r3, #0
 800d672:	d00f      	beq.n	800d694 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d67a:	f043 0201 	orr.w	r2, r3, #1
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	699a      	ldr	r2, [r3, #24]
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d692:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800d694:	69bb      	ldr	r3, [r7, #24]
 800d696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d00f      	beq.n	800d6be <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d6a4:	f043 0208 	orr.w	r2, r3, #8
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	699a      	ldr	r2, [r3, #24]
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d6bc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800d6be:	69bb      	ldr	r3, [r7, #24]
 800d6c0:	f003 0320 	and.w	r3, r3, #32
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d00f      	beq.n	800d6e8 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d6ce:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	699a      	ldr	r2, [r3, #24]
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	f042 0220 	orr.w	r2, r2, #32
 800d6e6:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d05a      	beq.n	800d7a8 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	681a      	ldr	r2, [r3, #0]
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	f022 0201 	bic.w	r2, r2, #1
 800d700:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	6919      	ldr	r1, [r3, #16]
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681a      	ldr	r2, [r3, #0]
 800d70c:	4b28      	ldr	r3, [pc, #160]	@ (800d7b0 <HAL_SPI_IRQHandler+0x394>)
 800d70e:	400b      	ands	r3, r1
 800d710:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d718:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800d71c:	d138      	bne.n	800d790 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	689a      	ldr	r2, [r3, #8]
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d72c:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d732:	2b00      	cmp	r3, #0
 800d734:	d013      	beq.n	800d75e <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d73a:	4a1e      	ldr	r2, [pc, #120]	@ (800d7b4 <HAL_SPI_IRQHandler+0x398>)
 800d73c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d742:	4618      	mov	r0, r3
 800d744:	f7f7 feac 	bl	80054a0 <HAL_DMA_Abort_IT>
 800d748:	4603      	mov	r3, r0
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d007      	beq.n	800d75e <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d754:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d762:	2b00      	cmp	r3, #0
 800d764:	d020      	beq.n	800d7a8 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d76a:	4a12      	ldr	r2, [pc, #72]	@ (800d7b4 <HAL_SPI_IRQHandler+0x398>)
 800d76c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d772:	4618      	mov	r0, r3
 800d774:	f7f7 fe94 	bl	80054a0 <HAL_DMA_Abort_IT>
 800d778:	4603      	mov	r3, r0
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d014      	beq.n	800d7a8 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d784:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800d78e:	e00b      	b.n	800d7a8 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	2201      	movs	r2, #1
 800d794:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800d798:	6878      	ldr	r0, [r7, #4]
 800d79a:	f7f4 fa95 	bl	8001cc8 <HAL_SPI_ErrorCallback>
    return;
 800d79e:	e003      	b.n	800d7a8 <HAL_SPI_IRQHandler+0x38c>
    return;
 800d7a0:	bf00      	nop
 800d7a2:	e002      	b.n	800d7aa <HAL_SPI_IRQHandler+0x38e>
    return;
 800d7a4:	bf00      	nop
 800d7a6:	e000      	b.n	800d7aa <HAL_SPI_IRQHandler+0x38e>
    return;
 800d7a8:	bf00      	nop
  }
}
 800d7aa:	3728      	adds	r7, #40	@ 0x28
 800d7ac:	46bd      	mov	sp, r7
 800d7ae:	bd80      	pop	{r7, pc}
 800d7b0:	fffffc94 	.word	0xfffffc94
 800d7b4:	0800d8b1 	.word	0x0800d8b1

0800d7b8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d7b8:	b480      	push	{r7}
 800d7ba:	b083      	sub	sp, #12
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800d7c0:	bf00      	nop
 800d7c2:	370c      	adds	r7, #12
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ca:	4770      	bx	lr

0800d7cc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	b083      	sub	sp, #12
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800d7d4:	bf00      	nop
 800d7d6:	370c      	adds	r7, #12
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7de:	4770      	bx	lr

0800d7e0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d7e0:	b480      	push	{r7}
 800d7e2:	b083      	sub	sp, #12
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800d7e8:	bf00      	nop
 800d7ea:	370c      	adds	r7, #12
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f2:	4770      	bx	lr

0800d7f4 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d7f4:	b480      	push	{r7}
 800d7f6:	b083      	sub	sp, #12
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800d7fc:	bf00      	nop
 800d7fe:	370c      	adds	r7, #12
 800d800:	46bd      	mov	sp, r7
 800d802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d806:	4770      	bx	lr

0800d808 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b084      	sub	sp, #16
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d814:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d81c:	b2db      	uxtb	r3, r3
 800d81e:	2b07      	cmp	r3, #7
 800d820:	d011      	beq.n	800d846 <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d826:	69db      	ldr	r3, [r3, #28]
 800d828:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d82c:	d103      	bne.n	800d836 <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 800d82e:	68f8      	ldr	r0, [r7, #12]
 800d830:	f7f4 fa36 	bl	8001ca0 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800d834:	e007      	b.n	800d846 <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	691a      	ldr	r2, [r3, #16]
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	f042 0208 	orr.w	r2, r2, #8
 800d844:	611a      	str	r2, [r3, #16]
}
 800d846:	bf00      	nop
 800d848:	3710      	adds	r7, #16
 800d84a:	46bd      	mov	sp, r7
 800d84c:	bd80      	pop	{r7, pc}

0800d84e <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d84e:	b580      	push	{r7, lr}
 800d850:	b084      	sub	sp, #16
 800d852:	af00      	add	r7, sp, #0
 800d854:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d85a:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800d85c:	68f8      	ldr	r0, [r7, #12]
 800d85e:	f7ff ffbf 	bl	800d7e0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d862:	bf00      	nop
 800d864:	3710      	adds	r7, #16
 800d866:	46bd      	mov	sp, r7
 800d868:	bd80      	pop	{r7, pc}

0800d86a <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800d86a:	b580      	push	{r7, lr}
 800d86c:	b084      	sub	sp, #16
 800d86e:	af00      	add	r7, sp, #0
 800d870:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d876:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800d878:	6878      	ldr	r0, [r7, #4]
 800d87a:	f7f8 ff8f 	bl	800679c <HAL_DMA_GetError>
 800d87e:	4603      	mov	r3, r0
 800d880:	2b02      	cmp	r3, #2
 800d882:	d011      	beq.n	800d8a8 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800d884:	68f8      	ldr	r0, [r7, #12]
 800d886:	f000 f82d 	bl	800d8e4 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d890:	f043 0210 	orr.w	r2, r3, #16
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	2201      	movs	r2, #1
 800d89e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800d8a2:	68f8      	ldr	r0, [r7, #12]
 800d8a4:	f7f4 fa10 	bl	8001cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800d8a8:	bf00      	nop
 800d8aa:	3710      	adds	r7, #16
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	bd80      	pop	{r7, pc}

0800d8b0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b084      	sub	sp, #16
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8bc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	2201      	movs	r2, #1
 800d8d2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800d8d6:	68f8      	ldr	r0, [r7, #12]
 800d8d8:	f7f4 f9f6 	bl	8001cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d8dc:	bf00      	nop
 800d8de:	3710      	adds	r7, #16
 800d8e0:	46bd      	mov	sp, r7
 800d8e2:	bd80      	pop	{r7, pc}

0800d8e4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800d8e4:	b480      	push	{r7}
 800d8e6:	b085      	sub	sp, #20
 800d8e8:	af00      	add	r7, sp, #0
 800d8ea:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	695b      	ldr	r3, [r3, #20]
 800d8f2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	699a      	ldr	r2, [r3, #24]
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	f042 0208 	orr.w	r2, r2, #8
 800d902:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	699a      	ldr	r2, [r3, #24]
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	f042 0210 	orr.w	r2, r2, #16
 800d912:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	681a      	ldr	r2, [r3, #0]
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	f022 0201 	bic.w	r2, r2, #1
 800d922:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	6919      	ldr	r1, [r3, #16]
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681a      	ldr	r2, [r3, #0]
 800d92e:	4b3c      	ldr	r3, [pc, #240]	@ (800da20 <SPI_CloseTransfer+0x13c>)
 800d930:	400b      	ands	r3, r1
 800d932:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	689a      	ldr	r2, [r3, #8]
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d942:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d94a:	b2db      	uxtb	r3, r3
 800d94c:	2b04      	cmp	r3, #4
 800d94e:	d014      	beq.n	800d97a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	f003 0320 	and.w	r3, r3, #32
 800d956:	2b00      	cmp	r3, #0
 800d958:	d00f      	beq.n	800d97a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d960:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	699a      	ldr	r2, [r3, #24]
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	f042 0220 	orr.w	r2, r2, #32
 800d978:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d980:	b2db      	uxtb	r3, r3
 800d982:	2b03      	cmp	r3, #3
 800d984:	d014      	beq.n	800d9b0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d00f      	beq.n	800d9b0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d996:	f043 0204 	orr.w	r2, r3, #4
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	699a      	ldr	r2, [r3, #24]
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d9ae:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d00f      	beq.n	800d9da <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d9c0:	f043 0201 	orr.w	r2, r3, #1
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	699a      	ldr	r2, [r3, #24]
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d9d8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d00f      	beq.n	800da04 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d9ea:	f043 0208 	orr.w	r2, r3, #8
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	699a      	ldr	r2, [r3, #24]
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800da02:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	2200      	movs	r2, #0
 800da08:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2200      	movs	r2, #0
 800da10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800da14:	bf00      	nop
 800da16:	3714      	adds	r7, #20
 800da18:	46bd      	mov	sp, r7
 800da1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1e:	4770      	bx	lr
 800da20:	fffffc90 	.word	0xfffffc90

0800da24 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800da24:	b480      	push	{r7}
 800da26:	b085      	sub	sp, #20
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800da30:	095b      	lsrs	r3, r3, #5
 800da32:	3301      	adds	r3, #1
 800da34:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	68db      	ldr	r3, [r3, #12]
 800da3a:	3301      	adds	r3, #1
 800da3c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800da3e:	68bb      	ldr	r3, [r7, #8]
 800da40:	3307      	adds	r3, #7
 800da42:	08db      	lsrs	r3, r3, #3
 800da44:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800da46:	68bb      	ldr	r3, [r7, #8]
 800da48:	68fa      	ldr	r2, [r7, #12]
 800da4a:	fb02 f303 	mul.w	r3, r2, r3
}
 800da4e:	4618      	mov	r0, r3
 800da50:	3714      	adds	r7, #20
 800da52:	46bd      	mov	sp, r7
 800da54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da58:	4770      	bx	lr

0800da5a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800da5a:	b580      	push	{r7, lr}
 800da5c:	b082      	sub	sp, #8
 800da5e:	af00      	add	r7, sp, #0
 800da60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d101      	bne.n	800da6c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800da68:	2301      	movs	r3, #1
 800da6a:	e049      	b.n	800db00 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800da72:	b2db      	uxtb	r3, r3
 800da74:	2b00      	cmp	r3, #0
 800da76:	d106      	bne.n	800da86 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2200      	movs	r2, #0
 800da7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800da80:	6878      	ldr	r0, [r7, #4]
 800da82:	f7f5 f991 	bl	8002da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	2202      	movs	r2, #2
 800da8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681a      	ldr	r2, [r3, #0]
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	3304      	adds	r3, #4
 800da96:	4619      	mov	r1, r3
 800da98:	4610      	mov	r0, r2
 800da9a:	f000 fa67 	bl	800df6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	2201      	movs	r2, #1
 800daa2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	2201      	movs	r2, #1
 800daaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	2201      	movs	r2, #1
 800dab2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	2201      	movs	r2, #1
 800daba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	2201      	movs	r2, #1
 800dac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	2201      	movs	r2, #1
 800daca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	2201      	movs	r2, #1
 800dad2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	2201      	movs	r2, #1
 800dada:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	2201      	movs	r2, #1
 800dae2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	2201      	movs	r2, #1
 800daea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	2201      	movs	r2, #1
 800daf2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	2201      	movs	r2, #1
 800dafa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dafe:	2300      	movs	r3, #0
}
 800db00:	4618      	mov	r0, r3
 800db02:	3708      	adds	r7, #8
 800db04:	46bd      	mov	sp, r7
 800db06:	bd80      	pop	{r7, pc}

0800db08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b084      	sub	sp, #16
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	68db      	ldr	r3, [r3, #12]
 800db16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	691b      	ldr	r3, [r3, #16]
 800db1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	f003 0302 	and.w	r3, r3, #2
 800db26:	2b00      	cmp	r3, #0
 800db28:	d020      	beq.n	800db6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	f003 0302 	and.w	r3, r3, #2
 800db30:	2b00      	cmp	r3, #0
 800db32:	d01b      	beq.n	800db6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	f06f 0202 	mvn.w	r2, #2
 800db3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2201      	movs	r2, #1
 800db42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	699b      	ldr	r3, [r3, #24]
 800db4a:	f003 0303 	and.w	r3, r3, #3
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d003      	beq.n	800db5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800db52:	6878      	ldr	r0, [r7, #4]
 800db54:	f000 f9ec 	bl	800df30 <HAL_TIM_IC_CaptureCallback>
 800db58:	e005      	b.n	800db66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800db5a:	6878      	ldr	r0, [r7, #4]
 800db5c:	f000 f9de 	bl	800df1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db60:	6878      	ldr	r0, [r7, #4]
 800db62:	f000 f9ef 	bl	800df44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	2200      	movs	r2, #0
 800db6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800db6c:	68bb      	ldr	r3, [r7, #8]
 800db6e:	f003 0304 	and.w	r3, r3, #4
 800db72:	2b00      	cmp	r3, #0
 800db74:	d020      	beq.n	800dbb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	f003 0304 	and.w	r3, r3, #4
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d01b      	beq.n	800dbb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	f06f 0204 	mvn.w	r2, #4
 800db88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	2202      	movs	r2, #2
 800db8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	699b      	ldr	r3, [r3, #24]
 800db96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d003      	beq.n	800dba6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800db9e:	6878      	ldr	r0, [r7, #4]
 800dba0:	f000 f9c6 	bl	800df30 <HAL_TIM_IC_CaptureCallback>
 800dba4:	e005      	b.n	800dbb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dba6:	6878      	ldr	r0, [r7, #4]
 800dba8:	f000 f9b8 	bl	800df1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbac:	6878      	ldr	r0, [r7, #4]
 800dbae:	f000 f9c9 	bl	800df44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800dbb8:	68bb      	ldr	r3, [r7, #8]
 800dbba:	f003 0308 	and.w	r3, r3, #8
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d020      	beq.n	800dc04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	f003 0308 	and.w	r3, r3, #8
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d01b      	beq.n	800dc04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	f06f 0208 	mvn.w	r2, #8
 800dbd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	2204      	movs	r2, #4
 800dbda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	69db      	ldr	r3, [r3, #28]
 800dbe2:	f003 0303 	and.w	r3, r3, #3
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d003      	beq.n	800dbf2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbea:	6878      	ldr	r0, [r7, #4]
 800dbec:	f000 f9a0 	bl	800df30 <HAL_TIM_IC_CaptureCallback>
 800dbf0:	e005      	b.n	800dbfe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbf2:	6878      	ldr	r0, [r7, #4]
 800dbf4:	f000 f992 	bl	800df1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f000 f9a3 	bl	800df44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	2200      	movs	r2, #0
 800dc02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800dc04:	68bb      	ldr	r3, [r7, #8]
 800dc06:	f003 0310 	and.w	r3, r3, #16
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d020      	beq.n	800dc50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	f003 0310 	and.w	r3, r3, #16
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d01b      	beq.n	800dc50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	f06f 0210 	mvn.w	r2, #16
 800dc20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	2208      	movs	r2, #8
 800dc26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	69db      	ldr	r3, [r3, #28]
 800dc2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d003      	beq.n	800dc3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc36:	6878      	ldr	r0, [r7, #4]
 800dc38:	f000 f97a 	bl	800df30 <HAL_TIM_IC_CaptureCallback>
 800dc3c:	e005      	b.n	800dc4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc3e:	6878      	ldr	r0, [r7, #4]
 800dc40:	f000 f96c 	bl	800df1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc44:	6878      	ldr	r0, [r7, #4]
 800dc46:	f000 f97d 	bl	800df44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	2200      	movs	r2, #0
 800dc4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dc50:	68bb      	ldr	r3, [r7, #8]
 800dc52:	f003 0301 	and.w	r3, r3, #1
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d00c      	beq.n	800dc74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	f003 0301 	and.w	r3, r3, #1
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d007      	beq.n	800dc74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	f06f 0201 	mvn.w	r2, #1
 800dc6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f000 f94a 	bl	800df08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dc74:	68bb      	ldr	r3, [r7, #8]
 800dc76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d104      	bne.n	800dc88 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d00c      	beq.n	800dca2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d007      	beq.n	800dca2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800dc9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dc9c:	6878      	ldr	r0, [r7, #4]
 800dc9e:	f000 fb3b 	bl	800e318 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800dca2:	68bb      	ldr	r3, [r7, #8]
 800dca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d00c      	beq.n	800dcc6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d007      	beq.n	800dcc6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800dcbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dcc0:	6878      	ldr	r0, [r7, #4]
 800dcc2:	f000 fb33 	bl	800e32c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dcc6:	68bb      	ldr	r3, [r7, #8]
 800dcc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d00c      	beq.n	800dcea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d007      	beq.n	800dcea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dce2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dce4:	6878      	ldr	r0, [r7, #4]
 800dce6:	f000 f937 	bl	800df58 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dcea:	68bb      	ldr	r3, [r7, #8]
 800dcec:	f003 0320 	and.w	r3, r3, #32
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d00c      	beq.n	800dd0e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	f003 0320 	and.w	r3, r3, #32
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d007      	beq.n	800dd0e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	f06f 0220 	mvn.w	r2, #32
 800dd06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dd08:	6878      	ldr	r0, [r7, #4]
 800dd0a:	f000 fafb 	bl	800e304 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dd0e:	bf00      	nop
 800dd10:	3710      	adds	r7, #16
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd80      	pop	{r7, pc}
	...

0800dd18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b084      	sub	sp, #16
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
 800dd20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dd22:	2300      	movs	r3, #0
 800dd24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dd2c:	2b01      	cmp	r3, #1
 800dd2e:	d101      	bne.n	800dd34 <HAL_TIM_ConfigClockSource+0x1c>
 800dd30:	2302      	movs	r3, #2
 800dd32:	e0dc      	b.n	800deee <HAL_TIM_ConfigClockSource+0x1d6>
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	2201      	movs	r2, #1
 800dd38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	2202      	movs	r2, #2
 800dd40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	689b      	ldr	r3, [r3, #8]
 800dd4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dd4c:	68ba      	ldr	r2, [r7, #8]
 800dd4e:	4b6a      	ldr	r3, [pc, #424]	@ (800def8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800dd50:	4013      	ands	r3, r2
 800dd52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dd54:	68bb      	ldr	r3, [r7, #8]
 800dd56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dd5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	68ba      	ldr	r2, [r7, #8]
 800dd62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	4a64      	ldr	r2, [pc, #400]	@ (800defc <HAL_TIM_ConfigClockSource+0x1e4>)
 800dd6a:	4293      	cmp	r3, r2
 800dd6c:	f000 80a9 	beq.w	800dec2 <HAL_TIM_ConfigClockSource+0x1aa>
 800dd70:	4a62      	ldr	r2, [pc, #392]	@ (800defc <HAL_TIM_ConfigClockSource+0x1e4>)
 800dd72:	4293      	cmp	r3, r2
 800dd74:	f200 80ae 	bhi.w	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd78:	4a61      	ldr	r2, [pc, #388]	@ (800df00 <HAL_TIM_ConfigClockSource+0x1e8>)
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	f000 80a1 	beq.w	800dec2 <HAL_TIM_ConfigClockSource+0x1aa>
 800dd80:	4a5f      	ldr	r2, [pc, #380]	@ (800df00 <HAL_TIM_ConfigClockSource+0x1e8>)
 800dd82:	4293      	cmp	r3, r2
 800dd84:	f200 80a6 	bhi.w	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd88:	4a5e      	ldr	r2, [pc, #376]	@ (800df04 <HAL_TIM_ConfigClockSource+0x1ec>)
 800dd8a:	4293      	cmp	r3, r2
 800dd8c:	f000 8099 	beq.w	800dec2 <HAL_TIM_ConfigClockSource+0x1aa>
 800dd90:	4a5c      	ldr	r2, [pc, #368]	@ (800df04 <HAL_TIM_ConfigClockSource+0x1ec>)
 800dd92:	4293      	cmp	r3, r2
 800dd94:	f200 809e 	bhi.w	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd98:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dd9c:	f000 8091 	beq.w	800dec2 <HAL_TIM_ConfigClockSource+0x1aa>
 800dda0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dda4:	f200 8096 	bhi.w	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800dda8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ddac:	f000 8089 	beq.w	800dec2 <HAL_TIM_ConfigClockSource+0x1aa>
 800ddb0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ddb4:	f200 808e 	bhi.w	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800ddb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ddbc:	d03e      	beq.n	800de3c <HAL_TIM_ConfigClockSource+0x124>
 800ddbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ddc2:	f200 8087 	bhi.w	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800ddc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ddca:	f000 8086 	beq.w	800deda <HAL_TIM_ConfigClockSource+0x1c2>
 800ddce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ddd2:	d87f      	bhi.n	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800ddd4:	2b70      	cmp	r3, #112	@ 0x70
 800ddd6:	d01a      	beq.n	800de0e <HAL_TIM_ConfigClockSource+0xf6>
 800ddd8:	2b70      	cmp	r3, #112	@ 0x70
 800ddda:	d87b      	bhi.n	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800dddc:	2b60      	cmp	r3, #96	@ 0x60
 800ddde:	d050      	beq.n	800de82 <HAL_TIM_ConfigClockSource+0x16a>
 800dde0:	2b60      	cmp	r3, #96	@ 0x60
 800dde2:	d877      	bhi.n	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800dde4:	2b50      	cmp	r3, #80	@ 0x50
 800dde6:	d03c      	beq.n	800de62 <HAL_TIM_ConfigClockSource+0x14a>
 800dde8:	2b50      	cmp	r3, #80	@ 0x50
 800ddea:	d873      	bhi.n	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800ddec:	2b40      	cmp	r3, #64	@ 0x40
 800ddee:	d058      	beq.n	800dea2 <HAL_TIM_ConfigClockSource+0x18a>
 800ddf0:	2b40      	cmp	r3, #64	@ 0x40
 800ddf2:	d86f      	bhi.n	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800ddf4:	2b30      	cmp	r3, #48	@ 0x30
 800ddf6:	d064      	beq.n	800dec2 <HAL_TIM_ConfigClockSource+0x1aa>
 800ddf8:	2b30      	cmp	r3, #48	@ 0x30
 800ddfa:	d86b      	bhi.n	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800ddfc:	2b20      	cmp	r3, #32
 800ddfe:	d060      	beq.n	800dec2 <HAL_TIM_ConfigClockSource+0x1aa>
 800de00:	2b20      	cmp	r3, #32
 800de02:	d867      	bhi.n	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
 800de04:	2b00      	cmp	r3, #0
 800de06:	d05c      	beq.n	800dec2 <HAL_TIM_ConfigClockSource+0x1aa>
 800de08:	2b10      	cmp	r3, #16
 800de0a:	d05a      	beq.n	800dec2 <HAL_TIM_ConfigClockSource+0x1aa>
 800de0c:	e062      	b.n	800ded4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800de12:	683b      	ldr	r3, [r7, #0]
 800de14:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800de16:	683b      	ldr	r3, [r7, #0]
 800de18:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800de1e:	f000 f9c3 	bl	800e1a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	689b      	ldr	r3, [r3, #8]
 800de28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800de2a:	68bb      	ldr	r3, [r7, #8]
 800de2c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800de30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	68ba      	ldr	r2, [r7, #8]
 800de38:	609a      	str	r2, [r3, #8]
      break;
 800de3a:	e04f      	b.n	800dedc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800de44:	683b      	ldr	r3, [r7, #0]
 800de46:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800de4c:	f000 f9ac 	bl	800e1a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	689a      	ldr	r2, [r3, #8]
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800de5e:	609a      	str	r2, [r3, #8]
      break;
 800de60:	e03c      	b.n	800dedc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800de6e:	461a      	mov	r2, r3
 800de70:	f000 f91c 	bl	800e0ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	2150      	movs	r1, #80	@ 0x50
 800de7a:	4618      	mov	r0, r3
 800de7c:	f000 f976 	bl	800e16c <TIM_ITRx_SetConfig>
      break;
 800de80:	e02c      	b.n	800dedc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de86:	683b      	ldr	r3, [r7, #0]
 800de88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de8a:	683b      	ldr	r3, [r7, #0]
 800de8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800de8e:	461a      	mov	r2, r3
 800de90:	f000 f93b 	bl	800e10a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	2160      	movs	r1, #96	@ 0x60
 800de9a:	4618      	mov	r0, r3
 800de9c:	f000 f966 	bl	800e16c <TIM_ITRx_SetConfig>
      break;
 800dea0:	e01c      	b.n	800dedc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800deaa:	683b      	ldr	r3, [r7, #0]
 800deac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800deae:	461a      	mov	r2, r3
 800deb0:	f000 f8fc 	bl	800e0ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	2140      	movs	r1, #64	@ 0x40
 800deba:	4618      	mov	r0, r3
 800debc:	f000 f956 	bl	800e16c <TIM_ITRx_SetConfig>
      break;
 800dec0:	e00c      	b.n	800dedc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	681a      	ldr	r2, [r3, #0]
 800dec6:	683b      	ldr	r3, [r7, #0]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	4619      	mov	r1, r3
 800decc:	4610      	mov	r0, r2
 800dece:	f000 f94d 	bl	800e16c <TIM_ITRx_SetConfig>
      break;
 800ded2:	e003      	b.n	800dedc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800ded4:	2301      	movs	r3, #1
 800ded6:	73fb      	strb	r3, [r7, #15]
      break;
 800ded8:	e000      	b.n	800dedc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800deda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	2201      	movs	r2, #1
 800dee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	2200      	movs	r2, #0
 800dee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800deec:	7bfb      	ldrb	r3, [r7, #15]
}
 800deee:	4618      	mov	r0, r3
 800def0:	3710      	adds	r7, #16
 800def2:	46bd      	mov	sp, r7
 800def4:	bd80      	pop	{r7, pc}
 800def6:	bf00      	nop
 800def8:	ffceff88 	.word	0xffceff88
 800defc:	00100040 	.word	0x00100040
 800df00:	00100030 	.word	0x00100030
 800df04:	00100020 	.word	0x00100020

0800df08 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800df08:	b480      	push	{r7}
 800df0a:	b083      	sub	sp, #12
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800df10:	bf00      	nop
 800df12:	370c      	adds	r7, #12
 800df14:	46bd      	mov	sp, r7
 800df16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1a:	4770      	bx	lr

0800df1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800df1c:	b480      	push	{r7}
 800df1e:	b083      	sub	sp, #12
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800df24:	bf00      	nop
 800df26:	370c      	adds	r7, #12
 800df28:	46bd      	mov	sp, r7
 800df2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df2e:	4770      	bx	lr

0800df30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800df30:	b480      	push	{r7}
 800df32:	b083      	sub	sp, #12
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800df38:	bf00      	nop
 800df3a:	370c      	adds	r7, #12
 800df3c:	46bd      	mov	sp, r7
 800df3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df42:	4770      	bx	lr

0800df44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800df44:	b480      	push	{r7}
 800df46:	b083      	sub	sp, #12
 800df48:	af00      	add	r7, sp, #0
 800df4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800df4c:	bf00      	nop
 800df4e:	370c      	adds	r7, #12
 800df50:	46bd      	mov	sp, r7
 800df52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df56:	4770      	bx	lr

0800df58 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800df58:	b480      	push	{r7}
 800df5a:	b083      	sub	sp, #12
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800df60:	bf00      	nop
 800df62:	370c      	adds	r7, #12
 800df64:	46bd      	mov	sp, r7
 800df66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df6a:	4770      	bx	lr

0800df6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800df6c:	b480      	push	{r7}
 800df6e:	b085      	sub	sp, #20
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
 800df74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	4a43      	ldr	r2, [pc, #268]	@ (800e08c <TIM_Base_SetConfig+0x120>)
 800df80:	4293      	cmp	r3, r2
 800df82:	d013      	beq.n	800dfac <TIM_Base_SetConfig+0x40>
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df8a:	d00f      	beq.n	800dfac <TIM_Base_SetConfig+0x40>
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	4a40      	ldr	r2, [pc, #256]	@ (800e090 <TIM_Base_SetConfig+0x124>)
 800df90:	4293      	cmp	r3, r2
 800df92:	d00b      	beq.n	800dfac <TIM_Base_SetConfig+0x40>
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	4a3f      	ldr	r2, [pc, #252]	@ (800e094 <TIM_Base_SetConfig+0x128>)
 800df98:	4293      	cmp	r3, r2
 800df9a:	d007      	beq.n	800dfac <TIM_Base_SetConfig+0x40>
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	4a3e      	ldr	r2, [pc, #248]	@ (800e098 <TIM_Base_SetConfig+0x12c>)
 800dfa0:	4293      	cmp	r3, r2
 800dfa2:	d003      	beq.n	800dfac <TIM_Base_SetConfig+0x40>
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	4a3d      	ldr	r2, [pc, #244]	@ (800e09c <TIM_Base_SetConfig+0x130>)
 800dfa8:	4293      	cmp	r3, r2
 800dfaa:	d108      	bne.n	800dfbe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dfb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	685b      	ldr	r3, [r3, #4]
 800dfb8:	68fa      	ldr	r2, [r7, #12]
 800dfba:	4313      	orrs	r3, r2
 800dfbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	4a32      	ldr	r2, [pc, #200]	@ (800e08c <TIM_Base_SetConfig+0x120>)
 800dfc2:	4293      	cmp	r3, r2
 800dfc4:	d01f      	beq.n	800e006 <TIM_Base_SetConfig+0x9a>
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfcc:	d01b      	beq.n	800e006 <TIM_Base_SetConfig+0x9a>
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	4a2f      	ldr	r2, [pc, #188]	@ (800e090 <TIM_Base_SetConfig+0x124>)
 800dfd2:	4293      	cmp	r3, r2
 800dfd4:	d017      	beq.n	800e006 <TIM_Base_SetConfig+0x9a>
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	4a2e      	ldr	r2, [pc, #184]	@ (800e094 <TIM_Base_SetConfig+0x128>)
 800dfda:	4293      	cmp	r3, r2
 800dfdc:	d013      	beq.n	800e006 <TIM_Base_SetConfig+0x9a>
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	4a2d      	ldr	r2, [pc, #180]	@ (800e098 <TIM_Base_SetConfig+0x12c>)
 800dfe2:	4293      	cmp	r3, r2
 800dfe4:	d00f      	beq.n	800e006 <TIM_Base_SetConfig+0x9a>
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	4a2c      	ldr	r2, [pc, #176]	@ (800e09c <TIM_Base_SetConfig+0x130>)
 800dfea:	4293      	cmp	r3, r2
 800dfec:	d00b      	beq.n	800e006 <TIM_Base_SetConfig+0x9a>
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	4a2b      	ldr	r2, [pc, #172]	@ (800e0a0 <TIM_Base_SetConfig+0x134>)
 800dff2:	4293      	cmp	r3, r2
 800dff4:	d007      	beq.n	800e006 <TIM_Base_SetConfig+0x9a>
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	4a2a      	ldr	r2, [pc, #168]	@ (800e0a4 <TIM_Base_SetConfig+0x138>)
 800dffa:	4293      	cmp	r3, r2
 800dffc:	d003      	beq.n	800e006 <TIM_Base_SetConfig+0x9a>
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	4a29      	ldr	r2, [pc, #164]	@ (800e0a8 <TIM_Base_SetConfig+0x13c>)
 800e002:	4293      	cmp	r3, r2
 800e004:	d108      	bne.n	800e018 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e00c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	68db      	ldr	r3, [r3, #12]
 800e012:	68fa      	ldr	r2, [r7, #12]
 800e014:	4313      	orrs	r3, r2
 800e016:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e01e:	683b      	ldr	r3, [r7, #0]
 800e020:	695b      	ldr	r3, [r3, #20]
 800e022:	4313      	orrs	r3, r2
 800e024:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	689a      	ldr	r2, [r3, #8]
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e02e:	683b      	ldr	r3, [r7, #0]
 800e030:	681a      	ldr	r2, [r3, #0]
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	4a14      	ldr	r2, [pc, #80]	@ (800e08c <TIM_Base_SetConfig+0x120>)
 800e03a:	4293      	cmp	r3, r2
 800e03c:	d00f      	beq.n	800e05e <TIM_Base_SetConfig+0xf2>
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	4a16      	ldr	r2, [pc, #88]	@ (800e09c <TIM_Base_SetConfig+0x130>)
 800e042:	4293      	cmp	r3, r2
 800e044:	d00b      	beq.n	800e05e <TIM_Base_SetConfig+0xf2>
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	4a15      	ldr	r2, [pc, #84]	@ (800e0a0 <TIM_Base_SetConfig+0x134>)
 800e04a:	4293      	cmp	r3, r2
 800e04c:	d007      	beq.n	800e05e <TIM_Base_SetConfig+0xf2>
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	4a14      	ldr	r2, [pc, #80]	@ (800e0a4 <TIM_Base_SetConfig+0x138>)
 800e052:	4293      	cmp	r3, r2
 800e054:	d003      	beq.n	800e05e <TIM_Base_SetConfig+0xf2>
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	4a13      	ldr	r2, [pc, #76]	@ (800e0a8 <TIM_Base_SetConfig+0x13c>)
 800e05a:	4293      	cmp	r3, r2
 800e05c:	d103      	bne.n	800e066 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	691a      	ldr	r2, [r3, #16]
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	f043 0204 	orr.w	r2, r3, #4
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	2201      	movs	r2, #1
 800e076:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	68fa      	ldr	r2, [r7, #12]
 800e07c:	601a      	str	r2, [r3, #0]
}
 800e07e:	bf00      	nop
 800e080:	3714      	adds	r7, #20
 800e082:	46bd      	mov	sp, r7
 800e084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e088:	4770      	bx	lr
 800e08a:	bf00      	nop
 800e08c:	40010000 	.word	0x40010000
 800e090:	40000400 	.word	0x40000400
 800e094:	40000800 	.word	0x40000800
 800e098:	40000c00 	.word	0x40000c00
 800e09c:	40010400 	.word	0x40010400
 800e0a0:	40014000 	.word	0x40014000
 800e0a4:	40014400 	.word	0x40014400
 800e0a8:	40014800 	.word	0x40014800

0800e0ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e0ac:	b480      	push	{r7}
 800e0ae:	b087      	sub	sp, #28
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	60f8      	str	r0, [r7, #12]
 800e0b4:	60b9      	str	r1, [r7, #8]
 800e0b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	6a1b      	ldr	r3, [r3, #32]
 800e0bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	6a1b      	ldr	r3, [r3, #32]
 800e0c2:	f023 0201 	bic.w	r2, r3, #1
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	699b      	ldr	r3, [r3, #24]
 800e0ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e0d0:	693b      	ldr	r3, [r7, #16]
 800e0d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e0d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	011b      	lsls	r3, r3, #4
 800e0dc:	693a      	ldr	r2, [r7, #16]
 800e0de:	4313      	orrs	r3, r2
 800e0e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e0e2:	697b      	ldr	r3, [r7, #20]
 800e0e4:	f023 030a 	bic.w	r3, r3, #10
 800e0e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e0ea:	697a      	ldr	r2, [r7, #20]
 800e0ec:	68bb      	ldr	r3, [r7, #8]
 800e0ee:	4313      	orrs	r3, r2
 800e0f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	693a      	ldr	r2, [r7, #16]
 800e0f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	697a      	ldr	r2, [r7, #20]
 800e0fc:	621a      	str	r2, [r3, #32]
}
 800e0fe:	bf00      	nop
 800e100:	371c      	adds	r7, #28
 800e102:	46bd      	mov	sp, r7
 800e104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e108:	4770      	bx	lr

0800e10a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e10a:	b480      	push	{r7}
 800e10c:	b087      	sub	sp, #28
 800e10e:	af00      	add	r7, sp, #0
 800e110:	60f8      	str	r0, [r7, #12]
 800e112:	60b9      	str	r1, [r7, #8]
 800e114:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	6a1b      	ldr	r3, [r3, #32]
 800e11a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	6a1b      	ldr	r3, [r3, #32]
 800e120:	f023 0210 	bic.w	r2, r3, #16
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	699b      	ldr	r3, [r3, #24]
 800e12c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e12e:	693b      	ldr	r3, [r7, #16]
 800e130:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e134:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	031b      	lsls	r3, r3, #12
 800e13a:	693a      	ldr	r2, [r7, #16]
 800e13c:	4313      	orrs	r3, r2
 800e13e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e140:	697b      	ldr	r3, [r7, #20]
 800e142:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e146:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e148:	68bb      	ldr	r3, [r7, #8]
 800e14a:	011b      	lsls	r3, r3, #4
 800e14c:	697a      	ldr	r2, [r7, #20]
 800e14e:	4313      	orrs	r3, r2
 800e150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	693a      	ldr	r2, [r7, #16]
 800e156:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	697a      	ldr	r2, [r7, #20]
 800e15c:	621a      	str	r2, [r3, #32]
}
 800e15e:	bf00      	nop
 800e160:	371c      	adds	r7, #28
 800e162:	46bd      	mov	sp, r7
 800e164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e168:	4770      	bx	lr
	...

0800e16c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e16c:	b480      	push	{r7}
 800e16e:	b085      	sub	sp, #20
 800e170:	af00      	add	r7, sp, #0
 800e172:	6078      	str	r0, [r7, #4]
 800e174:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	689b      	ldr	r3, [r3, #8]
 800e17a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e17c:	68fa      	ldr	r2, [r7, #12]
 800e17e:	4b09      	ldr	r3, [pc, #36]	@ (800e1a4 <TIM_ITRx_SetConfig+0x38>)
 800e180:	4013      	ands	r3, r2
 800e182:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e184:	683a      	ldr	r2, [r7, #0]
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	4313      	orrs	r3, r2
 800e18a:	f043 0307 	orr.w	r3, r3, #7
 800e18e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	68fa      	ldr	r2, [r7, #12]
 800e194:	609a      	str	r2, [r3, #8]
}
 800e196:	bf00      	nop
 800e198:	3714      	adds	r7, #20
 800e19a:	46bd      	mov	sp, r7
 800e19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a0:	4770      	bx	lr
 800e1a2:	bf00      	nop
 800e1a4:	ffcfff8f 	.word	0xffcfff8f

0800e1a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e1a8:	b480      	push	{r7}
 800e1aa:	b087      	sub	sp, #28
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	60f8      	str	r0, [r7, #12]
 800e1b0:	60b9      	str	r1, [r7, #8]
 800e1b2:	607a      	str	r2, [r7, #4]
 800e1b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	689b      	ldr	r3, [r3, #8]
 800e1ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e1c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e1c4:	683b      	ldr	r3, [r7, #0]
 800e1c6:	021a      	lsls	r2, r3, #8
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	431a      	orrs	r2, r3
 800e1cc:	68bb      	ldr	r3, [r7, #8]
 800e1ce:	4313      	orrs	r3, r2
 800e1d0:	697a      	ldr	r2, [r7, #20]
 800e1d2:	4313      	orrs	r3, r2
 800e1d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	697a      	ldr	r2, [r7, #20]
 800e1da:	609a      	str	r2, [r3, #8]
}
 800e1dc:	bf00      	nop
 800e1de:	371c      	adds	r7, #28
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e6:	4770      	bx	lr

0800e1e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	b085      	sub	sp, #20
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
 800e1f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e1f8:	2b01      	cmp	r3, #1
 800e1fa:	d101      	bne.n	800e200 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e1fc:	2302      	movs	r3, #2
 800e1fe:	e06d      	b.n	800e2dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2201      	movs	r2, #1
 800e204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	2202      	movs	r2, #2
 800e20c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	685b      	ldr	r3, [r3, #4]
 800e216:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	689b      	ldr	r3, [r3, #8]
 800e21e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	4a30      	ldr	r2, [pc, #192]	@ (800e2e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e226:	4293      	cmp	r3, r2
 800e228:	d004      	beq.n	800e234 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	4a2f      	ldr	r2, [pc, #188]	@ (800e2ec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e230:	4293      	cmp	r3, r2
 800e232:	d108      	bne.n	800e246 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e23a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	685b      	ldr	r3, [r3, #4]
 800e240:	68fa      	ldr	r2, [r7, #12]
 800e242:	4313      	orrs	r3, r2
 800e244:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e24c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	68fa      	ldr	r2, [r7, #12]
 800e254:	4313      	orrs	r3, r2
 800e256:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	68fa      	ldr	r2, [r7, #12]
 800e25e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	4a20      	ldr	r2, [pc, #128]	@ (800e2e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e266:	4293      	cmp	r3, r2
 800e268:	d022      	beq.n	800e2b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e272:	d01d      	beq.n	800e2b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	4a1d      	ldr	r2, [pc, #116]	@ (800e2f0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e27a:	4293      	cmp	r3, r2
 800e27c:	d018      	beq.n	800e2b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	4a1c      	ldr	r2, [pc, #112]	@ (800e2f4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e284:	4293      	cmp	r3, r2
 800e286:	d013      	beq.n	800e2b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	4a1a      	ldr	r2, [pc, #104]	@ (800e2f8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e28e:	4293      	cmp	r3, r2
 800e290:	d00e      	beq.n	800e2b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	4a15      	ldr	r2, [pc, #84]	@ (800e2ec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e298:	4293      	cmp	r3, r2
 800e29a:	d009      	beq.n	800e2b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	4a16      	ldr	r2, [pc, #88]	@ (800e2fc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e2a2:	4293      	cmp	r3, r2
 800e2a4:	d004      	beq.n	800e2b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	4a15      	ldr	r2, [pc, #84]	@ (800e300 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e2ac:	4293      	cmp	r3, r2
 800e2ae:	d10c      	bne.n	800e2ca <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e2b0:	68bb      	ldr	r3, [r7, #8]
 800e2b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e2b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e2b8:	683b      	ldr	r3, [r7, #0]
 800e2ba:	689b      	ldr	r3, [r3, #8]
 800e2bc:	68ba      	ldr	r2, [r7, #8]
 800e2be:	4313      	orrs	r3, r2
 800e2c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	68ba      	ldr	r2, [r7, #8]
 800e2c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2201      	movs	r2, #1
 800e2ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e2da:	2300      	movs	r3, #0
}
 800e2dc:	4618      	mov	r0, r3
 800e2de:	3714      	adds	r7, #20
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e6:	4770      	bx	lr
 800e2e8:	40010000 	.word	0x40010000
 800e2ec:	40010400 	.word	0x40010400
 800e2f0:	40000400 	.word	0x40000400
 800e2f4:	40000800 	.word	0x40000800
 800e2f8:	40000c00 	.word	0x40000c00
 800e2fc:	40001800 	.word	0x40001800
 800e300:	40014000 	.word	0x40014000

0800e304 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e304:	b480      	push	{r7}
 800e306:	b083      	sub	sp, #12
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e30c:	bf00      	nop
 800e30e:	370c      	adds	r7, #12
 800e310:	46bd      	mov	sp, r7
 800e312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e316:	4770      	bx	lr

0800e318 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e318:	b480      	push	{r7}
 800e31a:	b083      	sub	sp, #12
 800e31c:	af00      	add	r7, sp, #0
 800e31e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e320:	bf00      	nop
 800e322:	370c      	adds	r7, #12
 800e324:	46bd      	mov	sp, r7
 800e326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e32a:	4770      	bx	lr

0800e32c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e32c:	b480      	push	{r7}
 800e32e:	b083      	sub	sp, #12
 800e330:	af00      	add	r7, sp, #0
 800e332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e334:	bf00      	nop
 800e336:	370c      	adds	r7, #12
 800e338:	46bd      	mov	sp, r7
 800e33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33e:	4770      	bx	lr

0800e340 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b082      	sub	sp, #8
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d101      	bne.n	800e352 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e34e:	2301      	movs	r3, #1
 800e350:	e042      	b.n	800e3d8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d106      	bne.n	800e36a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	2200      	movs	r2, #0
 800e360:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e364:	6878      	ldr	r0, [r7, #4]
 800e366:	f7f5 fc6b 	bl	8003c40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	2224      	movs	r2, #36	@ 0x24
 800e36e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	681a      	ldr	r2, [r3, #0]
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	f022 0201 	bic.w	r2, r2, #1
 800e380:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e386:	2b00      	cmp	r3, #0
 800e388:	d002      	beq.n	800e390 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e38a:	6878      	ldr	r0, [r7, #4]
 800e38c:	f001 fa1c 	bl	800f7c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e390:	6878      	ldr	r0, [r7, #4]
 800e392:	f000 fcb1 	bl	800ecf8 <UART_SetConfig>
 800e396:	4603      	mov	r3, r0
 800e398:	2b01      	cmp	r3, #1
 800e39a:	d101      	bne.n	800e3a0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e39c:	2301      	movs	r3, #1
 800e39e:	e01b      	b.n	800e3d8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	685a      	ldr	r2, [r3, #4]
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e3ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	689a      	ldr	r2, [r3, #8]
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e3be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	681a      	ldr	r2, [r3, #0]
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	f042 0201 	orr.w	r2, r2, #1
 800e3ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e3d0:	6878      	ldr	r0, [r7, #4]
 800e3d2:	f001 fa9b 	bl	800f90c <UART_CheckIdleState>
 800e3d6:	4603      	mov	r3, r0
}
 800e3d8:	4618      	mov	r0, r3
 800e3da:	3708      	adds	r7, #8
 800e3dc:	46bd      	mov	sp, r7
 800e3de:	bd80      	pop	{r7, pc}

0800e3e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e3e0:	b580      	push	{r7, lr}
 800e3e2:	b08a      	sub	sp, #40	@ 0x28
 800e3e4:	af02      	add	r7, sp, #8
 800e3e6:	60f8      	str	r0, [r7, #12]
 800e3e8:	60b9      	str	r1, [r7, #8]
 800e3ea:	603b      	str	r3, [r7, #0]
 800e3ec:	4613      	mov	r3, r2
 800e3ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3f6:	2b20      	cmp	r3, #32
 800e3f8:	d17b      	bne.n	800e4f2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800e3fa:	68bb      	ldr	r3, [r7, #8]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d002      	beq.n	800e406 <HAL_UART_Transmit+0x26>
 800e400:	88fb      	ldrh	r3, [r7, #6]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d101      	bne.n	800e40a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800e406:	2301      	movs	r3, #1
 800e408:	e074      	b.n	800e4f4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	2200      	movs	r2, #0
 800e40e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	2221      	movs	r2, #33	@ 0x21
 800e416:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e41a:	f7f5 fd99 	bl	8003f50 <HAL_GetTick>
 800e41e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	88fa      	ldrh	r2, [r7, #6]
 800e424:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	88fa      	ldrh	r2, [r7, #6]
 800e42c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	689b      	ldr	r3, [r3, #8]
 800e434:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e438:	d108      	bne.n	800e44c <HAL_UART_Transmit+0x6c>
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	691b      	ldr	r3, [r3, #16]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d104      	bne.n	800e44c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e442:	2300      	movs	r3, #0
 800e444:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e446:	68bb      	ldr	r3, [r7, #8]
 800e448:	61bb      	str	r3, [r7, #24]
 800e44a:	e003      	b.n	800e454 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e44c:	68bb      	ldr	r3, [r7, #8]
 800e44e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e450:	2300      	movs	r3, #0
 800e452:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e454:	e030      	b.n	800e4b8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e456:	683b      	ldr	r3, [r7, #0]
 800e458:	9300      	str	r3, [sp, #0]
 800e45a:	697b      	ldr	r3, [r7, #20]
 800e45c:	2200      	movs	r2, #0
 800e45e:	2180      	movs	r1, #128	@ 0x80
 800e460:	68f8      	ldr	r0, [r7, #12]
 800e462:	f001 fafd 	bl	800fa60 <UART_WaitOnFlagUntilTimeout>
 800e466:	4603      	mov	r3, r0
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d005      	beq.n	800e478 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	2220      	movs	r2, #32
 800e470:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800e474:	2303      	movs	r3, #3
 800e476:	e03d      	b.n	800e4f4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800e478:	69fb      	ldr	r3, [r7, #28]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d10b      	bne.n	800e496 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e47e:	69bb      	ldr	r3, [r7, #24]
 800e480:	881b      	ldrh	r3, [r3, #0]
 800e482:	461a      	mov	r2, r3
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e48c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800e48e:	69bb      	ldr	r3, [r7, #24]
 800e490:	3302      	adds	r3, #2
 800e492:	61bb      	str	r3, [r7, #24]
 800e494:	e007      	b.n	800e4a6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e496:	69fb      	ldr	r3, [r7, #28]
 800e498:	781a      	ldrb	r2, [r3, #0]
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800e4a0:	69fb      	ldr	r3, [r7, #28]
 800e4a2:	3301      	adds	r3, #1
 800e4a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e4ac:	b29b      	uxth	r3, r3
 800e4ae:	3b01      	subs	r3, #1
 800e4b0:	b29a      	uxth	r2, r3
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e4be:	b29b      	uxth	r3, r3
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d1c8      	bne.n	800e456 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	9300      	str	r3, [sp, #0]
 800e4c8:	697b      	ldr	r3, [r7, #20]
 800e4ca:	2200      	movs	r2, #0
 800e4cc:	2140      	movs	r1, #64	@ 0x40
 800e4ce:	68f8      	ldr	r0, [r7, #12]
 800e4d0:	f001 fac6 	bl	800fa60 <UART_WaitOnFlagUntilTimeout>
 800e4d4:	4603      	mov	r3, r0
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d005      	beq.n	800e4e6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	2220      	movs	r2, #32
 800e4de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800e4e2:	2303      	movs	r3, #3
 800e4e4:	e006      	b.n	800e4f4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	2220      	movs	r2, #32
 800e4ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	e000      	b.n	800e4f4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800e4f2:	2302      	movs	r3, #2
  }
}
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	3720      	adds	r7, #32
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	bd80      	pop	{r7, pc}

0800e4fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	b0ba      	sub	sp, #232	@ 0xe8
 800e500:	af00      	add	r7, sp, #0
 800e502:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	69db      	ldr	r3, [r3, #28]
 800e50a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	689b      	ldr	r3, [r3, #8]
 800e51e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e522:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e526:	f640 030f 	movw	r3, #2063	@ 0x80f
 800e52a:	4013      	ands	r3, r2
 800e52c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800e530:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e534:	2b00      	cmp	r3, #0
 800e536:	d11b      	bne.n	800e570 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e53c:	f003 0320 	and.w	r3, r3, #32
 800e540:	2b00      	cmp	r3, #0
 800e542:	d015      	beq.n	800e570 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e548:	f003 0320 	and.w	r3, r3, #32
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d105      	bne.n	800e55c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e550:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d009      	beq.n	800e570 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e560:	2b00      	cmp	r3, #0
 800e562:	f000 8393 	beq.w	800ec8c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e56a:	6878      	ldr	r0, [r7, #4]
 800e56c:	4798      	blx	r3
      }
      return;
 800e56e:	e38d      	b.n	800ec8c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e570:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e574:	2b00      	cmp	r3, #0
 800e576:	f000 8123 	beq.w	800e7c0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e57a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e57e:	4b8d      	ldr	r3, [pc, #564]	@ (800e7b4 <HAL_UART_IRQHandler+0x2b8>)
 800e580:	4013      	ands	r3, r2
 800e582:	2b00      	cmp	r3, #0
 800e584:	d106      	bne.n	800e594 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e586:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e58a:	4b8b      	ldr	r3, [pc, #556]	@ (800e7b8 <HAL_UART_IRQHandler+0x2bc>)
 800e58c:	4013      	ands	r3, r2
 800e58e:	2b00      	cmp	r3, #0
 800e590:	f000 8116 	beq.w	800e7c0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e598:	f003 0301 	and.w	r3, r3, #1
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d011      	beq.n	800e5c4 <HAL_UART_IRQHandler+0xc8>
 800e5a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e5a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d00b      	beq.n	800e5c4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	2201      	movs	r2, #1
 800e5b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e5ba:	f043 0201 	orr.w	r2, r3, #1
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e5c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5c8:	f003 0302 	and.w	r3, r3, #2
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d011      	beq.n	800e5f4 <HAL_UART_IRQHandler+0xf8>
 800e5d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e5d4:	f003 0301 	and.w	r3, r3, #1
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d00b      	beq.n	800e5f4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	2202      	movs	r2, #2
 800e5e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e5ea:	f043 0204 	orr.w	r2, r3, #4
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e5f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5f8:	f003 0304 	and.w	r3, r3, #4
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d011      	beq.n	800e624 <HAL_UART_IRQHandler+0x128>
 800e600:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e604:	f003 0301 	and.w	r3, r3, #1
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d00b      	beq.n	800e624 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	2204      	movs	r2, #4
 800e612:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e61a:	f043 0202 	orr.w	r2, r3, #2
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e628:	f003 0308 	and.w	r3, r3, #8
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d017      	beq.n	800e660 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e634:	f003 0320 	and.w	r3, r3, #32
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d105      	bne.n	800e648 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e63c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e640:	4b5c      	ldr	r3, [pc, #368]	@ (800e7b4 <HAL_UART_IRQHandler+0x2b8>)
 800e642:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e644:	2b00      	cmp	r3, #0
 800e646:	d00b      	beq.n	800e660 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	2208      	movs	r2, #8
 800e64e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e656:	f043 0208 	orr.w	r2, r3, #8
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e660:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e664:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d012      	beq.n	800e692 <HAL_UART_IRQHandler+0x196>
 800e66c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e670:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e674:	2b00      	cmp	r3, #0
 800e676:	d00c      	beq.n	800e692 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e680:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e688:	f043 0220 	orr.w	r2, r3, #32
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e698:	2b00      	cmp	r3, #0
 800e69a:	f000 82f9 	beq.w	800ec90 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e69e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e6a2:	f003 0320 	and.w	r3, r3, #32
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d013      	beq.n	800e6d2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e6aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e6ae:	f003 0320 	and.w	r3, r3, #32
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d105      	bne.n	800e6c2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e6b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e6ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d007      	beq.n	800e6d2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d003      	beq.n	800e6d2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e6ce:	6878      	ldr	r0, [r7, #4]
 800e6d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	689b      	ldr	r3, [r3, #8]
 800e6e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e6e6:	2b40      	cmp	r3, #64	@ 0x40
 800e6e8:	d005      	beq.n	800e6f6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e6ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e6ee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d054      	beq.n	800e7a0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e6f6:	6878      	ldr	r0, [r7, #4]
 800e6f8:	f001 fb08 	bl	800fd0c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	689b      	ldr	r3, [r3, #8]
 800e702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e706:	2b40      	cmp	r3, #64	@ 0x40
 800e708:	d146      	bne.n	800e798 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	3308      	adds	r3, #8
 800e710:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e714:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e718:	e853 3f00 	ldrex	r3, [r3]
 800e71c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e720:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e724:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e728:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	3308      	adds	r3, #8
 800e732:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e736:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e73a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e73e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e742:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e746:	e841 2300 	strex	r3, r2, [r1]
 800e74a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e74e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e752:	2b00      	cmp	r3, #0
 800e754:	d1d9      	bne.n	800e70a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d017      	beq.n	800e790 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e766:	4a15      	ldr	r2, [pc, #84]	@ (800e7bc <HAL_UART_IRQHandler+0x2c0>)
 800e768:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e770:	4618      	mov	r0, r3
 800e772:	f7f6 fe95 	bl	80054a0 <HAL_DMA_Abort_IT>
 800e776:	4603      	mov	r3, r0
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d019      	beq.n	800e7b0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e782:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e784:	687a      	ldr	r2, [r7, #4]
 800e786:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800e78a:	4610      	mov	r0, r2
 800e78c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e78e:	e00f      	b.n	800e7b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e790:	6878      	ldr	r0, [r7, #4]
 800e792:	f000 faa7 	bl	800ece4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e796:	e00b      	b.n	800e7b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e798:	6878      	ldr	r0, [r7, #4]
 800e79a:	f000 faa3 	bl	800ece4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e79e:	e007      	b.n	800e7b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e7a0:	6878      	ldr	r0, [r7, #4]
 800e7a2:	f000 fa9f 	bl	800ece4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800e7ae:	e26f      	b.n	800ec90 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7b0:	bf00      	nop
    return;
 800e7b2:	e26d      	b.n	800ec90 <HAL_UART_IRQHandler+0x794>
 800e7b4:	10000001 	.word	0x10000001
 800e7b8:	04000120 	.word	0x04000120
 800e7bc:	0800ffbf 	.word	0x0800ffbf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e7c4:	2b01      	cmp	r3, #1
 800e7c6:	f040 8203 	bne.w	800ebd0 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e7ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e7ce:	f003 0310 	and.w	r3, r3, #16
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	f000 81fc 	beq.w	800ebd0 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e7d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e7dc:	f003 0310 	and.w	r3, r3, #16
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	f000 81f5 	beq.w	800ebd0 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	2210      	movs	r2, #16
 800e7ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	689b      	ldr	r3, [r3, #8]
 800e7f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7f8:	2b40      	cmp	r3, #64	@ 0x40
 800e7fa:	f040 816d 	bne.w	800ead8 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	4aa4      	ldr	r2, [pc, #656]	@ (800ea98 <HAL_UART_IRQHandler+0x59c>)
 800e808:	4293      	cmp	r3, r2
 800e80a:	d068      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	4aa1      	ldr	r2, [pc, #644]	@ (800ea9c <HAL_UART_IRQHandler+0x5a0>)
 800e816:	4293      	cmp	r3, r2
 800e818:	d061      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	4a9f      	ldr	r2, [pc, #636]	@ (800eaa0 <HAL_UART_IRQHandler+0x5a4>)
 800e824:	4293      	cmp	r3, r2
 800e826:	d05a      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	4a9c      	ldr	r2, [pc, #624]	@ (800eaa4 <HAL_UART_IRQHandler+0x5a8>)
 800e832:	4293      	cmp	r3, r2
 800e834:	d053      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	4a9a      	ldr	r2, [pc, #616]	@ (800eaa8 <HAL_UART_IRQHandler+0x5ac>)
 800e840:	4293      	cmp	r3, r2
 800e842:	d04c      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	4a97      	ldr	r2, [pc, #604]	@ (800eaac <HAL_UART_IRQHandler+0x5b0>)
 800e84e:	4293      	cmp	r3, r2
 800e850:	d045      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	4a95      	ldr	r2, [pc, #596]	@ (800eab0 <HAL_UART_IRQHandler+0x5b4>)
 800e85c:	4293      	cmp	r3, r2
 800e85e:	d03e      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	4a92      	ldr	r2, [pc, #584]	@ (800eab4 <HAL_UART_IRQHandler+0x5b8>)
 800e86a:	4293      	cmp	r3, r2
 800e86c:	d037      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	4a90      	ldr	r2, [pc, #576]	@ (800eab8 <HAL_UART_IRQHandler+0x5bc>)
 800e878:	4293      	cmp	r3, r2
 800e87a:	d030      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	4a8d      	ldr	r2, [pc, #564]	@ (800eabc <HAL_UART_IRQHandler+0x5c0>)
 800e886:	4293      	cmp	r3, r2
 800e888:	d029      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	4a8b      	ldr	r2, [pc, #556]	@ (800eac0 <HAL_UART_IRQHandler+0x5c4>)
 800e894:	4293      	cmp	r3, r2
 800e896:	d022      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	4a88      	ldr	r2, [pc, #544]	@ (800eac4 <HAL_UART_IRQHandler+0x5c8>)
 800e8a2:	4293      	cmp	r3, r2
 800e8a4:	d01b      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	4a86      	ldr	r2, [pc, #536]	@ (800eac8 <HAL_UART_IRQHandler+0x5cc>)
 800e8b0:	4293      	cmp	r3, r2
 800e8b2:	d014      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	4a83      	ldr	r2, [pc, #524]	@ (800eacc <HAL_UART_IRQHandler+0x5d0>)
 800e8be:	4293      	cmp	r3, r2
 800e8c0:	d00d      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	4a81      	ldr	r2, [pc, #516]	@ (800ead0 <HAL_UART_IRQHandler+0x5d4>)
 800e8cc:	4293      	cmp	r3, r2
 800e8ce:	d006      	beq.n	800e8de <HAL_UART_IRQHandler+0x3e2>
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4a7e      	ldr	r2, [pc, #504]	@ (800ead4 <HAL_UART_IRQHandler+0x5d8>)
 800e8da:	4293      	cmp	r3, r2
 800e8dc:	d106      	bne.n	800e8ec <HAL_UART_IRQHandler+0x3f0>
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	685b      	ldr	r3, [r3, #4]
 800e8e8:	b29b      	uxth	r3, r3
 800e8ea:	e005      	b.n	800e8f8 <HAL_UART_IRQHandler+0x3fc>
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	685b      	ldr	r3, [r3, #4]
 800e8f6:	b29b      	uxth	r3, r3
 800e8f8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e8fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e900:	2b00      	cmp	r3, #0
 800e902:	f000 80ad 	beq.w	800ea60 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e90c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e910:	429a      	cmp	r2, r3
 800e912:	f080 80a5 	bcs.w	800ea60 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e91c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e926:	69db      	ldr	r3, [r3, #28]
 800e928:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e92c:	f000 8087 	beq.w	800ea3e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e938:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e93c:	e853 3f00 	ldrex	r3, [r3]
 800e940:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e944:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e948:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e94c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	461a      	mov	r2, r3
 800e956:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e95a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e95e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e962:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e966:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e96a:	e841 2300 	strex	r3, r2, [r1]
 800e96e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e972:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e976:	2b00      	cmp	r3, #0
 800e978:	d1da      	bne.n	800e930 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	3308      	adds	r3, #8
 800e980:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e982:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e984:	e853 3f00 	ldrex	r3, [r3]
 800e988:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e98a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e98c:	f023 0301 	bic.w	r3, r3, #1
 800e990:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	3308      	adds	r3, #8
 800e99a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e99e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e9a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e9a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e9aa:	e841 2300 	strex	r3, r2, [r1]
 800e9ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e9b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d1e1      	bne.n	800e97a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	3308      	adds	r3, #8
 800e9bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e9c0:	e853 3f00 	ldrex	r3, [r3]
 800e9c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e9c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e9c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e9cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	3308      	adds	r3, #8
 800e9d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e9da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e9dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e9e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e9e2:	e841 2300 	strex	r3, r2, [r1]
 800e9e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e9e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d1e3      	bne.n	800e9b6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2220      	movs	r2, #32
 800e9f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ea04:	e853 3f00 	ldrex	r3, [r3]
 800ea08:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ea0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea0c:	f023 0310 	bic.w	r3, r3, #16
 800ea10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	461a      	mov	r2, r3
 800ea1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ea20:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea22:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ea24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ea26:	e841 2300 	strex	r3, r2, [r1]
 800ea2a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ea2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d1e4      	bne.n	800e9fc <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea38:	4618      	mov	r0, r3
 800ea3a:	f7f6 fa13 	bl	8004e64 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	2202      	movs	r2, #2
 800ea42:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ea50:	b29b      	uxth	r3, r3
 800ea52:	1ad3      	subs	r3, r2, r3
 800ea54:	b29b      	uxth	r3, r3
 800ea56:	4619      	mov	r1, r3
 800ea58:	6878      	ldr	r0, [r7, #4]
 800ea5a:	f7f2 fb7f 	bl	800115c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ea5e:	e119      	b.n	800ec94 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ea66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ea6a:	429a      	cmp	r2, r3
 800ea6c:	f040 8112 	bne.w	800ec94 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea76:	69db      	ldr	r3, [r3, #28]
 800ea78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ea7c:	f040 810a 	bne.w	800ec94 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	2202      	movs	r2, #2
 800ea84:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ea8c:	4619      	mov	r1, r3
 800ea8e:	6878      	ldr	r0, [r7, #4]
 800ea90:	f7f2 fb64 	bl	800115c <HAL_UARTEx_RxEventCallback>
      return;
 800ea94:	e0fe      	b.n	800ec94 <HAL_UART_IRQHandler+0x798>
 800ea96:	bf00      	nop
 800ea98:	40020010 	.word	0x40020010
 800ea9c:	40020028 	.word	0x40020028
 800eaa0:	40020040 	.word	0x40020040
 800eaa4:	40020058 	.word	0x40020058
 800eaa8:	40020070 	.word	0x40020070
 800eaac:	40020088 	.word	0x40020088
 800eab0:	400200a0 	.word	0x400200a0
 800eab4:	400200b8 	.word	0x400200b8
 800eab8:	40020410 	.word	0x40020410
 800eabc:	40020428 	.word	0x40020428
 800eac0:	40020440 	.word	0x40020440
 800eac4:	40020458 	.word	0x40020458
 800eac8:	40020470 	.word	0x40020470
 800eacc:	40020488 	.word	0x40020488
 800ead0:	400204a0 	.word	0x400204a0
 800ead4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eae4:	b29b      	uxth	r3, r3
 800eae6:	1ad3      	subs	r3, r2, r3
 800eae8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eaf2:	b29b      	uxth	r3, r3
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	f000 80cf 	beq.w	800ec98 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800eafa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	f000 80ca 	beq.w	800ec98 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb0c:	e853 3f00 	ldrex	r3, [r3]
 800eb10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800eb12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eb18:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	461a      	mov	r2, r3
 800eb22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800eb26:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb28:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800eb2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eb2e:	e841 2300 	strex	r3, r2, [r1]
 800eb32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800eb34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d1e4      	bne.n	800eb04 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	3308      	adds	r3, #8
 800eb40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb44:	e853 3f00 	ldrex	r3, [r3]
 800eb48:	623b      	str	r3, [r7, #32]
   return(result);
 800eb4a:	6a3a      	ldr	r2, [r7, #32]
 800eb4c:	4b55      	ldr	r3, [pc, #340]	@ (800eca4 <HAL_UART_IRQHandler+0x7a8>)
 800eb4e:	4013      	ands	r3, r2
 800eb50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	3308      	adds	r3, #8
 800eb5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800eb5e:	633a      	str	r2, [r7, #48]	@ 0x30
 800eb60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eb64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb66:	e841 2300 	strex	r3, r2, [r1]
 800eb6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800eb6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d1e3      	bne.n	800eb3a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	2220      	movs	r2, #32
 800eb76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	2200      	movs	r2, #0
 800eb84:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb8c:	693b      	ldr	r3, [r7, #16]
 800eb8e:	e853 3f00 	ldrex	r3, [r3]
 800eb92:	60fb      	str	r3, [r7, #12]
   return(result);
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	f023 0310 	bic.w	r3, r3, #16
 800eb9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	461a      	mov	r2, r3
 800eba4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800eba8:	61fb      	str	r3, [r7, #28]
 800ebaa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebac:	69b9      	ldr	r1, [r7, #24]
 800ebae:	69fa      	ldr	r2, [r7, #28]
 800ebb0:	e841 2300 	strex	r3, r2, [r1]
 800ebb4:	617b      	str	r3, [r7, #20]
   return(result);
 800ebb6:	697b      	ldr	r3, [r7, #20]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d1e4      	bne.n	800eb86 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	2202      	movs	r2, #2
 800ebc0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ebc2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ebc6:	4619      	mov	r1, r3
 800ebc8:	6878      	ldr	r0, [r7, #4]
 800ebca:	f7f2 fac7 	bl	800115c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ebce:	e063      	b.n	800ec98 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ebd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ebd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d00e      	beq.n	800ebfa <HAL_UART_IRQHandler+0x6fe>
 800ebdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ebe0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d008      	beq.n	800ebfa <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ebf0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ebf2:	6878      	ldr	r0, [r7, #4]
 800ebf4:	f001 fa20 	bl	8010038 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ebf8:	e051      	b.n	800ec9e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ebfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ebfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d014      	beq.n	800ec30 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ec06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d105      	bne.n	800ec1e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ec12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ec16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d008      	beq.n	800ec30 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d03a      	beq.n	800ec9c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ec2a:	6878      	ldr	r0, [r7, #4]
 800ec2c:	4798      	blx	r3
    }
    return;
 800ec2e:	e035      	b.n	800ec9c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ec30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ec34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d009      	beq.n	800ec50 <HAL_UART_IRQHandler+0x754>
 800ec3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d003      	beq.n	800ec50 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800ec48:	6878      	ldr	r0, [r7, #4]
 800ec4a:	f001 f9ca 	bl	800ffe2 <UART_EndTransmit_IT>
    return;
 800ec4e:	e026      	b.n	800ec9e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ec50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ec54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d009      	beq.n	800ec70 <HAL_UART_IRQHandler+0x774>
 800ec5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec60:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d003      	beq.n	800ec70 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ec68:	6878      	ldr	r0, [r7, #4]
 800ec6a:	f001 f9f9 	bl	8010060 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ec6e:	e016      	b.n	800ec9e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ec70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ec74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d010      	beq.n	800ec9e <HAL_UART_IRQHandler+0x7a2>
 800ec7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	da0c      	bge.n	800ec9e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ec84:	6878      	ldr	r0, [r7, #4]
 800ec86:	f001 f9e1 	bl	801004c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ec8a:	e008      	b.n	800ec9e <HAL_UART_IRQHandler+0x7a2>
      return;
 800ec8c:	bf00      	nop
 800ec8e:	e006      	b.n	800ec9e <HAL_UART_IRQHandler+0x7a2>
    return;
 800ec90:	bf00      	nop
 800ec92:	e004      	b.n	800ec9e <HAL_UART_IRQHandler+0x7a2>
      return;
 800ec94:	bf00      	nop
 800ec96:	e002      	b.n	800ec9e <HAL_UART_IRQHandler+0x7a2>
      return;
 800ec98:	bf00      	nop
 800ec9a:	e000      	b.n	800ec9e <HAL_UART_IRQHandler+0x7a2>
    return;
 800ec9c:	bf00      	nop
  }
}
 800ec9e:	37e8      	adds	r7, #232	@ 0xe8
 800eca0:	46bd      	mov	sp, r7
 800eca2:	bd80      	pop	{r7, pc}
 800eca4:	effffffe 	.word	0xeffffffe

0800eca8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800eca8:	b480      	push	{r7}
 800ecaa:	b083      	sub	sp, #12
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ecb0:	bf00      	nop
 800ecb2:	370c      	adds	r7, #12
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecba:	4770      	bx	lr

0800ecbc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ecbc:	b480      	push	{r7}
 800ecbe:	b083      	sub	sp, #12
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ecc4:	bf00      	nop
 800ecc6:	370c      	adds	r7, #12
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecce:	4770      	bx	lr

0800ecd0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ecd0:	b480      	push	{r7}
 800ecd2:	b083      	sub	sp, #12
 800ecd4:	af00      	add	r7, sp, #0
 800ecd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ecd8:	bf00      	nop
 800ecda:	370c      	adds	r7, #12
 800ecdc:	46bd      	mov	sp, r7
 800ecde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece2:	4770      	bx	lr

0800ece4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ece4:	b480      	push	{r7}
 800ece6:	b083      	sub	sp, #12
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ecec:	bf00      	nop
 800ecee:	370c      	adds	r7, #12
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecf6:	4770      	bx	lr

0800ecf8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ecf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ecfc:	b092      	sub	sp, #72	@ 0x48
 800ecfe:	af00      	add	r7, sp, #0
 800ed00:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ed02:	2300      	movs	r3, #0
 800ed04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ed08:	697b      	ldr	r3, [r7, #20]
 800ed0a:	689a      	ldr	r2, [r3, #8]
 800ed0c:	697b      	ldr	r3, [r7, #20]
 800ed0e:	691b      	ldr	r3, [r3, #16]
 800ed10:	431a      	orrs	r2, r3
 800ed12:	697b      	ldr	r3, [r7, #20]
 800ed14:	695b      	ldr	r3, [r3, #20]
 800ed16:	431a      	orrs	r2, r3
 800ed18:	697b      	ldr	r3, [r7, #20]
 800ed1a:	69db      	ldr	r3, [r3, #28]
 800ed1c:	4313      	orrs	r3, r2
 800ed1e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ed20:	697b      	ldr	r3, [r7, #20]
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	681a      	ldr	r2, [r3, #0]
 800ed26:	4bbe      	ldr	r3, [pc, #760]	@ (800f020 <UART_SetConfig+0x328>)
 800ed28:	4013      	ands	r3, r2
 800ed2a:	697a      	ldr	r2, [r7, #20]
 800ed2c:	6812      	ldr	r2, [r2, #0]
 800ed2e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ed30:	430b      	orrs	r3, r1
 800ed32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ed34:	697b      	ldr	r3, [r7, #20]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	685b      	ldr	r3, [r3, #4]
 800ed3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ed3e:	697b      	ldr	r3, [r7, #20]
 800ed40:	68da      	ldr	r2, [r3, #12]
 800ed42:	697b      	ldr	r3, [r7, #20]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	430a      	orrs	r2, r1
 800ed48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ed4a:	697b      	ldr	r3, [r7, #20]
 800ed4c:	699b      	ldr	r3, [r3, #24]
 800ed4e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ed50:	697b      	ldr	r3, [r7, #20]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	4ab3      	ldr	r2, [pc, #716]	@ (800f024 <UART_SetConfig+0x32c>)
 800ed56:	4293      	cmp	r3, r2
 800ed58:	d004      	beq.n	800ed64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ed5a:	697b      	ldr	r3, [r7, #20]
 800ed5c:	6a1b      	ldr	r3, [r3, #32]
 800ed5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ed60:	4313      	orrs	r3, r2
 800ed62:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ed64:	697b      	ldr	r3, [r7, #20]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	689a      	ldr	r2, [r3, #8]
 800ed6a:	4baf      	ldr	r3, [pc, #700]	@ (800f028 <UART_SetConfig+0x330>)
 800ed6c:	4013      	ands	r3, r2
 800ed6e:	697a      	ldr	r2, [r7, #20]
 800ed70:	6812      	ldr	r2, [r2, #0]
 800ed72:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ed74:	430b      	orrs	r3, r1
 800ed76:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ed78:	697b      	ldr	r3, [r7, #20]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed7e:	f023 010f 	bic.w	r1, r3, #15
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ed86:	697b      	ldr	r3, [r7, #20]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	430a      	orrs	r2, r1
 800ed8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ed8e:	697b      	ldr	r3, [r7, #20]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	4aa6      	ldr	r2, [pc, #664]	@ (800f02c <UART_SetConfig+0x334>)
 800ed94:	4293      	cmp	r3, r2
 800ed96:	d177      	bne.n	800ee88 <UART_SetConfig+0x190>
 800ed98:	4ba5      	ldr	r3, [pc, #660]	@ (800f030 <UART_SetConfig+0x338>)
 800ed9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed9c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800eda0:	2b28      	cmp	r3, #40	@ 0x28
 800eda2:	d86d      	bhi.n	800ee80 <UART_SetConfig+0x188>
 800eda4:	a201      	add	r2, pc, #4	@ (adr r2, 800edac <UART_SetConfig+0xb4>)
 800eda6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edaa:	bf00      	nop
 800edac:	0800ee51 	.word	0x0800ee51
 800edb0:	0800ee81 	.word	0x0800ee81
 800edb4:	0800ee81 	.word	0x0800ee81
 800edb8:	0800ee81 	.word	0x0800ee81
 800edbc:	0800ee81 	.word	0x0800ee81
 800edc0:	0800ee81 	.word	0x0800ee81
 800edc4:	0800ee81 	.word	0x0800ee81
 800edc8:	0800ee81 	.word	0x0800ee81
 800edcc:	0800ee59 	.word	0x0800ee59
 800edd0:	0800ee81 	.word	0x0800ee81
 800edd4:	0800ee81 	.word	0x0800ee81
 800edd8:	0800ee81 	.word	0x0800ee81
 800eddc:	0800ee81 	.word	0x0800ee81
 800ede0:	0800ee81 	.word	0x0800ee81
 800ede4:	0800ee81 	.word	0x0800ee81
 800ede8:	0800ee81 	.word	0x0800ee81
 800edec:	0800ee61 	.word	0x0800ee61
 800edf0:	0800ee81 	.word	0x0800ee81
 800edf4:	0800ee81 	.word	0x0800ee81
 800edf8:	0800ee81 	.word	0x0800ee81
 800edfc:	0800ee81 	.word	0x0800ee81
 800ee00:	0800ee81 	.word	0x0800ee81
 800ee04:	0800ee81 	.word	0x0800ee81
 800ee08:	0800ee81 	.word	0x0800ee81
 800ee0c:	0800ee69 	.word	0x0800ee69
 800ee10:	0800ee81 	.word	0x0800ee81
 800ee14:	0800ee81 	.word	0x0800ee81
 800ee18:	0800ee81 	.word	0x0800ee81
 800ee1c:	0800ee81 	.word	0x0800ee81
 800ee20:	0800ee81 	.word	0x0800ee81
 800ee24:	0800ee81 	.word	0x0800ee81
 800ee28:	0800ee81 	.word	0x0800ee81
 800ee2c:	0800ee71 	.word	0x0800ee71
 800ee30:	0800ee81 	.word	0x0800ee81
 800ee34:	0800ee81 	.word	0x0800ee81
 800ee38:	0800ee81 	.word	0x0800ee81
 800ee3c:	0800ee81 	.word	0x0800ee81
 800ee40:	0800ee81 	.word	0x0800ee81
 800ee44:	0800ee81 	.word	0x0800ee81
 800ee48:	0800ee81 	.word	0x0800ee81
 800ee4c:	0800ee79 	.word	0x0800ee79
 800ee50:	2301      	movs	r3, #1
 800ee52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee56:	e222      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ee58:	2304      	movs	r3, #4
 800ee5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee5e:	e21e      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ee60:	2308      	movs	r3, #8
 800ee62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee66:	e21a      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ee68:	2310      	movs	r3, #16
 800ee6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee6e:	e216      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ee70:	2320      	movs	r3, #32
 800ee72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee76:	e212      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ee78:	2340      	movs	r3, #64	@ 0x40
 800ee7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee7e:	e20e      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ee80:	2380      	movs	r3, #128	@ 0x80
 800ee82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee86:	e20a      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ee88:	697b      	ldr	r3, [r7, #20]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	4a69      	ldr	r2, [pc, #420]	@ (800f034 <UART_SetConfig+0x33c>)
 800ee8e:	4293      	cmp	r3, r2
 800ee90:	d130      	bne.n	800eef4 <UART_SetConfig+0x1fc>
 800ee92:	4b67      	ldr	r3, [pc, #412]	@ (800f030 <UART_SetConfig+0x338>)
 800ee94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ee96:	f003 0307 	and.w	r3, r3, #7
 800ee9a:	2b05      	cmp	r3, #5
 800ee9c:	d826      	bhi.n	800eeec <UART_SetConfig+0x1f4>
 800ee9e:	a201      	add	r2, pc, #4	@ (adr r2, 800eea4 <UART_SetConfig+0x1ac>)
 800eea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eea4:	0800eebd 	.word	0x0800eebd
 800eea8:	0800eec5 	.word	0x0800eec5
 800eeac:	0800eecd 	.word	0x0800eecd
 800eeb0:	0800eed5 	.word	0x0800eed5
 800eeb4:	0800eedd 	.word	0x0800eedd
 800eeb8:	0800eee5 	.word	0x0800eee5
 800eebc:	2300      	movs	r3, #0
 800eebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eec2:	e1ec      	b.n	800f29e <UART_SetConfig+0x5a6>
 800eec4:	2304      	movs	r3, #4
 800eec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eeca:	e1e8      	b.n	800f29e <UART_SetConfig+0x5a6>
 800eecc:	2308      	movs	r3, #8
 800eece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eed2:	e1e4      	b.n	800f29e <UART_SetConfig+0x5a6>
 800eed4:	2310      	movs	r3, #16
 800eed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eeda:	e1e0      	b.n	800f29e <UART_SetConfig+0x5a6>
 800eedc:	2320      	movs	r3, #32
 800eede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eee2:	e1dc      	b.n	800f29e <UART_SetConfig+0x5a6>
 800eee4:	2340      	movs	r3, #64	@ 0x40
 800eee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eeea:	e1d8      	b.n	800f29e <UART_SetConfig+0x5a6>
 800eeec:	2380      	movs	r3, #128	@ 0x80
 800eeee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eef2:	e1d4      	b.n	800f29e <UART_SetConfig+0x5a6>
 800eef4:	697b      	ldr	r3, [r7, #20]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	4a4f      	ldr	r2, [pc, #316]	@ (800f038 <UART_SetConfig+0x340>)
 800eefa:	4293      	cmp	r3, r2
 800eefc:	d130      	bne.n	800ef60 <UART_SetConfig+0x268>
 800eefe:	4b4c      	ldr	r3, [pc, #304]	@ (800f030 <UART_SetConfig+0x338>)
 800ef00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef02:	f003 0307 	and.w	r3, r3, #7
 800ef06:	2b05      	cmp	r3, #5
 800ef08:	d826      	bhi.n	800ef58 <UART_SetConfig+0x260>
 800ef0a:	a201      	add	r2, pc, #4	@ (adr r2, 800ef10 <UART_SetConfig+0x218>)
 800ef0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef10:	0800ef29 	.word	0x0800ef29
 800ef14:	0800ef31 	.word	0x0800ef31
 800ef18:	0800ef39 	.word	0x0800ef39
 800ef1c:	0800ef41 	.word	0x0800ef41
 800ef20:	0800ef49 	.word	0x0800ef49
 800ef24:	0800ef51 	.word	0x0800ef51
 800ef28:	2300      	movs	r3, #0
 800ef2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef2e:	e1b6      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ef30:	2304      	movs	r3, #4
 800ef32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef36:	e1b2      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ef38:	2308      	movs	r3, #8
 800ef3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef3e:	e1ae      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ef40:	2310      	movs	r3, #16
 800ef42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef46:	e1aa      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ef48:	2320      	movs	r3, #32
 800ef4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef4e:	e1a6      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ef50:	2340      	movs	r3, #64	@ 0x40
 800ef52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef56:	e1a2      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ef58:	2380      	movs	r3, #128	@ 0x80
 800ef5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef5e:	e19e      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ef60:	697b      	ldr	r3, [r7, #20]
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	4a35      	ldr	r2, [pc, #212]	@ (800f03c <UART_SetConfig+0x344>)
 800ef66:	4293      	cmp	r3, r2
 800ef68:	d130      	bne.n	800efcc <UART_SetConfig+0x2d4>
 800ef6a:	4b31      	ldr	r3, [pc, #196]	@ (800f030 <UART_SetConfig+0x338>)
 800ef6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef6e:	f003 0307 	and.w	r3, r3, #7
 800ef72:	2b05      	cmp	r3, #5
 800ef74:	d826      	bhi.n	800efc4 <UART_SetConfig+0x2cc>
 800ef76:	a201      	add	r2, pc, #4	@ (adr r2, 800ef7c <UART_SetConfig+0x284>)
 800ef78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef7c:	0800ef95 	.word	0x0800ef95
 800ef80:	0800ef9d 	.word	0x0800ef9d
 800ef84:	0800efa5 	.word	0x0800efa5
 800ef88:	0800efad 	.word	0x0800efad
 800ef8c:	0800efb5 	.word	0x0800efb5
 800ef90:	0800efbd 	.word	0x0800efbd
 800ef94:	2300      	movs	r3, #0
 800ef96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef9a:	e180      	b.n	800f29e <UART_SetConfig+0x5a6>
 800ef9c:	2304      	movs	r3, #4
 800ef9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efa2:	e17c      	b.n	800f29e <UART_SetConfig+0x5a6>
 800efa4:	2308      	movs	r3, #8
 800efa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efaa:	e178      	b.n	800f29e <UART_SetConfig+0x5a6>
 800efac:	2310      	movs	r3, #16
 800efae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efb2:	e174      	b.n	800f29e <UART_SetConfig+0x5a6>
 800efb4:	2320      	movs	r3, #32
 800efb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efba:	e170      	b.n	800f29e <UART_SetConfig+0x5a6>
 800efbc:	2340      	movs	r3, #64	@ 0x40
 800efbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efc2:	e16c      	b.n	800f29e <UART_SetConfig+0x5a6>
 800efc4:	2380      	movs	r3, #128	@ 0x80
 800efc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efca:	e168      	b.n	800f29e <UART_SetConfig+0x5a6>
 800efcc:	697b      	ldr	r3, [r7, #20]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	4a1b      	ldr	r2, [pc, #108]	@ (800f040 <UART_SetConfig+0x348>)
 800efd2:	4293      	cmp	r3, r2
 800efd4:	d142      	bne.n	800f05c <UART_SetConfig+0x364>
 800efd6:	4b16      	ldr	r3, [pc, #88]	@ (800f030 <UART_SetConfig+0x338>)
 800efd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efda:	f003 0307 	and.w	r3, r3, #7
 800efde:	2b05      	cmp	r3, #5
 800efe0:	d838      	bhi.n	800f054 <UART_SetConfig+0x35c>
 800efe2:	a201      	add	r2, pc, #4	@ (adr r2, 800efe8 <UART_SetConfig+0x2f0>)
 800efe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efe8:	0800f001 	.word	0x0800f001
 800efec:	0800f009 	.word	0x0800f009
 800eff0:	0800f011 	.word	0x0800f011
 800eff4:	0800f019 	.word	0x0800f019
 800eff8:	0800f045 	.word	0x0800f045
 800effc:	0800f04d 	.word	0x0800f04d
 800f000:	2300      	movs	r3, #0
 800f002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f006:	e14a      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f008:	2304      	movs	r3, #4
 800f00a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f00e:	e146      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f010:	2308      	movs	r3, #8
 800f012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f016:	e142      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f018:	2310      	movs	r3, #16
 800f01a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f01e:	e13e      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f020:	cfff69f3 	.word	0xcfff69f3
 800f024:	58000c00 	.word	0x58000c00
 800f028:	11fff4ff 	.word	0x11fff4ff
 800f02c:	40011000 	.word	0x40011000
 800f030:	58024400 	.word	0x58024400
 800f034:	40004400 	.word	0x40004400
 800f038:	40004800 	.word	0x40004800
 800f03c:	40004c00 	.word	0x40004c00
 800f040:	40005000 	.word	0x40005000
 800f044:	2320      	movs	r3, #32
 800f046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f04a:	e128      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f04c:	2340      	movs	r3, #64	@ 0x40
 800f04e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f052:	e124      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f054:	2380      	movs	r3, #128	@ 0x80
 800f056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f05a:	e120      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f05c:	697b      	ldr	r3, [r7, #20]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	4acb      	ldr	r2, [pc, #812]	@ (800f390 <UART_SetConfig+0x698>)
 800f062:	4293      	cmp	r3, r2
 800f064:	d176      	bne.n	800f154 <UART_SetConfig+0x45c>
 800f066:	4bcb      	ldr	r3, [pc, #812]	@ (800f394 <UART_SetConfig+0x69c>)
 800f068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f06a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f06e:	2b28      	cmp	r3, #40	@ 0x28
 800f070:	d86c      	bhi.n	800f14c <UART_SetConfig+0x454>
 800f072:	a201      	add	r2, pc, #4	@ (adr r2, 800f078 <UART_SetConfig+0x380>)
 800f074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f078:	0800f11d 	.word	0x0800f11d
 800f07c:	0800f14d 	.word	0x0800f14d
 800f080:	0800f14d 	.word	0x0800f14d
 800f084:	0800f14d 	.word	0x0800f14d
 800f088:	0800f14d 	.word	0x0800f14d
 800f08c:	0800f14d 	.word	0x0800f14d
 800f090:	0800f14d 	.word	0x0800f14d
 800f094:	0800f14d 	.word	0x0800f14d
 800f098:	0800f125 	.word	0x0800f125
 800f09c:	0800f14d 	.word	0x0800f14d
 800f0a0:	0800f14d 	.word	0x0800f14d
 800f0a4:	0800f14d 	.word	0x0800f14d
 800f0a8:	0800f14d 	.word	0x0800f14d
 800f0ac:	0800f14d 	.word	0x0800f14d
 800f0b0:	0800f14d 	.word	0x0800f14d
 800f0b4:	0800f14d 	.word	0x0800f14d
 800f0b8:	0800f12d 	.word	0x0800f12d
 800f0bc:	0800f14d 	.word	0x0800f14d
 800f0c0:	0800f14d 	.word	0x0800f14d
 800f0c4:	0800f14d 	.word	0x0800f14d
 800f0c8:	0800f14d 	.word	0x0800f14d
 800f0cc:	0800f14d 	.word	0x0800f14d
 800f0d0:	0800f14d 	.word	0x0800f14d
 800f0d4:	0800f14d 	.word	0x0800f14d
 800f0d8:	0800f135 	.word	0x0800f135
 800f0dc:	0800f14d 	.word	0x0800f14d
 800f0e0:	0800f14d 	.word	0x0800f14d
 800f0e4:	0800f14d 	.word	0x0800f14d
 800f0e8:	0800f14d 	.word	0x0800f14d
 800f0ec:	0800f14d 	.word	0x0800f14d
 800f0f0:	0800f14d 	.word	0x0800f14d
 800f0f4:	0800f14d 	.word	0x0800f14d
 800f0f8:	0800f13d 	.word	0x0800f13d
 800f0fc:	0800f14d 	.word	0x0800f14d
 800f100:	0800f14d 	.word	0x0800f14d
 800f104:	0800f14d 	.word	0x0800f14d
 800f108:	0800f14d 	.word	0x0800f14d
 800f10c:	0800f14d 	.word	0x0800f14d
 800f110:	0800f14d 	.word	0x0800f14d
 800f114:	0800f14d 	.word	0x0800f14d
 800f118:	0800f145 	.word	0x0800f145
 800f11c:	2301      	movs	r3, #1
 800f11e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f122:	e0bc      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f124:	2304      	movs	r3, #4
 800f126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f12a:	e0b8      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f12c:	2308      	movs	r3, #8
 800f12e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f132:	e0b4      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f134:	2310      	movs	r3, #16
 800f136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f13a:	e0b0      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f13c:	2320      	movs	r3, #32
 800f13e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f142:	e0ac      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f144:	2340      	movs	r3, #64	@ 0x40
 800f146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f14a:	e0a8      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f14c:	2380      	movs	r3, #128	@ 0x80
 800f14e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f152:	e0a4      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f154:	697b      	ldr	r3, [r7, #20]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	4a8f      	ldr	r2, [pc, #572]	@ (800f398 <UART_SetConfig+0x6a0>)
 800f15a:	4293      	cmp	r3, r2
 800f15c:	d130      	bne.n	800f1c0 <UART_SetConfig+0x4c8>
 800f15e:	4b8d      	ldr	r3, [pc, #564]	@ (800f394 <UART_SetConfig+0x69c>)
 800f160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f162:	f003 0307 	and.w	r3, r3, #7
 800f166:	2b05      	cmp	r3, #5
 800f168:	d826      	bhi.n	800f1b8 <UART_SetConfig+0x4c0>
 800f16a:	a201      	add	r2, pc, #4	@ (adr r2, 800f170 <UART_SetConfig+0x478>)
 800f16c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f170:	0800f189 	.word	0x0800f189
 800f174:	0800f191 	.word	0x0800f191
 800f178:	0800f199 	.word	0x0800f199
 800f17c:	0800f1a1 	.word	0x0800f1a1
 800f180:	0800f1a9 	.word	0x0800f1a9
 800f184:	0800f1b1 	.word	0x0800f1b1
 800f188:	2300      	movs	r3, #0
 800f18a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f18e:	e086      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f190:	2304      	movs	r3, #4
 800f192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f196:	e082      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f198:	2308      	movs	r3, #8
 800f19a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f19e:	e07e      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f1a0:	2310      	movs	r3, #16
 800f1a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1a6:	e07a      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f1a8:	2320      	movs	r3, #32
 800f1aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1ae:	e076      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f1b0:	2340      	movs	r3, #64	@ 0x40
 800f1b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1b6:	e072      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f1b8:	2380      	movs	r3, #128	@ 0x80
 800f1ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1be:	e06e      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f1c0:	697b      	ldr	r3, [r7, #20]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	4a75      	ldr	r2, [pc, #468]	@ (800f39c <UART_SetConfig+0x6a4>)
 800f1c6:	4293      	cmp	r3, r2
 800f1c8:	d130      	bne.n	800f22c <UART_SetConfig+0x534>
 800f1ca:	4b72      	ldr	r3, [pc, #456]	@ (800f394 <UART_SetConfig+0x69c>)
 800f1cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f1ce:	f003 0307 	and.w	r3, r3, #7
 800f1d2:	2b05      	cmp	r3, #5
 800f1d4:	d826      	bhi.n	800f224 <UART_SetConfig+0x52c>
 800f1d6:	a201      	add	r2, pc, #4	@ (adr r2, 800f1dc <UART_SetConfig+0x4e4>)
 800f1d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1dc:	0800f1f5 	.word	0x0800f1f5
 800f1e0:	0800f1fd 	.word	0x0800f1fd
 800f1e4:	0800f205 	.word	0x0800f205
 800f1e8:	0800f20d 	.word	0x0800f20d
 800f1ec:	0800f215 	.word	0x0800f215
 800f1f0:	0800f21d 	.word	0x0800f21d
 800f1f4:	2300      	movs	r3, #0
 800f1f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1fa:	e050      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f1fc:	2304      	movs	r3, #4
 800f1fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f202:	e04c      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f204:	2308      	movs	r3, #8
 800f206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f20a:	e048      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f20c:	2310      	movs	r3, #16
 800f20e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f212:	e044      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f214:	2320      	movs	r3, #32
 800f216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f21a:	e040      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f21c:	2340      	movs	r3, #64	@ 0x40
 800f21e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f222:	e03c      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f224:	2380      	movs	r3, #128	@ 0x80
 800f226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f22a:	e038      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f22c:	697b      	ldr	r3, [r7, #20]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	4a5b      	ldr	r2, [pc, #364]	@ (800f3a0 <UART_SetConfig+0x6a8>)
 800f232:	4293      	cmp	r3, r2
 800f234:	d130      	bne.n	800f298 <UART_SetConfig+0x5a0>
 800f236:	4b57      	ldr	r3, [pc, #348]	@ (800f394 <UART_SetConfig+0x69c>)
 800f238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f23a:	f003 0307 	and.w	r3, r3, #7
 800f23e:	2b05      	cmp	r3, #5
 800f240:	d826      	bhi.n	800f290 <UART_SetConfig+0x598>
 800f242:	a201      	add	r2, pc, #4	@ (adr r2, 800f248 <UART_SetConfig+0x550>)
 800f244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f248:	0800f261 	.word	0x0800f261
 800f24c:	0800f269 	.word	0x0800f269
 800f250:	0800f271 	.word	0x0800f271
 800f254:	0800f279 	.word	0x0800f279
 800f258:	0800f281 	.word	0x0800f281
 800f25c:	0800f289 	.word	0x0800f289
 800f260:	2302      	movs	r3, #2
 800f262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f266:	e01a      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f268:	2304      	movs	r3, #4
 800f26a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f26e:	e016      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f270:	2308      	movs	r3, #8
 800f272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f276:	e012      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f278:	2310      	movs	r3, #16
 800f27a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f27e:	e00e      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f280:	2320      	movs	r3, #32
 800f282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f286:	e00a      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f288:	2340      	movs	r3, #64	@ 0x40
 800f28a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f28e:	e006      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f290:	2380      	movs	r3, #128	@ 0x80
 800f292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f296:	e002      	b.n	800f29e <UART_SetConfig+0x5a6>
 800f298:	2380      	movs	r3, #128	@ 0x80
 800f29a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f29e:	697b      	ldr	r3, [r7, #20]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	4a3f      	ldr	r2, [pc, #252]	@ (800f3a0 <UART_SetConfig+0x6a8>)
 800f2a4:	4293      	cmp	r3, r2
 800f2a6:	f040 80f8 	bne.w	800f49a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f2aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f2ae:	2b20      	cmp	r3, #32
 800f2b0:	dc46      	bgt.n	800f340 <UART_SetConfig+0x648>
 800f2b2:	2b02      	cmp	r3, #2
 800f2b4:	f2c0 8082 	blt.w	800f3bc <UART_SetConfig+0x6c4>
 800f2b8:	3b02      	subs	r3, #2
 800f2ba:	2b1e      	cmp	r3, #30
 800f2bc:	d87e      	bhi.n	800f3bc <UART_SetConfig+0x6c4>
 800f2be:	a201      	add	r2, pc, #4	@ (adr r2, 800f2c4 <UART_SetConfig+0x5cc>)
 800f2c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2c4:	0800f347 	.word	0x0800f347
 800f2c8:	0800f3bd 	.word	0x0800f3bd
 800f2cc:	0800f34f 	.word	0x0800f34f
 800f2d0:	0800f3bd 	.word	0x0800f3bd
 800f2d4:	0800f3bd 	.word	0x0800f3bd
 800f2d8:	0800f3bd 	.word	0x0800f3bd
 800f2dc:	0800f35f 	.word	0x0800f35f
 800f2e0:	0800f3bd 	.word	0x0800f3bd
 800f2e4:	0800f3bd 	.word	0x0800f3bd
 800f2e8:	0800f3bd 	.word	0x0800f3bd
 800f2ec:	0800f3bd 	.word	0x0800f3bd
 800f2f0:	0800f3bd 	.word	0x0800f3bd
 800f2f4:	0800f3bd 	.word	0x0800f3bd
 800f2f8:	0800f3bd 	.word	0x0800f3bd
 800f2fc:	0800f36f 	.word	0x0800f36f
 800f300:	0800f3bd 	.word	0x0800f3bd
 800f304:	0800f3bd 	.word	0x0800f3bd
 800f308:	0800f3bd 	.word	0x0800f3bd
 800f30c:	0800f3bd 	.word	0x0800f3bd
 800f310:	0800f3bd 	.word	0x0800f3bd
 800f314:	0800f3bd 	.word	0x0800f3bd
 800f318:	0800f3bd 	.word	0x0800f3bd
 800f31c:	0800f3bd 	.word	0x0800f3bd
 800f320:	0800f3bd 	.word	0x0800f3bd
 800f324:	0800f3bd 	.word	0x0800f3bd
 800f328:	0800f3bd 	.word	0x0800f3bd
 800f32c:	0800f3bd 	.word	0x0800f3bd
 800f330:	0800f3bd 	.word	0x0800f3bd
 800f334:	0800f3bd 	.word	0x0800f3bd
 800f338:	0800f3bd 	.word	0x0800f3bd
 800f33c:	0800f3af 	.word	0x0800f3af
 800f340:	2b40      	cmp	r3, #64	@ 0x40
 800f342:	d037      	beq.n	800f3b4 <UART_SetConfig+0x6bc>
 800f344:	e03a      	b.n	800f3bc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800f346:	f7fd f9e1 	bl	800c70c <HAL_RCCEx_GetD3PCLK1Freq>
 800f34a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f34c:	e03c      	b.n	800f3c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f34e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f352:	4618      	mov	r0, r3
 800f354:	f7fd f9f0 	bl	800c738 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f35a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f35c:	e034      	b.n	800f3c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f35e:	f107 0318 	add.w	r3, r7, #24
 800f362:	4618      	mov	r0, r3
 800f364:	f7fd fb3c 	bl	800c9e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f368:	69fb      	ldr	r3, [r7, #28]
 800f36a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f36c:	e02c      	b.n	800f3c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f36e:	4b09      	ldr	r3, [pc, #36]	@ (800f394 <UART_SetConfig+0x69c>)
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	f003 0320 	and.w	r3, r3, #32
 800f376:	2b00      	cmp	r3, #0
 800f378:	d016      	beq.n	800f3a8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f37a:	4b06      	ldr	r3, [pc, #24]	@ (800f394 <UART_SetConfig+0x69c>)
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	08db      	lsrs	r3, r3, #3
 800f380:	f003 0303 	and.w	r3, r3, #3
 800f384:	4a07      	ldr	r2, [pc, #28]	@ (800f3a4 <UART_SetConfig+0x6ac>)
 800f386:	fa22 f303 	lsr.w	r3, r2, r3
 800f38a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f38c:	e01c      	b.n	800f3c8 <UART_SetConfig+0x6d0>
 800f38e:	bf00      	nop
 800f390:	40011400 	.word	0x40011400
 800f394:	58024400 	.word	0x58024400
 800f398:	40007800 	.word	0x40007800
 800f39c:	40007c00 	.word	0x40007c00
 800f3a0:	58000c00 	.word	0x58000c00
 800f3a4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800f3a8:	4b9d      	ldr	r3, [pc, #628]	@ (800f620 <UART_SetConfig+0x928>)
 800f3aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f3ac:	e00c      	b.n	800f3c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f3ae:	4b9d      	ldr	r3, [pc, #628]	@ (800f624 <UART_SetConfig+0x92c>)
 800f3b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f3b2:	e009      	b.n	800f3c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f3b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f3b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f3ba:	e005      	b.n	800f3c8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800f3bc:	2300      	movs	r3, #0
 800f3be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f3c0:	2301      	movs	r3, #1
 800f3c2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f3c6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f3c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	f000 81de 	beq.w	800f78c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f3d0:	697b      	ldr	r3, [r7, #20]
 800f3d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3d4:	4a94      	ldr	r2, [pc, #592]	@ (800f628 <UART_SetConfig+0x930>)
 800f3d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f3da:	461a      	mov	r2, r3
 800f3dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3de:	fbb3 f3f2 	udiv	r3, r3, r2
 800f3e2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f3e4:	697b      	ldr	r3, [r7, #20]
 800f3e6:	685a      	ldr	r2, [r3, #4]
 800f3e8:	4613      	mov	r3, r2
 800f3ea:	005b      	lsls	r3, r3, #1
 800f3ec:	4413      	add	r3, r2
 800f3ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f3f0:	429a      	cmp	r2, r3
 800f3f2:	d305      	bcc.n	800f400 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f3f4:	697b      	ldr	r3, [r7, #20]
 800f3f6:	685b      	ldr	r3, [r3, #4]
 800f3f8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f3fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f3fc:	429a      	cmp	r2, r3
 800f3fe:	d903      	bls.n	800f408 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800f400:	2301      	movs	r3, #1
 800f402:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f406:	e1c1      	b.n	800f78c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f408:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f40a:	2200      	movs	r2, #0
 800f40c:	60bb      	str	r3, [r7, #8]
 800f40e:	60fa      	str	r2, [r7, #12]
 800f410:	697b      	ldr	r3, [r7, #20]
 800f412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f414:	4a84      	ldr	r2, [pc, #528]	@ (800f628 <UART_SetConfig+0x930>)
 800f416:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f41a:	b29b      	uxth	r3, r3
 800f41c:	2200      	movs	r2, #0
 800f41e:	603b      	str	r3, [r7, #0]
 800f420:	607a      	str	r2, [r7, #4]
 800f422:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f426:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f42a:	f7f0 ffb1 	bl	8000390 <__aeabi_uldivmod>
 800f42e:	4602      	mov	r2, r0
 800f430:	460b      	mov	r3, r1
 800f432:	4610      	mov	r0, r2
 800f434:	4619      	mov	r1, r3
 800f436:	f04f 0200 	mov.w	r2, #0
 800f43a:	f04f 0300 	mov.w	r3, #0
 800f43e:	020b      	lsls	r3, r1, #8
 800f440:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f444:	0202      	lsls	r2, r0, #8
 800f446:	6979      	ldr	r1, [r7, #20]
 800f448:	6849      	ldr	r1, [r1, #4]
 800f44a:	0849      	lsrs	r1, r1, #1
 800f44c:	2000      	movs	r0, #0
 800f44e:	460c      	mov	r4, r1
 800f450:	4605      	mov	r5, r0
 800f452:	eb12 0804 	adds.w	r8, r2, r4
 800f456:	eb43 0905 	adc.w	r9, r3, r5
 800f45a:	697b      	ldr	r3, [r7, #20]
 800f45c:	685b      	ldr	r3, [r3, #4]
 800f45e:	2200      	movs	r2, #0
 800f460:	469a      	mov	sl, r3
 800f462:	4693      	mov	fp, r2
 800f464:	4652      	mov	r2, sl
 800f466:	465b      	mov	r3, fp
 800f468:	4640      	mov	r0, r8
 800f46a:	4649      	mov	r1, r9
 800f46c:	f7f0 ff90 	bl	8000390 <__aeabi_uldivmod>
 800f470:	4602      	mov	r2, r0
 800f472:	460b      	mov	r3, r1
 800f474:	4613      	mov	r3, r2
 800f476:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f47a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f47e:	d308      	bcc.n	800f492 <UART_SetConfig+0x79a>
 800f480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f482:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f486:	d204      	bcs.n	800f492 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800f488:	697b      	ldr	r3, [r7, #20]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f48e:	60da      	str	r2, [r3, #12]
 800f490:	e17c      	b.n	800f78c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800f492:	2301      	movs	r3, #1
 800f494:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f498:	e178      	b.n	800f78c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f49a:	697b      	ldr	r3, [r7, #20]
 800f49c:	69db      	ldr	r3, [r3, #28]
 800f49e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f4a2:	f040 80c5 	bne.w	800f630 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800f4a6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f4aa:	2b20      	cmp	r3, #32
 800f4ac:	dc48      	bgt.n	800f540 <UART_SetConfig+0x848>
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	db7b      	blt.n	800f5aa <UART_SetConfig+0x8b2>
 800f4b2:	2b20      	cmp	r3, #32
 800f4b4:	d879      	bhi.n	800f5aa <UART_SetConfig+0x8b2>
 800f4b6:	a201      	add	r2, pc, #4	@ (adr r2, 800f4bc <UART_SetConfig+0x7c4>)
 800f4b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4bc:	0800f547 	.word	0x0800f547
 800f4c0:	0800f54f 	.word	0x0800f54f
 800f4c4:	0800f5ab 	.word	0x0800f5ab
 800f4c8:	0800f5ab 	.word	0x0800f5ab
 800f4cc:	0800f557 	.word	0x0800f557
 800f4d0:	0800f5ab 	.word	0x0800f5ab
 800f4d4:	0800f5ab 	.word	0x0800f5ab
 800f4d8:	0800f5ab 	.word	0x0800f5ab
 800f4dc:	0800f567 	.word	0x0800f567
 800f4e0:	0800f5ab 	.word	0x0800f5ab
 800f4e4:	0800f5ab 	.word	0x0800f5ab
 800f4e8:	0800f5ab 	.word	0x0800f5ab
 800f4ec:	0800f5ab 	.word	0x0800f5ab
 800f4f0:	0800f5ab 	.word	0x0800f5ab
 800f4f4:	0800f5ab 	.word	0x0800f5ab
 800f4f8:	0800f5ab 	.word	0x0800f5ab
 800f4fc:	0800f577 	.word	0x0800f577
 800f500:	0800f5ab 	.word	0x0800f5ab
 800f504:	0800f5ab 	.word	0x0800f5ab
 800f508:	0800f5ab 	.word	0x0800f5ab
 800f50c:	0800f5ab 	.word	0x0800f5ab
 800f510:	0800f5ab 	.word	0x0800f5ab
 800f514:	0800f5ab 	.word	0x0800f5ab
 800f518:	0800f5ab 	.word	0x0800f5ab
 800f51c:	0800f5ab 	.word	0x0800f5ab
 800f520:	0800f5ab 	.word	0x0800f5ab
 800f524:	0800f5ab 	.word	0x0800f5ab
 800f528:	0800f5ab 	.word	0x0800f5ab
 800f52c:	0800f5ab 	.word	0x0800f5ab
 800f530:	0800f5ab 	.word	0x0800f5ab
 800f534:	0800f5ab 	.word	0x0800f5ab
 800f538:	0800f5ab 	.word	0x0800f5ab
 800f53c:	0800f59d 	.word	0x0800f59d
 800f540:	2b40      	cmp	r3, #64	@ 0x40
 800f542:	d02e      	beq.n	800f5a2 <UART_SetConfig+0x8aa>
 800f544:	e031      	b.n	800f5aa <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f546:	f7fb feab 	bl	800b2a0 <HAL_RCC_GetPCLK1Freq>
 800f54a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f54c:	e033      	b.n	800f5b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f54e:	f7fb febd 	bl	800b2cc <HAL_RCC_GetPCLK2Freq>
 800f552:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f554:	e02f      	b.n	800f5b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f556:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f55a:	4618      	mov	r0, r3
 800f55c:	f7fd f8ec 	bl	800c738 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f564:	e027      	b.n	800f5b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f566:	f107 0318 	add.w	r3, r7, #24
 800f56a:	4618      	mov	r0, r3
 800f56c:	f7fd fa38 	bl	800c9e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f570:	69fb      	ldr	r3, [r7, #28]
 800f572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f574:	e01f      	b.n	800f5b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f576:	4b2d      	ldr	r3, [pc, #180]	@ (800f62c <UART_SetConfig+0x934>)
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	f003 0320 	and.w	r3, r3, #32
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d009      	beq.n	800f596 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f582:	4b2a      	ldr	r3, [pc, #168]	@ (800f62c <UART_SetConfig+0x934>)
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	08db      	lsrs	r3, r3, #3
 800f588:	f003 0303 	and.w	r3, r3, #3
 800f58c:	4a24      	ldr	r2, [pc, #144]	@ (800f620 <UART_SetConfig+0x928>)
 800f58e:	fa22 f303 	lsr.w	r3, r2, r3
 800f592:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f594:	e00f      	b.n	800f5b6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f596:	4b22      	ldr	r3, [pc, #136]	@ (800f620 <UART_SetConfig+0x928>)
 800f598:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f59a:	e00c      	b.n	800f5b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f59c:	4b21      	ldr	r3, [pc, #132]	@ (800f624 <UART_SetConfig+0x92c>)
 800f59e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f5a0:	e009      	b.n	800f5b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f5a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f5a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f5a8:	e005      	b.n	800f5b6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f5ae:	2301      	movs	r3, #1
 800f5b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f5b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f5b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	f000 80e7 	beq.w	800f78c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f5be:	697b      	ldr	r3, [r7, #20]
 800f5c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5c2:	4a19      	ldr	r2, [pc, #100]	@ (800f628 <UART_SetConfig+0x930>)
 800f5c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f5c8:	461a      	mov	r2, r3
 800f5ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5cc:	fbb3 f3f2 	udiv	r3, r3, r2
 800f5d0:	005a      	lsls	r2, r3, #1
 800f5d2:	697b      	ldr	r3, [r7, #20]
 800f5d4:	685b      	ldr	r3, [r3, #4]
 800f5d6:	085b      	lsrs	r3, r3, #1
 800f5d8:	441a      	add	r2, r3
 800f5da:	697b      	ldr	r3, [r7, #20]
 800f5dc:	685b      	ldr	r3, [r3, #4]
 800f5de:	fbb2 f3f3 	udiv	r3, r2, r3
 800f5e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f5e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5e6:	2b0f      	cmp	r3, #15
 800f5e8:	d916      	bls.n	800f618 <UART_SetConfig+0x920>
 800f5ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f5f0:	d212      	bcs.n	800f618 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f5f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5f4:	b29b      	uxth	r3, r3
 800f5f6:	f023 030f 	bic.w	r3, r3, #15
 800f5fa:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f5fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5fe:	085b      	lsrs	r3, r3, #1
 800f600:	b29b      	uxth	r3, r3
 800f602:	f003 0307 	and.w	r3, r3, #7
 800f606:	b29a      	uxth	r2, r3
 800f608:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f60a:	4313      	orrs	r3, r2
 800f60c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800f60e:	697b      	ldr	r3, [r7, #20]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f614:	60da      	str	r2, [r3, #12]
 800f616:	e0b9      	b.n	800f78c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f618:	2301      	movs	r3, #1
 800f61a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f61e:	e0b5      	b.n	800f78c <UART_SetConfig+0xa94>
 800f620:	03d09000 	.word	0x03d09000
 800f624:	003d0900 	.word	0x003d0900
 800f628:	08015bdc 	.word	0x08015bdc
 800f62c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800f630:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f634:	2b20      	cmp	r3, #32
 800f636:	dc49      	bgt.n	800f6cc <UART_SetConfig+0x9d4>
 800f638:	2b00      	cmp	r3, #0
 800f63a:	db7c      	blt.n	800f736 <UART_SetConfig+0xa3e>
 800f63c:	2b20      	cmp	r3, #32
 800f63e:	d87a      	bhi.n	800f736 <UART_SetConfig+0xa3e>
 800f640:	a201      	add	r2, pc, #4	@ (adr r2, 800f648 <UART_SetConfig+0x950>)
 800f642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f646:	bf00      	nop
 800f648:	0800f6d3 	.word	0x0800f6d3
 800f64c:	0800f6db 	.word	0x0800f6db
 800f650:	0800f737 	.word	0x0800f737
 800f654:	0800f737 	.word	0x0800f737
 800f658:	0800f6e3 	.word	0x0800f6e3
 800f65c:	0800f737 	.word	0x0800f737
 800f660:	0800f737 	.word	0x0800f737
 800f664:	0800f737 	.word	0x0800f737
 800f668:	0800f6f3 	.word	0x0800f6f3
 800f66c:	0800f737 	.word	0x0800f737
 800f670:	0800f737 	.word	0x0800f737
 800f674:	0800f737 	.word	0x0800f737
 800f678:	0800f737 	.word	0x0800f737
 800f67c:	0800f737 	.word	0x0800f737
 800f680:	0800f737 	.word	0x0800f737
 800f684:	0800f737 	.word	0x0800f737
 800f688:	0800f703 	.word	0x0800f703
 800f68c:	0800f737 	.word	0x0800f737
 800f690:	0800f737 	.word	0x0800f737
 800f694:	0800f737 	.word	0x0800f737
 800f698:	0800f737 	.word	0x0800f737
 800f69c:	0800f737 	.word	0x0800f737
 800f6a0:	0800f737 	.word	0x0800f737
 800f6a4:	0800f737 	.word	0x0800f737
 800f6a8:	0800f737 	.word	0x0800f737
 800f6ac:	0800f737 	.word	0x0800f737
 800f6b0:	0800f737 	.word	0x0800f737
 800f6b4:	0800f737 	.word	0x0800f737
 800f6b8:	0800f737 	.word	0x0800f737
 800f6bc:	0800f737 	.word	0x0800f737
 800f6c0:	0800f737 	.word	0x0800f737
 800f6c4:	0800f737 	.word	0x0800f737
 800f6c8:	0800f729 	.word	0x0800f729
 800f6cc:	2b40      	cmp	r3, #64	@ 0x40
 800f6ce:	d02e      	beq.n	800f72e <UART_SetConfig+0xa36>
 800f6d0:	e031      	b.n	800f736 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f6d2:	f7fb fde5 	bl	800b2a0 <HAL_RCC_GetPCLK1Freq>
 800f6d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f6d8:	e033      	b.n	800f742 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f6da:	f7fb fdf7 	bl	800b2cc <HAL_RCC_GetPCLK2Freq>
 800f6de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f6e0:	e02f      	b.n	800f742 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f6e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f6e6:	4618      	mov	r0, r3
 800f6e8:	f7fd f826 	bl	800c738 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f6ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6f0:	e027      	b.n	800f742 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f6f2:	f107 0318 	add.w	r3, r7, #24
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	f7fd f972 	bl	800c9e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f6fc:	69fb      	ldr	r3, [r7, #28]
 800f6fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f700:	e01f      	b.n	800f742 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f702:	4b2d      	ldr	r3, [pc, #180]	@ (800f7b8 <UART_SetConfig+0xac0>)
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	f003 0320 	and.w	r3, r3, #32
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d009      	beq.n	800f722 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f70e:	4b2a      	ldr	r3, [pc, #168]	@ (800f7b8 <UART_SetConfig+0xac0>)
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	08db      	lsrs	r3, r3, #3
 800f714:	f003 0303 	and.w	r3, r3, #3
 800f718:	4a28      	ldr	r2, [pc, #160]	@ (800f7bc <UART_SetConfig+0xac4>)
 800f71a:	fa22 f303 	lsr.w	r3, r2, r3
 800f71e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f720:	e00f      	b.n	800f742 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800f722:	4b26      	ldr	r3, [pc, #152]	@ (800f7bc <UART_SetConfig+0xac4>)
 800f724:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f726:	e00c      	b.n	800f742 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f728:	4b25      	ldr	r3, [pc, #148]	@ (800f7c0 <UART_SetConfig+0xac8>)
 800f72a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f72c:	e009      	b.n	800f742 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f72e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f734:	e005      	b.n	800f742 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800f736:	2300      	movs	r3, #0
 800f738:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f73a:	2301      	movs	r3, #1
 800f73c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f740:	bf00      	nop
    }

    if (pclk != 0U)
 800f742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f744:	2b00      	cmp	r3, #0
 800f746:	d021      	beq.n	800f78c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f748:	697b      	ldr	r3, [r7, #20]
 800f74a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f74c:	4a1d      	ldr	r2, [pc, #116]	@ (800f7c4 <UART_SetConfig+0xacc>)
 800f74e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f752:	461a      	mov	r2, r3
 800f754:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f756:	fbb3 f2f2 	udiv	r2, r3, r2
 800f75a:	697b      	ldr	r3, [r7, #20]
 800f75c:	685b      	ldr	r3, [r3, #4]
 800f75e:	085b      	lsrs	r3, r3, #1
 800f760:	441a      	add	r2, r3
 800f762:	697b      	ldr	r3, [r7, #20]
 800f764:	685b      	ldr	r3, [r3, #4]
 800f766:	fbb2 f3f3 	udiv	r3, r2, r3
 800f76a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f76e:	2b0f      	cmp	r3, #15
 800f770:	d909      	bls.n	800f786 <UART_SetConfig+0xa8e>
 800f772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f778:	d205      	bcs.n	800f786 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f77a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f77c:	b29a      	uxth	r2, r3
 800f77e:	697b      	ldr	r3, [r7, #20]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	60da      	str	r2, [r3, #12]
 800f784:	e002      	b.n	800f78c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f786:	2301      	movs	r3, #1
 800f788:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f78c:	697b      	ldr	r3, [r7, #20]
 800f78e:	2201      	movs	r2, #1
 800f790:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f794:	697b      	ldr	r3, [r7, #20]
 800f796:	2201      	movs	r2, #1
 800f798:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f79c:	697b      	ldr	r3, [r7, #20]
 800f79e:	2200      	movs	r2, #0
 800f7a0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f7a2:	697b      	ldr	r3, [r7, #20]
 800f7a4:	2200      	movs	r2, #0
 800f7a6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f7a8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	3748      	adds	r7, #72	@ 0x48
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f7b6:	bf00      	nop
 800f7b8:	58024400 	.word	0x58024400
 800f7bc:	03d09000 	.word	0x03d09000
 800f7c0:	003d0900 	.word	0x003d0900
 800f7c4:	08015bdc 	.word	0x08015bdc

0800f7c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f7c8:	b480      	push	{r7}
 800f7ca:	b083      	sub	sp, #12
 800f7cc:	af00      	add	r7, sp, #0
 800f7ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7d4:	f003 0308 	and.w	r3, r3, #8
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d00a      	beq.n	800f7f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	685b      	ldr	r3, [r3, #4]
 800f7e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	430a      	orrs	r2, r1
 800f7f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7f6:	f003 0301 	and.w	r3, r3, #1
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d00a      	beq.n	800f814 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	685b      	ldr	r3, [r3, #4]
 800f804:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	430a      	orrs	r2, r1
 800f812:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f818:	f003 0302 	and.w	r3, r3, #2
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d00a      	beq.n	800f836 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	685b      	ldr	r3, [r3, #4]
 800f826:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	681b      	ldr	r3, [r3, #0]
 800f832:	430a      	orrs	r2, r1
 800f834:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f83a:	f003 0304 	and.w	r3, r3, #4
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d00a      	beq.n	800f858 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	685b      	ldr	r3, [r3, #4]
 800f848:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	430a      	orrs	r2, r1
 800f856:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f85c:	f003 0310 	and.w	r3, r3, #16
 800f860:	2b00      	cmp	r3, #0
 800f862:	d00a      	beq.n	800f87a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	689b      	ldr	r3, [r3, #8]
 800f86a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	430a      	orrs	r2, r1
 800f878:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f87e:	f003 0320 	and.w	r3, r3, #32
 800f882:	2b00      	cmp	r3, #0
 800f884:	d00a      	beq.n	800f89c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	689b      	ldr	r3, [r3, #8]
 800f88c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	430a      	orrs	r2, r1
 800f89a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d01a      	beq.n	800f8de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	685b      	ldr	r3, [r3, #4]
 800f8ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	430a      	orrs	r2, r1
 800f8bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f8c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f8c6:	d10a      	bne.n	800f8de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	685b      	ldr	r3, [r3, #4]
 800f8ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	430a      	orrs	r2, r1
 800f8dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d00a      	beq.n	800f900 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	685b      	ldr	r3, [r3, #4]
 800f8f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	430a      	orrs	r2, r1
 800f8fe:	605a      	str	r2, [r3, #4]
  }
}
 800f900:	bf00      	nop
 800f902:	370c      	adds	r7, #12
 800f904:	46bd      	mov	sp, r7
 800f906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90a:	4770      	bx	lr

0800f90c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f90c:	b580      	push	{r7, lr}
 800f90e:	b098      	sub	sp, #96	@ 0x60
 800f910:	af02      	add	r7, sp, #8
 800f912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	2200      	movs	r2, #0
 800f918:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f91c:	f7f4 fb18 	bl	8003f50 <HAL_GetTick>
 800f920:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	f003 0308 	and.w	r3, r3, #8
 800f92c:	2b08      	cmp	r3, #8
 800f92e:	d12f      	bne.n	800f990 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f930:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f934:	9300      	str	r3, [sp, #0]
 800f936:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f938:	2200      	movs	r2, #0
 800f93a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f93e:	6878      	ldr	r0, [r7, #4]
 800f940:	f000 f88e 	bl	800fa60 <UART_WaitOnFlagUntilTimeout>
 800f944:	4603      	mov	r3, r0
 800f946:	2b00      	cmp	r3, #0
 800f948:	d022      	beq.n	800f990 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f952:	e853 3f00 	ldrex	r3, [r3]
 800f956:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f95a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f95e:	653b      	str	r3, [r7, #80]	@ 0x50
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	461a      	mov	r2, r3
 800f966:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f968:	647b      	str	r3, [r7, #68]	@ 0x44
 800f96a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f96c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f96e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f970:	e841 2300 	strex	r3, r2, [r1]
 800f974:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d1e6      	bne.n	800f94a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	2220      	movs	r2, #32
 800f980:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	2200      	movs	r2, #0
 800f988:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f98c:	2303      	movs	r3, #3
 800f98e:	e063      	b.n	800fa58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	f003 0304 	and.w	r3, r3, #4
 800f99a:	2b04      	cmp	r3, #4
 800f99c:	d149      	bne.n	800fa32 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f99e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f9a2:	9300      	str	r3, [sp, #0]
 800f9a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f9a6:	2200      	movs	r2, #0
 800f9a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f9ac:	6878      	ldr	r0, [r7, #4]
 800f9ae:	f000 f857 	bl	800fa60 <UART_WaitOnFlagUntilTimeout>
 800f9b2:	4603      	mov	r3, r0
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d03c      	beq.n	800fa32 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9c0:	e853 3f00 	ldrex	r3, [r3]
 800f9c4:	623b      	str	r3, [r7, #32]
   return(result);
 800f9c6:	6a3b      	ldr	r3, [r7, #32]
 800f9c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f9cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	461a      	mov	r2, r3
 800f9d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f9d6:	633b      	str	r3, [r7, #48]	@ 0x30
 800f9d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f9dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f9de:	e841 2300 	strex	r3, r2, [r1]
 800f9e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f9e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d1e6      	bne.n	800f9b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	3308      	adds	r3, #8
 800f9f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9f2:	693b      	ldr	r3, [r7, #16]
 800f9f4:	e853 3f00 	ldrex	r3, [r3]
 800f9f8:	60fb      	str	r3, [r7, #12]
   return(result);
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	f023 0301 	bic.w	r3, r3, #1
 800fa00:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	3308      	adds	r3, #8
 800fa08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fa0a:	61fa      	str	r2, [r7, #28]
 800fa0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa0e:	69b9      	ldr	r1, [r7, #24]
 800fa10:	69fa      	ldr	r2, [r7, #28]
 800fa12:	e841 2300 	strex	r3, r2, [r1]
 800fa16:	617b      	str	r3, [r7, #20]
   return(result);
 800fa18:	697b      	ldr	r3, [r7, #20]
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d1e5      	bne.n	800f9ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	2220      	movs	r2, #32
 800fa22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	2200      	movs	r2, #0
 800fa2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fa2e:	2303      	movs	r3, #3
 800fa30:	e012      	b.n	800fa58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	2220      	movs	r2, #32
 800fa36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	2220      	movs	r2, #32
 800fa3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	2200      	movs	r2, #0
 800fa46:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	2200      	movs	r2, #0
 800fa4c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	2200      	movs	r2, #0
 800fa52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fa56:	2300      	movs	r3, #0
}
 800fa58:	4618      	mov	r0, r3
 800fa5a:	3758      	adds	r7, #88	@ 0x58
 800fa5c:	46bd      	mov	sp, r7
 800fa5e:	bd80      	pop	{r7, pc}

0800fa60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fa60:	b580      	push	{r7, lr}
 800fa62:	b084      	sub	sp, #16
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	60f8      	str	r0, [r7, #12]
 800fa68:	60b9      	str	r1, [r7, #8]
 800fa6a:	603b      	str	r3, [r7, #0]
 800fa6c:	4613      	mov	r3, r2
 800fa6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fa70:	e04f      	b.n	800fb12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fa72:	69bb      	ldr	r3, [r7, #24]
 800fa74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa78:	d04b      	beq.n	800fb12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fa7a:	f7f4 fa69 	bl	8003f50 <HAL_GetTick>
 800fa7e:	4602      	mov	r2, r0
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	1ad3      	subs	r3, r2, r3
 800fa84:	69ba      	ldr	r2, [r7, #24]
 800fa86:	429a      	cmp	r2, r3
 800fa88:	d302      	bcc.n	800fa90 <UART_WaitOnFlagUntilTimeout+0x30>
 800fa8a:	69bb      	ldr	r3, [r7, #24]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d101      	bne.n	800fa94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fa90:	2303      	movs	r3, #3
 800fa92:	e04e      	b.n	800fb32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	f003 0304 	and.w	r3, r3, #4
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d037      	beq.n	800fb12 <UART_WaitOnFlagUntilTimeout+0xb2>
 800faa2:	68bb      	ldr	r3, [r7, #8]
 800faa4:	2b80      	cmp	r3, #128	@ 0x80
 800faa6:	d034      	beq.n	800fb12 <UART_WaitOnFlagUntilTimeout+0xb2>
 800faa8:	68bb      	ldr	r3, [r7, #8]
 800faaa:	2b40      	cmp	r3, #64	@ 0x40
 800faac:	d031      	beq.n	800fb12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	69db      	ldr	r3, [r3, #28]
 800fab4:	f003 0308 	and.w	r3, r3, #8
 800fab8:	2b08      	cmp	r3, #8
 800faba:	d110      	bne.n	800fade <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	2208      	movs	r2, #8
 800fac2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fac4:	68f8      	ldr	r0, [r7, #12]
 800fac6:	f000 f921 	bl	800fd0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	2208      	movs	r2, #8
 800face:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	2200      	movs	r2, #0
 800fad6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800fada:	2301      	movs	r3, #1
 800fadc:	e029      	b.n	800fb32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	69db      	ldr	r3, [r3, #28]
 800fae4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fae8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800faec:	d111      	bne.n	800fb12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	681b      	ldr	r3, [r3, #0]
 800faf2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800faf6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800faf8:	68f8      	ldr	r0, [r7, #12]
 800fafa:	f000 f907 	bl	800fd0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	2220      	movs	r2, #32
 800fb02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	2200      	movs	r2, #0
 800fb0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800fb0e:	2303      	movs	r3, #3
 800fb10:	e00f      	b.n	800fb32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	69da      	ldr	r2, [r3, #28]
 800fb18:	68bb      	ldr	r3, [r7, #8]
 800fb1a:	4013      	ands	r3, r2
 800fb1c:	68ba      	ldr	r2, [r7, #8]
 800fb1e:	429a      	cmp	r2, r3
 800fb20:	bf0c      	ite	eq
 800fb22:	2301      	moveq	r3, #1
 800fb24:	2300      	movne	r3, #0
 800fb26:	b2db      	uxtb	r3, r3
 800fb28:	461a      	mov	r2, r3
 800fb2a:	79fb      	ldrb	r3, [r7, #7]
 800fb2c:	429a      	cmp	r2, r3
 800fb2e:	d0a0      	beq.n	800fa72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fb30:	2300      	movs	r3, #0
}
 800fb32:	4618      	mov	r0, r3
 800fb34:	3710      	adds	r7, #16
 800fb36:	46bd      	mov	sp, r7
 800fb38:	bd80      	pop	{r7, pc}
	...

0800fb3c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fb3c:	b580      	push	{r7, lr}
 800fb3e:	b096      	sub	sp, #88	@ 0x58
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	60f8      	str	r0, [r7, #12]
 800fb44:	60b9      	str	r1, [r7, #8]
 800fb46:	4613      	mov	r3, r2
 800fb48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	68ba      	ldr	r2, [r7, #8]
 800fb4e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	88fa      	ldrh	r2, [r7, #6]
 800fb54:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	2200      	movs	r2, #0
 800fb5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	2222      	movs	r2, #34	@ 0x22
 800fb64:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d02d      	beq.n	800fbce <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb78:	4a40      	ldr	r2, [pc, #256]	@ (800fc7c <UART_Start_Receive_DMA+0x140>)
 800fb7a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb82:	4a3f      	ldr	r2, [pc, #252]	@ (800fc80 <UART_Start_Receive_DMA+0x144>)
 800fb84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb8c:	4a3d      	ldr	r2, [pc, #244]	@ (800fc84 <UART_Start_Receive_DMA+0x148>)
 800fb8e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb96:	2200      	movs	r2, #0
 800fb98:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	3324      	adds	r3, #36	@ 0x24
 800fba6:	4619      	mov	r1, r3
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fbac:	461a      	mov	r2, r3
 800fbae:	88fb      	ldrh	r3, [r7, #6]
 800fbb0:	f7f4 feee 	bl	8004990 <HAL_DMA_Start_IT>
 800fbb4:	4603      	mov	r3, r0
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d009      	beq.n	800fbce <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	2210      	movs	r2, #16
 800fbbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	2220      	movs	r2, #32
 800fbc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800fbca:	2301      	movs	r3, #1
 800fbcc:	e051      	b.n	800fc72 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	691b      	ldr	r3, [r3, #16]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d018      	beq.n	800fc08 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbde:	e853 3f00 	ldrex	r3, [r3]
 800fbe2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fbe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbe6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fbea:	657b      	str	r3, [r7, #84]	@ 0x54
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	461a      	mov	r2, r3
 800fbf2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fbf4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fbf6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbf8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fbfa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fbfc:	e841 2300 	strex	r3, r2, [r1]
 800fc00:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800fc02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d1e6      	bne.n	800fbd6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	3308      	adds	r3, #8
 800fc0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc12:	e853 3f00 	ldrex	r3, [r3]
 800fc16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fc18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc1a:	f043 0301 	orr.w	r3, r3, #1
 800fc1e:	653b      	str	r3, [r7, #80]	@ 0x50
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	3308      	adds	r3, #8
 800fc26:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fc28:	637a      	str	r2, [r7, #52]	@ 0x34
 800fc2a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc2c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fc2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fc30:	e841 2300 	strex	r3, r2, [r1]
 800fc34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800fc36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d1e5      	bne.n	800fc08 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	3308      	adds	r3, #8
 800fc42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc44:	697b      	ldr	r3, [r7, #20]
 800fc46:	e853 3f00 	ldrex	r3, [r3]
 800fc4a:	613b      	str	r3, [r7, #16]
   return(result);
 800fc4c:	693b      	ldr	r3, [r7, #16]
 800fc4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	3308      	adds	r3, #8
 800fc5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fc5c:	623a      	str	r2, [r7, #32]
 800fc5e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc60:	69f9      	ldr	r1, [r7, #28]
 800fc62:	6a3a      	ldr	r2, [r7, #32]
 800fc64:	e841 2300 	strex	r3, r2, [r1]
 800fc68:	61bb      	str	r3, [r7, #24]
   return(result);
 800fc6a:	69bb      	ldr	r3, [r7, #24]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d1e5      	bne.n	800fc3c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800fc70:	2300      	movs	r3, #0
}
 800fc72:	4618      	mov	r0, r3
 800fc74:	3758      	adds	r7, #88	@ 0x58
 800fc76:	46bd      	mov	sp, r7
 800fc78:	bd80      	pop	{r7, pc}
 800fc7a:	bf00      	nop
 800fc7c:	0800fdd9 	.word	0x0800fdd9
 800fc80:	0800ff01 	.word	0x0800ff01
 800fc84:	0800ff3f 	.word	0x0800ff3f

0800fc88 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800fc88:	b480      	push	{r7}
 800fc8a:	b08f      	sub	sp, #60	@ 0x3c
 800fc8c:	af00      	add	r7, sp, #0
 800fc8e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc96:	6a3b      	ldr	r3, [r7, #32]
 800fc98:	e853 3f00 	ldrex	r3, [r3]
 800fc9c:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc9e:	69fb      	ldr	r3, [r7, #28]
 800fca0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800fca4:	637b      	str	r3, [r7, #52]	@ 0x34
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	461a      	mov	r2, r3
 800fcac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fcae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fcb0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcb2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fcb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fcb6:	e841 2300 	strex	r3, r2, [r1]
 800fcba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fcbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d1e6      	bne.n	800fc90 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	3308      	adds	r3, #8
 800fcc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	e853 3f00 	ldrex	r3, [r3]
 800fcd0:	60bb      	str	r3, [r7, #8]
   return(result);
 800fcd2:	68bb      	ldr	r3, [r7, #8]
 800fcd4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800fcd8:	633b      	str	r3, [r7, #48]	@ 0x30
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	3308      	adds	r3, #8
 800fce0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fce2:	61ba      	str	r2, [r7, #24]
 800fce4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fce6:	6979      	ldr	r1, [r7, #20]
 800fce8:	69ba      	ldr	r2, [r7, #24]
 800fcea:	e841 2300 	strex	r3, r2, [r1]
 800fcee:	613b      	str	r3, [r7, #16]
   return(result);
 800fcf0:	693b      	ldr	r3, [r7, #16]
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d1e5      	bne.n	800fcc2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	2220      	movs	r2, #32
 800fcfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800fcfe:	bf00      	nop
 800fd00:	373c      	adds	r7, #60	@ 0x3c
 800fd02:	46bd      	mov	sp, r7
 800fd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd08:	4770      	bx	lr
	...

0800fd0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fd0c:	b480      	push	{r7}
 800fd0e:	b095      	sub	sp, #84	@ 0x54
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd1c:	e853 3f00 	ldrex	r3, [r3]
 800fd20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fd22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fd28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	461a      	mov	r2, r3
 800fd30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fd32:	643b      	str	r3, [r7, #64]	@ 0x40
 800fd34:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fd38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fd3a:	e841 2300 	strex	r3, r2, [r1]
 800fd3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fd40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d1e6      	bne.n	800fd14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	3308      	adds	r3, #8
 800fd4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd4e:	6a3b      	ldr	r3, [r7, #32]
 800fd50:	e853 3f00 	ldrex	r3, [r3]
 800fd54:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd56:	69fa      	ldr	r2, [r7, #28]
 800fd58:	4b1e      	ldr	r3, [pc, #120]	@ (800fdd4 <UART_EndRxTransfer+0xc8>)
 800fd5a:	4013      	ands	r3, r2
 800fd5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	3308      	adds	r3, #8
 800fd64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fd66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fd68:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fd6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd6e:	e841 2300 	strex	r3, r2, [r1]
 800fd72:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fd74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d1e5      	bne.n	800fd46 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd7e:	2b01      	cmp	r3, #1
 800fd80:	d118      	bne.n	800fdb4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	681b      	ldr	r3, [r3, #0]
 800fd86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	e853 3f00 	ldrex	r3, [r3]
 800fd8e:	60bb      	str	r3, [r7, #8]
   return(result);
 800fd90:	68bb      	ldr	r3, [r7, #8]
 800fd92:	f023 0310 	bic.w	r3, r3, #16
 800fd96:	647b      	str	r3, [r7, #68]	@ 0x44
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	461a      	mov	r2, r3
 800fd9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fda0:	61bb      	str	r3, [r7, #24]
 800fda2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fda4:	6979      	ldr	r1, [r7, #20]
 800fda6:	69ba      	ldr	r2, [r7, #24]
 800fda8:	e841 2300 	strex	r3, r2, [r1]
 800fdac:	613b      	str	r3, [r7, #16]
   return(result);
 800fdae:	693b      	ldr	r3, [r7, #16]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d1e6      	bne.n	800fd82 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2220      	movs	r2, #32
 800fdb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	2200      	movs	r2, #0
 800fdc0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800fdc8:	bf00      	nop
 800fdca:	3754      	adds	r7, #84	@ 0x54
 800fdcc:	46bd      	mov	sp, r7
 800fdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdd2:	4770      	bx	lr
 800fdd4:	effffffe 	.word	0xeffffffe

0800fdd8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b09c      	sub	sp, #112	@ 0x70
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fde4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	69db      	ldr	r3, [r3, #28]
 800fdea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fdee:	d071      	beq.n	800fed4 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800fdf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fdf2:	2200      	movs	r2, #0
 800fdf4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fdf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fe00:	e853 3f00 	ldrex	r3, [r3]
 800fe04:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fe06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fe08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fe0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fe0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	461a      	mov	r2, r3
 800fe14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fe16:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fe18:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fe1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fe1e:	e841 2300 	strex	r3, r2, [r1]
 800fe22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fe24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d1e6      	bne.n	800fdf8 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fe2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	3308      	adds	r3, #8
 800fe30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe34:	e853 3f00 	ldrex	r3, [r3]
 800fe38:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fe3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe3c:	f023 0301 	bic.w	r3, r3, #1
 800fe40:	667b      	str	r3, [r7, #100]	@ 0x64
 800fe42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	3308      	adds	r3, #8
 800fe48:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fe4a:	647a      	str	r2, [r7, #68]	@ 0x44
 800fe4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fe50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe52:	e841 2300 	strex	r3, r2, [r1]
 800fe56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fe58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d1e5      	bne.n	800fe2a <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fe5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	3308      	adds	r3, #8
 800fe64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe68:	e853 3f00 	ldrex	r3, [r3]
 800fe6c:	623b      	str	r3, [r7, #32]
   return(result);
 800fe6e:	6a3b      	ldr	r3, [r7, #32]
 800fe70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe74:	663b      	str	r3, [r7, #96]	@ 0x60
 800fe76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	3308      	adds	r3, #8
 800fe7c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fe7e:	633a      	str	r2, [r7, #48]	@ 0x30
 800fe80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe86:	e841 2300 	strex	r3, r2, [r1]
 800fe8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fe8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d1e5      	bne.n	800fe5e <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800fe92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe94:	2220      	movs	r2, #32
 800fe96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fe9e:	2b01      	cmp	r3, #1
 800fea0:	d118      	bne.n	800fed4 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fea2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fea8:	693b      	ldr	r3, [r7, #16]
 800feaa:	e853 3f00 	ldrex	r3, [r3]
 800feae:	60fb      	str	r3, [r7, #12]
   return(result);
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	f023 0310 	bic.w	r3, r3, #16
 800feb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800feb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	461a      	mov	r2, r3
 800febe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fec0:	61fb      	str	r3, [r7, #28]
 800fec2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fec4:	69b9      	ldr	r1, [r7, #24]
 800fec6:	69fa      	ldr	r2, [r7, #28]
 800fec8:	e841 2300 	strex	r3, r2, [r1]
 800fecc:	617b      	str	r3, [r7, #20]
   return(result);
 800fece:	697b      	ldr	r3, [r7, #20]
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d1e6      	bne.n	800fea2 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fed4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fed6:	2200      	movs	r2, #0
 800fed8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800feda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fedc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fede:	2b01      	cmp	r3, #1
 800fee0:	d107      	bne.n	800fef2 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fee2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fee4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fee8:	4619      	mov	r1, r3
 800feea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800feec:	f7f1 f936 	bl	800115c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fef0:	e002      	b.n	800fef8 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800fef2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fef4:	f7fe fee2 	bl	800ecbc <HAL_UART_RxCpltCallback>
}
 800fef8:	bf00      	nop
 800fefa:	3770      	adds	r7, #112	@ 0x70
 800fefc:	46bd      	mov	sp, r7
 800fefe:	bd80      	pop	{r7, pc}

0800ff00 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ff00:	b580      	push	{r7, lr}
 800ff02:	b084      	sub	sp, #16
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff0c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	2201      	movs	r2, #1
 800ff12:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ff18:	2b01      	cmp	r3, #1
 800ff1a:	d109      	bne.n	800ff30 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ff22:	085b      	lsrs	r3, r3, #1
 800ff24:	b29b      	uxth	r3, r3
 800ff26:	4619      	mov	r1, r3
 800ff28:	68f8      	ldr	r0, [r7, #12]
 800ff2a:	f7f1 f917 	bl	800115c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ff2e:	e002      	b.n	800ff36 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ff30:	68f8      	ldr	r0, [r7, #12]
 800ff32:	f7fe fecd 	bl	800ecd0 <HAL_UART_RxHalfCpltCallback>
}
 800ff36:	bf00      	nop
 800ff38:	3710      	adds	r7, #16
 800ff3a:	46bd      	mov	sp, r7
 800ff3c:	bd80      	pop	{r7, pc}

0800ff3e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ff3e:	b580      	push	{r7, lr}
 800ff40:	b086      	sub	sp, #24
 800ff42:	af00      	add	r7, sp, #0
 800ff44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff4a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ff4c:	697b      	ldr	r3, [r7, #20]
 800ff4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff52:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ff54:	697b      	ldr	r3, [r7, #20]
 800ff56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ff5a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ff5c:	697b      	ldr	r3, [r7, #20]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	689b      	ldr	r3, [r3, #8]
 800ff62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ff66:	2b80      	cmp	r3, #128	@ 0x80
 800ff68:	d109      	bne.n	800ff7e <UART_DMAError+0x40>
 800ff6a:	693b      	ldr	r3, [r7, #16]
 800ff6c:	2b21      	cmp	r3, #33	@ 0x21
 800ff6e:	d106      	bne.n	800ff7e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ff70:	697b      	ldr	r3, [r7, #20]
 800ff72:	2200      	movs	r2, #0
 800ff74:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800ff78:	6978      	ldr	r0, [r7, #20]
 800ff7a:	f7ff fe85 	bl	800fc88 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ff7e:	697b      	ldr	r3, [r7, #20]
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	689b      	ldr	r3, [r3, #8]
 800ff84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff88:	2b40      	cmp	r3, #64	@ 0x40
 800ff8a:	d109      	bne.n	800ffa0 <UART_DMAError+0x62>
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	2b22      	cmp	r3, #34	@ 0x22
 800ff90:	d106      	bne.n	800ffa0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ff92:	697b      	ldr	r3, [r7, #20]
 800ff94:	2200      	movs	r2, #0
 800ff96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800ff9a:	6978      	ldr	r0, [r7, #20]
 800ff9c:	f7ff feb6 	bl	800fd0c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ffa0:	697b      	ldr	r3, [r7, #20]
 800ffa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffa6:	f043 0210 	orr.w	r2, r3, #16
 800ffaa:	697b      	ldr	r3, [r7, #20]
 800ffac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ffb0:	6978      	ldr	r0, [r7, #20]
 800ffb2:	f7fe fe97 	bl	800ece4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ffb6:	bf00      	nop
 800ffb8:	3718      	adds	r7, #24
 800ffba:	46bd      	mov	sp, r7
 800ffbc:	bd80      	pop	{r7, pc}

0800ffbe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ffbe:	b580      	push	{r7, lr}
 800ffc0:	b084      	sub	sp, #16
 800ffc2:	af00      	add	r7, sp, #0
 800ffc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	2200      	movs	r2, #0
 800ffd0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ffd4:	68f8      	ldr	r0, [r7, #12]
 800ffd6:	f7fe fe85 	bl	800ece4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ffda:	bf00      	nop
 800ffdc:	3710      	adds	r7, #16
 800ffde:	46bd      	mov	sp, r7
 800ffe0:	bd80      	pop	{r7, pc}

0800ffe2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ffe2:	b580      	push	{r7, lr}
 800ffe4:	b088      	sub	sp, #32
 800ffe6:	af00      	add	r7, sp, #0
 800ffe8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	e853 3f00 	ldrex	r3, [r3]
 800fff6:	60bb      	str	r3, [r7, #8]
   return(result);
 800fff8:	68bb      	ldr	r3, [r7, #8]
 800fffa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fffe:	61fb      	str	r3, [r7, #28]
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	461a      	mov	r2, r3
 8010006:	69fb      	ldr	r3, [r7, #28]
 8010008:	61bb      	str	r3, [r7, #24]
 801000a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801000c:	6979      	ldr	r1, [r7, #20]
 801000e:	69ba      	ldr	r2, [r7, #24]
 8010010:	e841 2300 	strex	r3, r2, [r1]
 8010014:	613b      	str	r3, [r7, #16]
   return(result);
 8010016:	693b      	ldr	r3, [r7, #16]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d1e6      	bne.n	800ffea <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	2220      	movs	r2, #32
 8010020:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	2200      	movs	r2, #0
 8010028:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801002a:	6878      	ldr	r0, [r7, #4]
 801002c:	f7fe fe3c 	bl	800eca8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010030:	bf00      	nop
 8010032:	3720      	adds	r7, #32
 8010034:	46bd      	mov	sp, r7
 8010036:	bd80      	pop	{r7, pc}

08010038 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010038:	b480      	push	{r7}
 801003a:	b083      	sub	sp, #12
 801003c:	af00      	add	r7, sp, #0
 801003e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010040:	bf00      	nop
 8010042:	370c      	adds	r7, #12
 8010044:	46bd      	mov	sp, r7
 8010046:	f85d 7b04 	ldr.w	r7, [sp], #4
 801004a:	4770      	bx	lr

0801004c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801004c:	b480      	push	{r7}
 801004e:	b083      	sub	sp, #12
 8010050:	af00      	add	r7, sp, #0
 8010052:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010054:	bf00      	nop
 8010056:	370c      	adds	r7, #12
 8010058:	46bd      	mov	sp, r7
 801005a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801005e:	4770      	bx	lr

08010060 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010060:	b480      	push	{r7}
 8010062:	b083      	sub	sp, #12
 8010064:	af00      	add	r7, sp, #0
 8010066:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010068:	bf00      	nop
 801006a:	370c      	adds	r7, #12
 801006c:	46bd      	mov	sp, r7
 801006e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010072:	4770      	bx	lr

08010074 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010074:	b480      	push	{r7}
 8010076:	b085      	sub	sp, #20
 8010078:	af00      	add	r7, sp, #0
 801007a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010082:	2b01      	cmp	r3, #1
 8010084:	d101      	bne.n	801008a <HAL_UARTEx_DisableFifoMode+0x16>
 8010086:	2302      	movs	r3, #2
 8010088:	e027      	b.n	80100da <HAL_UARTEx_DisableFifoMode+0x66>
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	2201      	movs	r2, #1
 801008e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	2224      	movs	r2, #36	@ 0x24
 8010096:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	681a      	ldr	r2, [r3, #0]
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	f022 0201 	bic.w	r2, r2, #1
 80100b0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80100b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	2200      	movs	r2, #0
 80100be:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	68fa      	ldr	r2, [r7, #12]
 80100c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	2220      	movs	r2, #32
 80100cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	2200      	movs	r2, #0
 80100d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80100d8:	2300      	movs	r3, #0
}
 80100da:	4618      	mov	r0, r3
 80100dc:	3714      	adds	r7, #20
 80100de:	46bd      	mov	sp, r7
 80100e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100e4:	4770      	bx	lr

080100e6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80100e6:	b580      	push	{r7, lr}
 80100e8:	b084      	sub	sp, #16
 80100ea:	af00      	add	r7, sp, #0
 80100ec:	6078      	str	r0, [r7, #4]
 80100ee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80100f6:	2b01      	cmp	r3, #1
 80100f8:	d101      	bne.n	80100fe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80100fa:	2302      	movs	r3, #2
 80100fc:	e02d      	b.n	801015a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	2201      	movs	r2, #1
 8010102:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	2224      	movs	r2, #36	@ 0x24
 801010a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	681b      	ldr	r3, [r3, #0]
 801011a:	681a      	ldr	r2, [r3, #0]
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	f022 0201 	bic.w	r2, r2, #1
 8010124:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	689b      	ldr	r3, [r3, #8]
 801012c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	683a      	ldr	r2, [r7, #0]
 8010136:	430a      	orrs	r2, r1
 8010138:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801013a:	6878      	ldr	r0, [r7, #4]
 801013c:	f000 f8a4 	bl	8010288 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	681b      	ldr	r3, [r3, #0]
 8010144:	68fa      	ldr	r2, [r7, #12]
 8010146:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	2220      	movs	r2, #32
 801014c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	2200      	movs	r2, #0
 8010154:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010158:	2300      	movs	r3, #0
}
 801015a:	4618      	mov	r0, r3
 801015c:	3710      	adds	r7, #16
 801015e:	46bd      	mov	sp, r7
 8010160:	bd80      	pop	{r7, pc}

08010162 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010162:	b580      	push	{r7, lr}
 8010164:	b084      	sub	sp, #16
 8010166:	af00      	add	r7, sp, #0
 8010168:	6078      	str	r0, [r7, #4]
 801016a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010172:	2b01      	cmp	r3, #1
 8010174:	d101      	bne.n	801017a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010176:	2302      	movs	r3, #2
 8010178:	e02d      	b.n	80101d6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	2201      	movs	r2, #1
 801017e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	2224      	movs	r2, #36	@ 0x24
 8010186:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	681a      	ldr	r2, [r3, #0]
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	f022 0201 	bic.w	r2, r2, #1
 80101a0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	689b      	ldr	r3, [r3, #8]
 80101a8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	683a      	ldr	r2, [r7, #0]
 80101b2:	430a      	orrs	r2, r1
 80101b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80101b6:	6878      	ldr	r0, [r7, #4]
 80101b8:	f000 f866 	bl	8010288 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	68fa      	ldr	r2, [r7, #12]
 80101c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	2220      	movs	r2, #32
 80101c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	2200      	movs	r2, #0
 80101d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80101d4:	2300      	movs	r3, #0
}
 80101d6:	4618      	mov	r0, r3
 80101d8:	3710      	adds	r7, #16
 80101da:	46bd      	mov	sp, r7
 80101dc:	bd80      	pop	{r7, pc}

080101de <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80101de:	b580      	push	{r7, lr}
 80101e0:	b08c      	sub	sp, #48	@ 0x30
 80101e2:	af00      	add	r7, sp, #0
 80101e4:	60f8      	str	r0, [r7, #12]
 80101e6:	60b9      	str	r1, [r7, #8]
 80101e8:	4613      	mov	r3, r2
 80101ea:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80101f2:	2b20      	cmp	r3, #32
 80101f4:	d142      	bne.n	801027c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80101f6:	68bb      	ldr	r3, [r7, #8]
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d002      	beq.n	8010202 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80101fc:	88fb      	ldrh	r3, [r7, #6]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d101      	bne.n	8010206 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8010202:	2301      	movs	r3, #1
 8010204:	e03b      	b.n	801027e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	2201      	movs	r2, #1
 801020a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	2200      	movs	r2, #0
 8010210:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8010212:	88fb      	ldrh	r3, [r7, #6]
 8010214:	461a      	mov	r2, r3
 8010216:	68b9      	ldr	r1, [r7, #8]
 8010218:	68f8      	ldr	r0, [r7, #12]
 801021a:	f7ff fc8f 	bl	800fb3c <UART_Start_Receive_DMA>
 801021e:	4603      	mov	r3, r0
 8010220:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8010224:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010228:	2b00      	cmp	r3, #0
 801022a:	d124      	bne.n	8010276 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010230:	2b01      	cmp	r3, #1
 8010232:	d11d      	bne.n	8010270 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	2210      	movs	r2, #16
 801023a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010242:	69bb      	ldr	r3, [r7, #24]
 8010244:	e853 3f00 	ldrex	r3, [r3]
 8010248:	617b      	str	r3, [r7, #20]
   return(result);
 801024a:	697b      	ldr	r3, [r7, #20]
 801024c:	f043 0310 	orr.w	r3, r3, #16
 8010250:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	461a      	mov	r2, r3
 8010258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801025a:	627b      	str	r3, [r7, #36]	@ 0x24
 801025c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801025e:	6a39      	ldr	r1, [r7, #32]
 8010260:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010262:	e841 2300 	strex	r3, r2, [r1]
 8010266:	61fb      	str	r3, [r7, #28]
   return(result);
 8010268:	69fb      	ldr	r3, [r7, #28]
 801026a:	2b00      	cmp	r3, #0
 801026c:	d1e6      	bne.n	801023c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 801026e:	e002      	b.n	8010276 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8010270:	2301      	movs	r3, #1
 8010272:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8010276:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801027a:	e000      	b.n	801027e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 801027c:	2302      	movs	r3, #2
  }
}
 801027e:	4618      	mov	r0, r3
 8010280:	3730      	adds	r7, #48	@ 0x30
 8010282:	46bd      	mov	sp, r7
 8010284:	bd80      	pop	{r7, pc}
	...

08010288 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010288:	b480      	push	{r7}
 801028a:	b085      	sub	sp, #20
 801028c:	af00      	add	r7, sp, #0
 801028e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010294:	2b00      	cmp	r3, #0
 8010296:	d108      	bne.n	80102aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	2201      	movs	r2, #1
 801029c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	2201      	movs	r2, #1
 80102a4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80102a8:	e031      	b.n	801030e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80102aa:	2310      	movs	r3, #16
 80102ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80102ae:	2310      	movs	r3, #16
 80102b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	681b      	ldr	r3, [r3, #0]
 80102b6:	689b      	ldr	r3, [r3, #8]
 80102b8:	0e5b      	lsrs	r3, r3, #25
 80102ba:	b2db      	uxtb	r3, r3
 80102bc:	f003 0307 	and.w	r3, r3, #7
 80102c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	681b      	ldr	r3, [r3, #0]
 80102c6:	689b      	ldr	r3, [r3, #8]
 80102c8:	0f5b      	lsrs	r3, r3, #29
 80102ca:	b2db      	uxtb	r3, r3
 80102cc:	f003 0307 	and.w	r3, r3, #7
 80102d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80102d2:	7bbb      	ldrb	r3, [r7, #14]
 80102d4:	7b3a      	ldrb	r2, [r7, #12]
 80102d6:	4911      	ldr	r1, [pc, #68]	@ (801031c <UARTEx_SetNbDataToProcess+0x94>)
 80102d8:	5c8a      	ldrb	r2, [r1, r2]
 80102da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80102de:	7b3a      	ldrb	r2, [r7, #12]
 80102e0:	490f      	ldr	r1, [pc, #60]	@ (8010320 <UARTEx_SetNbDataToProcess+0x98>)
 80102e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80102e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80102e8:	b29a      	uxth	r2, r3
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80102f0:	7bfb      	ldrb	r3, [r7, #15]
 80102f2:	7b7a      	ldrb	r2, [r7, #13]
 80102f4:	4909      	ldr	r1, [pc, #36]	@ (801031c <UARTEx_SetNbDataToProcess+0x94>)
 80102f6:	5c8a      	ldrb	r2, [r1, r2]
 80102f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80102fc:	7b7a      	ldrb	r2, [r7, #13]
 80102fe:	4908      	ldr	r1, [pc, #32]	@ (8010320 <UARTEx_SetNbDataToProcess+0x98>)
 8010300:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010302:	fb93 f3f2 	sdiv	r3, r3, r2
 8010306:	b29a      	uxth	r2, r3
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801030e:	bf00      	nop
 8010310:	3714      	adds	r7, #20
 8010312:	46bd      	mov	sp, r7
 8010314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010318:	4770      	bx	lr
 801031a:	bf00      	nop
 801031c:	08015bf4 	.word	0x08015bf4
 8010320:	08015bfc 	.word	0x08015bfc

08010324 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010324:	b084      	sub	sp, #16
 8010326:	b580      	push	{r7, lr}
 8010328:	b084      	sub	sp, #16
 801032a:	af00      	add	r7, sp, #0
 801032c:	6078      	str	r0, [r7, #4]
 801032e:	f107 001c 	add.w	r0, r7, #28
 8010332:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010336:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801033a:	2b01      	cmp	r3, #1
 801033c:	d121      	bne.n	8010382 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010342:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	68da      	ldr	r2, [r3, #12]
 801034e:	4b2c      	ldr	r3, [pc, #176]	@ (8010400 <USB_CoreInit+0xdc>)
 8010350:	4013      	ands	r3, r2
 8010352:	687a      	ldr	r2, [r7, #4]
 8010354:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	68db      	ldr	r3, [r3, #12]
 801035a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8010362:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010366:	2b01      	cmp	r3, #1
 8010368:	d105      	bne.n	8010376 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	68db      	ldr	r3, [r3, #12]
 801036e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8010376:	6878      	ldr	r0, [r7, #4]
 8010378:	f001 fafa 	bl	8011970 <USB_CoreReset>
 801037c:	4603      	mov	r3, r0
 801037e:	73fb      	strb	r3, [r7, #15]
 8010380:	e01b      	b.n	80103ba <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	68db      	ldr	r3, [r3, #12]
 8010386:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801038e:	6878      	ldr	r0, [r7, #4]
 8010390:	f001 faee 	bl	8011970 <USB_CoreReset>
 8010394:	4603      	mov	r3, r0
 8010396:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8010398:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801039c:	2b00      	cmp	r3, #0
 801039e:	d106      	bne.n	80103ae <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80103a4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	639a      	str	r2, [r3, #56]	@ 0x38
 80103ac:	e005      	b.n	80103ba <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80103b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80103ba:	7fbb      	ldrb	r3, [r7, #30]
 80103bc:	2b01      	cmp	r3, #1
 80103be:	d116      	bne.n	80103ee <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80103c4:	b29a      	uxth	r2, r3
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80103ce:	4b0d      	ldr	r3, [pc, #52]	@ (8010404 <USB_CoreInit+0xe0>)
 80103d0:	4313      	orrs	r3, r2
 80103d2:	687a      	ldr	r2, [r7, #4]
 80103d4:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	689b      	ldr	r3, [r3, #8]
 80103da:	f043 0206 	orr.w	r2, r3, #6
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	689b      	ldr	r3, [r3, #8]
 80103e6:	f043 0220 	orr.w	r2, r3, #32
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80103ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80103f0:	4618      	mov	r0, r3
 80103f2:	3710      	adds	r7, #16
 80103f4:	46bd      	mov	sp, r7
 80103f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80103fa:	b004      	add	sp, #16
 80103fc:	4770      	bx	lr
 80103fe:	bf00      	nop
 8010400:	ffbdffbf 	.word	0xffbdffbf
 8010404:	03ee0000 	.word	0x03ee0000

08010408 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8010408:	b480      	push	{r7}
 801040a:	b087      	sub	sp, #28
 801040c:	af00      	add	r7, sp, #0
 801040e:	60f8      	str	r0, [r7, #12]
 8010410:	60b9      	str	r1, [r7, #8]
 8010412:	4613      	mov	r3, r2
 8010414:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8010416:	79fb      	ldrb	r3, [r7, #7]
 8010418:	2b02      	cmp	r3, #2
 801041a:	d165      	bne.n	80104e8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 801041c:	68bb      	ldr	r3, [r7, #8]
 801041e:	4a41      	ldr	r2, [pc, #260]	@ (8010524 <USB_SetTurnaroundTime+0x11c>)
 8010420:	4293      	cmp	r3, r2
 8010422:	d906      	bls.n	8010432 <USB_SetTurnaroundTime+0x2a>
 8010424:	68bb      	ldr	r3, [r7, #8]
 8010426:	4a40      	ldr	r2, [pc, #256]	@ (8010528 <USB_SetTurnaroundTime+0x120>)
 8010428:	4293      	cmp	r3, r2
 801042a:	d202      	bcs.n	8010432 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 801042c:	230f      	movs	r3, #15
 801042e:	617b      	str	r3, [r7, #20]
 8010430:	e062      	b.n	80104f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8010432:	68bb      	ldr	r3, [r7, #8]
 8010434:	4a3c      	ldr	r2, [pc, #240]	@ (8010528 <USB_SetTurnaroundTime+0x120>)
 8010436:	4293      	cmp	r3, r2
 8010438:	d306      	bcc.n	8010448 <USB_SetTurnaroundTime+0x40>
 801043a:	68bb      	ldr	r3, [r7, #8]
 801043c:	4a3b      	ldr	r2, [pc, #236]	@ (801052c <USB_SetTurnaroundTime+0x124>)
 801043e:	4293      	cmp	r3, r2
 8010440:	d202      	bcs.n	8010448 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8010442:	230e      	movs	r3, #14
 8010444:	617b      	str	r3, [r7, #20]
 8010446:	e057      	b.n	80104f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8010448:	68bb      	ldr	r3, [r7, #8]
 801044a:	4a38      	ldr	r2, [pc, #224]	@ (801052c <USB_SetTurnaroundTime+0x124>)
 801044c:	4293      	cmp	r3, r2
 801044e:	d306      	bcc.n	801045e <USB_SetTurnaroundTime+0x56>
 8010450:	68bb      	ldr	r3, [r7, #8]
 8010452:	4a37      	ldr	r2, [pc, #220]	@ (8010530 <USB_SetTurnaroundTime+0x128>)
 8010454:	4293      	cmp	r3, r2
 8010456:	d202      	bcs.n	801045e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8010458:	230d      	movs	r3, #13
 801045a:	617b      	str	r3, [r7, #20]
 801045c:	e04c      	b.n	80104f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801045e:	68bb      	ldr	r3, [r7, #8]
 8010460:	4a33      	ldr	r2, [pc, #204]	@ (8010530 <USB_SetTurnaroundTime+0x128>)
 8010462:	4293      	cmp	r3, r2
 8010464:	d306      	bcc.n	8010474 <USB_SetTurnaroundTime+0x6c>
 8010466:	68bb      	ldr	r3, [r7, #8]
 8010468:	4a32      	ldr	r2, [pc, #200]	@ (8010534 <USB_SetTurnaroundTime+0x12c>)
 801046a:	4293      	cmp	r3, r2
 801046c:	d802      	bhi.n	8010474 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801046e:	230c      	movs	r3, #12
 8010470:	617b      	str	r3, [r7, #20]
 8010472:	e041      	b.n	80104f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8010474:	68bb      	ldr	r3, [r7, #8]
 8010476:	4a2f      	ldr	r2, [pc, #188]	@ (8010534 <USB_SetTurnaroundTime+0x12c>)
 8010478:	4293      	cmp	r3, r2
 801047a:	d906      	bls.n	801048a <USB_SetTurnaroundTime+0x82>
 801047c:	68bb      	ldr	r3, [r7, #8]
 801047e:	4a2e      	ldr	r2, [pc, #184]	@ (8010538 <USB_SetTurnaroundTime+0x130>)
 8010480:	4293      	cmp	r3, r2
 8010482:	d802      	bhi.n	801048a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8010484:	230b      	movs	r3, #11
 8010486:	617b      	str	r3, [r7, #20]
 8010488:	e036      	b.n	80104f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801048a:	68bb      	ldr	r3, [r7, #8]
 801048c:	4a2a      	ldr	r2, [pc, #168]	@ (8010538 <USB_SetTurnaroundTime+0x130>)
 801048e:	4293      	cmp	r3, r2
 8010490:	d906      	bls.n	80104a0 <USB_SetTurnaroundTime+0x98>
 8010492:	68bb      	ldr	r3, [r7, #8]
 8010494:	4a29      	ldr	r2, [pc, #164]	@ (801053c <USB_SetTurnaroundTime+0x134>)
 8010496:	4293      	cmp	r3, r2
 8010498:	d802      	bhi.n	80104a0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 801049a:	230a      	movs	r3, #10
 801049c:	617b      	str	r3, [r7, #20]
 801049e:	e02b      	b.n	80104f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80104a0:	68bb      	ldr	r3, [r7, #8]
 80104a2:	4a26      	ldr	r2, [pc, #152]	@ (801053c <USB_SetTurnaroundTime+0x134>)
 80104a4:	4293      	cmp	r3, r2
 80104a6:	d906      	bls.n	80104b6 <USB_SetTurnaroundTime+0xae>
 80104a8:	68bb      	ldr	r3, [r7, #8]
 80104aa:	4a25      	ldr	r2, [pc, #148]	@ (8010540 <USB_SetTurnaroundTime+0x138>)
 80104ac:	4293      	cmp	r3, r2
 80104ae:	d202      	bcs.n	80104b6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80104b0:	2309      	movs	r3, #9
 80104b2:	617b      	str	r3, [r7, #20]
 80104b4:	e020      	b.n	80104f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80104b6:	68bb      	ldr	r3, [r7, #8]
 80104b8:	4a21      	ldr	r2, [pc, #132]	@ (8010540 <USB_SetTurnaroundTime+0x138>)
 80104ba:	4293      	cmp	r3, r2
 80104bc:	d306      	bcc.n	80104cc <USB_SetTurnaroundTime+0xc4>
 80104be:	68bb      	ldr	r3, [r7, #8]
 80104c0:	4a20      	ldr	r2, [pc, #128]	@ (8010544 <USB_SetTurnaroundTime+0x13c>)
 80104c2:	4293      	cmp	r3, r2
 80104c4:	d802      	bhi.n	80104cc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80104c6:	2308      	movs	r3, #8
 80104c8:	617b      	str	r3, [r7, #20]
 80104ca:	e015      	b.n	80104f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80104cc:	68bb      	ldr	r3, [r7, #8]
 80104ce:	4a1d      	ldr	r2, [pc, #116]	@ (8010544 <USB_SetTurnaroundTime+0x13c>)
 80104d0:	4293      	cmp	r3, r2
 80104d2:	d906      	bls.n	80104e2 <USB_SetTurnaroundTime+0xda>
 80104d4:	68bb      	ldr	r3, [r7, #8]
 80104d6:	4a1c      	ldr	r2, [pc, #112]	@ (8010548 <USB_SetTurnaroundTime+0x140>)
 80104d8:	4293      	cmp	r3, r2
 80104da:	d202      	bcs.n	80104e2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80104dc:	2307      	movs	r3, #7
 80104de:	617b      	str	r3, [r7, #20]
 80104e0:	e00a      	b.n	80104f8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80104e2:	2306      	movs	r3, #6
 80104e4:	617b      	str	r3, [r7, #20]
 80104e6:	e007      	b.n	80104f8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80104e8:	79fb      	ldrb	r3, [r7, #7]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d102      	bne.n	80104f4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80104ee:	2309      	movs	r3, #9
 80104f0:	617b      	str	r3, [r7, #20]
 80104f2:	e001      	b.n	80104f8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80104f4:	2309      	movs	r3, #9
 80104f6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80104f8:	68fb      	ldr	r3, [r7, #12]
 80104fa:	68db      	ldr	r3, [r3, #12]
 80104fc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	68da      	ldr	r2, [r3, #12]
 8010508:	697b      	ldr	r3, [r7, #20]
 801050a:	029b      	lsls	r3, r3, #10
 801050c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8010510:	431a      	orrs	r2, r3
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8010516:	2300      	movs	r3, #0
}
 8010518:	4618      	mov	r0, r3
 801051a:	371c      	adds	r7, #28
 801051c:	46bd      	mov	sp, r7
 801051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010522:	4770      	bx	lr
 8010524:	00d8acbf 	.word	0x00d8acbf
 8010528:	00e4e1c0 	.word	0x00e4e1c0
 801052c:	00f42400 	.word	0x00f42400
 8010530:	01067380 	.word	0x01067380
 8010534:	011a499f 	.word	0x011a499f
 8010538:	01312cff 	.word	0x01312cff
 801053c:	014ca43f 	.word	0x014ca43f
 8010540:	016e3600 	.word	0x016e3600
 8010544:	01a6ab1f 	.word	0x01a6ab1f
 8010548:	01e84800 	.word	0x01e84800

0801054c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801054c:	b480      	push	{r7}
 801054e:	b083      	sub	sp, #12
 8010550:	af00      	add	r7, sp, #0
 8010552:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	689b      	ldr	r3, [r3, #8]
 8010558:	f043 0201 	orr.w	r2, r3, #1
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010560:	2300      	movs	r3, #0
}
 8010562:	4618      	mov	r0, r3
 8010564:	370c      	adds	r7, #12
 8010566:	46bd      	mov	sp, r7
 8010568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801056c:	4770      	bx	lr

0801056e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801056e:	b480      	push	{r7}
 8010570:	b083      	sub	sp, #12
 8010572:	af00      	add	r7, sp, #0
 8010574:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	689b      	ldr	r3, [r3, #8]
 801057a:	f023 0201 	bic.w	r2, r3, #1
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010582:	2300      	movs	r3, #0
}
 8010584:	4618      	mov	r0, r3
 8010586:	370c      	adds	r7, #12
 8010588:	46bd      	mov	sp, r7
 801058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801058e:	4770      	bx	lr

08010590 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8010590:	b580      	push	{r7, lr}
 8010592:	b084      	sub	sp, #16
 8010594:	af00      	add	r7, sp, #0
 8010596:	6078      	str	r0, [r7, #4]
 8010598:	460b      	mov	r3, r1
 801059a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 801059c:	2300      	movs	r3, #0
 801059e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	68db      	ldr	r3, [r3, #12]
 80105a4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80105ac:	78fb      	ldrb	r3, [r7, #3]
 80105ae:	2b01      	cmp	r3, #1
 80105b0:	d115      	bne.n	80105de <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	68db      	ldr	r3, [r3, #12]
 80105b6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80105be:	200a      	movs	r0, #10
 80105c0:	f7f3 fcd2 	bl	8003f68 <HAL_Delay>
      ms += 10U;
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	330a      	adds	r3, #10
 80105c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80105ca:	6878      	ldr	r0, [r7, #4]
 80105cc:	f001 f93f 	bl	801184e <USB_GetMode>
 80105d0:	4603      	mov	r3, r0
 80105d2:	2b01      	cmp	r3, #1
 80105d4:	d01e      	beq.n	8010614 <USB_SetCurrentMode+0x84>
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	2bc7      	cmp	r3, #199	@ 0xc7
 80105da:	d9f0      	bls.n	80105be <USB_SetCurrentMode+0x2e>
 80105dc:	e01a      	b.n	8010614 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80105de:	78fb      	ldrb	r3, [r7, #3]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d115      	bne.n	8010610 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	68db      	ldr	r3, [r3, #12]
 80105e8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80105f0:	200a      	movs	r0, #10
 80105f2:	f7f3 fcb9 	bl	8003f68 <HAL_Delay>
      ms += 10U;
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	330a      	adds	r3, #10
 80105fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80105fc:	6878      	ldr	r0, [r7, #4]
 80105fe:	f001 f926 	bl	801184e <USB_GetMode>
 8010602:	4603      	mov	r3, r0
 8010604:	2b00      	cmp	r3, #0
 8010606:	d005      	beq.n	8010614 <USB_SetCurrentMode+0x84>
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	2bc7      	cmp	r3, #199	@ 0xc7
 801060c:	d9f0      	bls.n	80105f0 <USB_SetCurrentMode+0x60>
 801060e:	e001      	b.n	8010614 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8010610:	2301      	movs	r3, #1
 8010612:	e005      	b.n	8010620 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	2bc8      	cmp	r3, #200	@ 0xc8
 8010618:	d101      	bne.n	801061e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 801061a:	2301      	movs	r3, #1
 801061c:	e000      	b.n	8010620 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 801061e:	2300      	movs	r3, #0
}
 8010620:	4618      	mov	r0, r3
 8010622:	3710      	adds	r7, #16
 8010624:	46bd      	mov	sp, r7
 8010626:	bd80      	pop	{r7, pc}

08010628 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010628:	b084      	sub	sp, #16
 801062a:	b580      	push	{r7, lr}
 801062c:	b086      	sub	sp, #24
 801062e:	af00      	add	r7, sp, #0
 8010630:	6078      	str	r0, [r7, #4]
 8010632:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8010636:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801063a:	2300      	movs	r3, #0
 801063c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8010642:	2300      	movs	r3, #0
 8010644:	613b      	str	r3, [r7, #16]
 8010646:	e009      	b.n	801065c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8010648:	687a      	ldr	r2, [r7, #4]
 801064a:	693b      	ldr	r3, [r7, #16]
 801064c:	3340      	adds	r3, #64	@ 0x40
 801064e:	009b      	lsls	r3, r3, #2
 8010650:	4413      	add	r3, r2
 8010652:	2200      	movs	r2, #0
 8010654:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8010656:	693b      	ldr	r3, [r7, #16]
 8010658:	3301      	adds	r3, #1
 801065a:	613b      	str	r3, [r7, #16]
 801065c:	693b      	ldr	r3, [r7, #16]
 801065e:	2b0e      	cmp	r3, #14
 8010660:	d9f2      	bls.n	8010648 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8010662:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010666:	2b00      	cmp	r3, #0
 8010668:	d11c      	bne.n	80106a4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801066a:	68fb      	ldr	r3, [r7, #12]
 801066c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010670:	685b      	ldr	r3, [r3, #4]
 8010672:	68fa      	ldr	r2, [r7, #12]
 8010674:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010678:	f043 0302 	orr.w	r3, r3, #2
 801067c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010682:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	601a      	str	r2, [r3, #0]
 80106a2:	e005      	b.n	80106b0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106a8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80106b6:	461a      	mov	r2, r3
 80106b8:	2300      	movs	r3, #0
 80106ba:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80106bc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80106c0:	2b01      	cmp	r3, #1
 80106c2:	d10d      	bne.n	80106e0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80106c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d104      	bne.n	80106d6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80106cc:	2100      	movs	r1, #0
 80106ce:	6878      	ldr	r0, [r7, #4]
 80106d0:	f000 f968 	bl	80109a4 <USB_SetDevSpeed>
 80106d4:	e008      	b.n	80106e8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80106d6:	2101      	movs	r1, #1
 80106d8:	6878      	ldr	r0, [r7, #4]
 80106da:	f000 f963 	bl	80109a4 <USB_SetDevSpeed>
 80106de:	e003      	b.n	80106e8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80106e0:	2103      	movs	r1, #3
 80106e2:	6878      	ldr	r0, [r7, #4]
 80106e4:	f000 f95e 	bl	80109a4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80106e8:	2110      	movs	r1, #16
 80106ea:	6878      	ldr	r0, [r7, #4]
 80106ec:	f000 f8fa 	bl	80108e4 <USB_FlushTxFifo>
 80106f0:	4603      	mov	r3, r0
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d001      	beq.n	80106fa <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80106f6:	2301      	movs	r3, #1
 80106f8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80106fa:	6878      	ldr	r0, [r7, #4]
 80106fc:	f000 f924 	bl	8010948 <USB_FlushRxFifo>
 8010700:	4603      	mov	r3, r0
 8010702:	2b00      	cmp	r3, #0
 8010704:	d001      	beq.n	801070a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8010706:	2301      	movs	r3, #1
 8010708:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 801070a:	68fb      	ldr	r3, [r7, #12]
 801070c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010710:	461a      	mov	r2, r3
 8010712:	2300      	movs	r3, #0
 8010714:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8010716:	68fb      	ldr	r3, [r7, #12]
 8010718:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801071c:	461a      	mov	r2, r3
 801071e:	2300      	movs	r3, #0
 8010720:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010728:	461a      	mov	r2, r3
 801072a:	2300      	movs	r3, #0
 801072c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801072e:	2300      	movs	r3, #0
 8010730:	613b      	str	r3, [r7, #16]
 8010732:	e043      	b.n	80107bc <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010734:	693b      	ldr	r3, [r7, #16]
 8010736:	015a      	lsls	r2, r3, #5
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	4413      	add	r3, r2
 801073c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010746:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801074a:	d118      	bne.n	801077e <USB_DevInit+0x156>
    {
      if (i == 0U)
 801074c:	693b      	ldr	r3, [r7, #16]
 801074e:	2b00      	cmp	r3, #0
 8010750:	d10a      	bne.n	8010768 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8010752:	693b      	ldr	r3, [r7, #16]
 8010754:	015a      	lsls	r2, r3, #5
 8010756:	68fb      	ldr	r3, [r7, #12]
 8010758:	4413      	add	r3, r2
 801075a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801075e:	461a      	mov	r2, r3
 8010760:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010764:	6013      	str	r3, [r2, #0]
 8010766:	e013      	b.n	8010790 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8010768:	693b      	ldr	r3, [r7, #16]
 801076a:	015a      	lsls	r2, r3, #5
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	4413      	add	r3, r2
 8010770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010774:	461a      	mov	r2, r3
 8010776:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801077a:	6013      	str	r3, [r2, #0]
 801077c:	e008      	b.n	8010790 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 801077e:	693b      	ldr	r3, [r7, #16]
 8010780:	015a      	lsls	r2, r3, #5
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	4413      	add	r3, r2
 8010786:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801078a:	461a      	mov	r2, r3
 801078c:	2300      	movs	r3, #0
 801078e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8010790:	693b      	ldr	r3, [r7, #16]
 8010792:	015a      	lsls	r2, r3, #5
 8010794:	68fb      	ldr	r3, [r7, #12]
 8010796:	4413      	add	r3, r2
 8010798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801079c:	461a      	mov	r2, r3
 801079e:	2300      	movs	r3, #0
 80107a0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80107a2:	693b      	ldr	r3, [r7, #16]
 80107a4:	015a      	lsls	r2, r3, #5
 80107a6:	68fb      	ldr	r3, [r7, #12]
 80107a8:	4413      	add	r3, r2
 80107aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80107ae:	461a      	mov	r2, r3
 80107b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80107b4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80107b6:	693b      	ldr	r3, [r7, #16]
 80107b8:	3301      	adds	r3, #1
 80107ba:	613b      	str	r3, [r7, #16]
 80107bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80107c0:	461a      	mov	r2, r3
 80107c2:	693b      	ldr	r3, [r7, #16]
 80107c4:	4293      	cmp	r3, r2
 80107c6:	d3b5      	bcc.n	8010734 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80107c8:	2300      	movs	r3, #0
 80107ca:	613b      	str	r3, [r7, #16]
 80107cc:	e043      	b.n	8010856 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80107ce:	693b      	ldr	r3, [r7, #16]
 80107d0:	015a      	lsls	r2, r3, #5
 80107d2:	68fb      	ldr	r3, [r7, #12]
 80107d4:	4413      	add	r3, r2
 80107d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80107e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80107e4:	d118      	bne.n	8010818 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80107e6:	693b      	ldr	r3, [r7, #16]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d10a      	bne.n	8010802 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80107ec:	693b      	ldr	r3, [r7, #16]
 80107ee:	015a      	lsls	r2, r3, #5
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	4413      	add	r3, r2
 80107f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80107f8:	461a      	mov	r2, r3
 80107fa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80107fe:	6013      	str	r3, [r2, #0]
 8010800:	e013      	b.n	801082a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8010802:	693b      	ldr	r3, [r7, #16]
 8010804:	015a      	lsls	r2, r3, #5
 8010806:	68fb      	ldr	r3, [r7, #12]
 8010808:	4413      	add	r3, r2
 801080a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801080e:	461a      	mov	r2, r3
 8010810:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8010814:	6013      	str	r3, [r2, #0]
 8010816:	e008      	b.n	801082a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8010818:	693b      	ldr	r3, [r7, #16]
 801081a:	015a      	lsls	r2, r3, #5
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	4413      	add	r3, r2
 8010820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010824:	461a      	mov	r2, r3
 8010826:	2300      	movs	r3, #0
 8010828:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801082a:	693b      	ldr	r3, [r7, #16]
 801082c:	015a      	lsls	r2, r3, #5
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	4413      	add	r3, r2
 8010832:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010836:	461a      	mov	r2, r3
 8010838:	2300      	movs	r3, #0
 801083a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801083c:	693b      	ldr	r3, [r7, #16]
 801083e:	015a      	lsls	r2, r3, #5
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	4413      	add	r3, r2
 8010844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010848:	461a      	mov	r2, r3
 801084a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801084e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010850:	693b      	ldr	r3, [r7, #16]
 8010852:	3301      	adds	r3, #1
 8010854:	613b      	str	r3, [r7, #16]
 8010856:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801085a:	461a      	mov	r2, r3
 801085c:	693b      	ldr	r3, [r7, #16]
 801085e:	4293      	cmp	r3, r2
 8010860:	d3b5      	bcc.n	80107ce <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010868:	691b      	ldr	r3, [r3, #16]
 801086a:	68fa      	ldr	r2, [r7, #12]
 801086c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010870:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010874:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	2200      	movs	r2, #0
 801087a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8010882:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8010884:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010888:	2b00      	cmp	r3, #0
 801088a:	d105      	bne.n	8010898 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	699b      	ldr	r3, [r3, #24]
 8010890:	f043 0210 	orr.w	r2, r3, #16
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	699a      	ldr	r2, [r3, #24]
 801089c:	4b0f      	ldr	r3, [pc, #60]	@ (80108dc <USB_DevInit+0x2b4>)
 801089e:	4313      	orrs	r3, r2
 80108a0:	687a      	ldr	r2, [r7, #4]
 80108a2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80108a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d005      	beq.n	80108b8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	699b      	ldr	r3, [r3, #24]
 80108b0:	f043 0208 	orr.w	r2, r3, #8
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80108b8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80108bc:	2b01      	cmp	r3, #1
 80108be:	d105      	bne.n	80108cc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	699a      	ldr	r2, [r3, #24]
 80108c4:	4b06      	ldr	r3, [pc, #24]	@ (80108e0 <USB_DevInit+0x2b8>)
 80108c6:	4313      	orrs	r3, r2
 80108c8:	687a      	ldr	r2, [r7, #4]
 80108ca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80108cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80108ce:	4618      	mov	r0, r3
 80108d0:	3718      	adds	r7, #24
 80108d2:	46bd      	mov	sp, r7
 80108d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80108d8:	b004      	add	sp, #16
 80108da:	4770      	bx	lr
 80108dc:	803c3800 	.word	0x803c3800
 80108e0:	40000004 	.word	0x40000004

080108e4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80108e4:	b480      	push	{r7}
 80108e6:	b085      	sub	sp, #20
 80108e8:	af00      	add	r7, sp, #0
 80108ea:	6078      	str	r0, [r7, #4]
 80108ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80108ee:	2300      	movs	r3, #0
 80108f0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	3301      	adds	r3, #1
 80108f6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80108fe:	d901      	bls.n	8010904 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8010900:	2303      	movs	r3, #3
 8010902:	e01b      	b.n	801093c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	691b      	ldr	r3, [r3, #16]
 8010908:	2b00      	cmp	r3, #0
 801090a:	daf2      	bge.n	80108f2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 801090c:	2300      	movs	r3, #0
 801090e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010910:	683b      	ldr	r3, [r7, #0]
 8010912:	019b      	lsls	r3, r3, #6
 8010914:	f043 0220 	orr.w	r2, r3, #32
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	3301      	adds	r3, #1
 8010920:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010928:	d901      	bls.n	801092e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801092a:	2303      	movs	r3, #3
 801092c:	e006      	b.n	801093c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	691b      	ldr	r3, [r3, #16]
 8010932:	f003 0320 	and.w	r3, r3, #32
 8010936:	2b20      	cmp	r3, #32
 8010938:	d0f0      	beq.n	801091c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801093a:	2300      	movs	r3, #0
}
 801093c:	4618      	mov	r0, r3
 801093e:	3714      	adds	r7, #20
 8010940:	46bd      	mov	sp, r7
 8010942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010946:	4770      	bx	lr

08010948 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8010948:	b480      	push	{r7}
 801094a:	b085      	sub	sp, #20
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010950:	2300      	movs	r3, #0
 8010952:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	3301      	adds	r3, #1
 8010958:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010960:	d901      	bls.n	8010966 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8010962:	2303      	movs	r3, #3
 8010964:	e018      	b.n	8010998 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	691b      	ldr	r3, [r3, #16]
 801096a:	2b00      	cmp	r3, #0
 801096c:	daf2      	bge.n	8010954 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801096e:	2300      	movs	r3, #0
 8010970:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	2210      	movs	r2, #16
 8010976:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	3301      	adds	r3, #1
 801097c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801097e:	68fb      	ldr	r3, [r7, #12]
 8010980:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010984:	d901      	bls.n	801098a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8010986:	2303      	movs	r3, #3
 8010988:	e006      	b.n	8010998 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	691b      	ldr	r3, [r3, #16]
 801098e:	f003 0310 	and.w	r3, r3, #16
 8010992:	2b10      	cmp	r3, #16
 8010994:	d0f0      	beq.n	8010978 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8010996:	2300      	movs	r3, #0
}
 8010998:	4618      	mov	r0, r3
 801099a:	3714      	adds	r7, #20
 801099c:	46bd      	mov	sp, r7
 801099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a2:	4770      	bx	lr

080109a4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80109a4:	b480      	push	{r7}
 80109a6:	b085      	sub	sp, #20
 80109a8:	af00      	add	r7, sp, #0
 80109aa:	6078      	str	r0, [r7, #4]
 80109ac:	460b      	mov	r3, r1
 80109ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80109ba:	681a      	ldr	r2, [r3, #0]
 80109bc:	78fb      	ldrb	r3, [r7, #3]
 80109be:	68f9      	ldr	r1, [r7, #12]
 80109c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80109c4:	4313      	orrs	r3, r2
 80109c6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80109c8:	2300      	movs	r3, #0
}
 80109ca:	4618      	mov	r0, r3
 80109cc:	3714      	adds	r7, #20
 80109ce:	46bd      	mov	sp, r7
 80109d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d4:	4770      	bx	lr

080109d6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80109d6:	b480      	push	{r7}
 80109d8:	b087      	sub	sp, #28
 80109da:	af00      	add	r7, sp, #0
 80109dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80109e2:	693b      	ldr	r3, [r7, #16]
 80109e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80109e8:	689b      	ldr	r3, [r3, #8]
 80109ea:	f003 0306 	and.w	r3, r3, #6
 80109ee:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80109f0:	68fb      	ldr	r3, [r7, #12]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d102      	bne.n	80109fc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80109f6:	2300      	movs	r3, #0
 80109f8:	75fb      	strb	r3, [r7, #23]
 80109fa:	e00a      	b.n	8010a12 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80109fc:	68fb      	ldr	r3, [r7, #12]
 80109fe:	2b02      	cmp	r3, #2
 8010a00:	d002      	beq.n	8010a08 <USB_GetDevSpeed+0x32>
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	2b06      	cmp	r3, #6
 8010a06:	d102      	bne.n	8010a0e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8010a08:	2302      	movs	r3, #2
 8010a0a:	75fb      	strb	r3, [r7, #23]
 8010a0c:	e001      	b.n	8010a12 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8010a0e:	230f      	movs	r3, #15
 8010a10:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8010a12:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a14:	4618      	mov	r0, r3
 8010a16:	371c      	adds	r7, #28
 8010a18:	46bd      	mov	sp, r7
 8010a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a1e:	4770      	bx	lr

08010a20 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8010a20:	b480      	push	{r7}
 8010a22:	b085      	sub	sp, #20
 8010a24:	af00      	add	r7, sp, #0
 8010a26:	6078      	str	r0, [r7, #4]
 8010a28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010a2e:	683b      	ldr	r3, [r7, #0]
 8010a30:	781b      	ldrb	r3, [r3, #0]
 8010a32:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010a34:	683b      	ldr	r3, [r7, #0]
 8010a36:	785b      	ldrb	r3, [r3, #1]
 8010a38:	2b01      	cmp	r3, #1
 8010a3a:	d139      	bne.n	8010ab0 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8010a3c:	68fb      	ldr	r3, [r7, #12]
 8010a3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010a42:	69da      	ldr	r2, [r3, #28]
 8010a44:	683b      	ldr	r3, [r7, #0]
 8010a46:	781b      	ldrb	r3, [r3, #0]
 8010a48:	f003 030f 	and.w	r3, r3, #15
 8010a4c:	2101      	movs	r1, #1
 8010a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8010a52:	b29b      	uxth	r3, r3
 8010a54:	68f9      	ldr	r1, [r7, #12]
 8010a56:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010a5a:	4313      	orrs	r3, r2
 8010a5c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8010a5e:	68bb      	ldr	r3, [r7, #8]
 8010a60:	015a      	lsls	r2, r3, #5
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	4413      	add	r3, r2
 8010a66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d153      	bne.n	8010b1c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010a74:	68bb      	ldr	r3, [r7, #8]
 8010a76:	015a      	lsls	r2, r3, #5
 8010a78:	68fb      	ldr	r3, [r7, #12]
 8010a7a:	4413      	add	r3, r2
 8010a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a80:	681a      	ldr	r2, [r3, #0]
 8010a82:	683b      	ldr	r3, [r7, #0]
 8010a84:	689b      	ldr	r3, [r3, #8]
 8010a86:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010a8a:	683b      	ldr	r3, [r7, #0]
 8010a8c:	791b      	ldrb	r3, [r3, #4]
 8010a8e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010a90:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010a92:	68bb      	ldr	r3, [r7, #8]
 8010a94:	059b      	lsls	r3, r3, #22
 8010a96:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010a98:	431a      	orrs	r2, r3
 8010a9a:	68bb      	ldr	r3, [r7, #8]
 8010a9c:	0159      	lsls	r1, r3, #5
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	440b      	add	r3, r1
 8010aa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010aa6:	4619      	mov	r1, r3
 8010aa8:	4b20      	ldr	r3, [pc, #128]	@ (8010b2c <USB_ActivateEndpoint+0x10c>)
 8010aaa:	4313      	orrs	r3, r2
 8010aac:	600b      	str	r3, [r1, #0]
 8010aae:	e035      	b.n	8010b1c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010ab6:	69da      	ldr	r2, [r3, #28]
 8010ab8:	683b      	ldr	r3, [r7, #0]
 8010aba:	781b      	ldrb	r3, [r3, #0]
 8010abc:	f003 030f 	and.w	r3, r3, #15
 8010ac0:	2101      	movs	r1, #1
 8010ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8010ac6:	041b      	lsls	r3, r3, #16
 8010ac8:	68f9      	ldr	r1, [r7, #12]
 8010aca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010ace:	4313      	orrs	r3, r2
 8010ad0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8010ad2:	68bb      	ldr	r3, [r7, #8]
 8010ad4:	015a      	lsls	r2, r3, #5
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	4413      	add	r3, r2
 8010ada:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d119      	bne.n	8010b1c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010ae8:	68bb      	ldr	r3, [r7, #8]
 8010aea:	015a      	lsls	r2, r3, #5
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	4413      	add	r3, r2
 8010af0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010af4:	681a      	ldr	r2, [r3, #0]
 8010af6:	683b      	ldr	r3, [r7, #0]
 8010af8:	689b      	ldr	r3, [r3, #8]
 8010afa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8010afe:	683b      	ldr	r3, [r7, #0]
 8010b00:	791b      	ldrb	r3, [r3, #4]
 8010b02:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010b04:	430b      	orrs	r3, r1
 8010b06:	431a      	orrs	r2, r3
 8010b08:	68bb      	ldr	r3, [r7, #8]
 8010b0a:	0159      	lsls	r1, r3, #5
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	440b      	add	r3, r1
 8010b10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010b14:	4619      	mov	r1, r3
 8010b16:	4b05      	ldr	r3, [pc, #20]	@ (8010b2c <USB_ActivateEndpoint+0x10c>)
 8010b18:	4313      	orrs	r3, r2
 8010b1a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8010b1c:	2300      	movs	r3, #0
}
 8010b1e:	4618      	mov	r0, r3
 8010b20:	3714      	adds	r7, #20
 8010b22:	46bd      	mov	sp, r7
 8010b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b28:	4770      	bx	lr
 8010b2a:	bf00      	nop
 8010b2c:	10008000 	.word	0x10008000

08010b30 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8010b30:	b480      	push	{r7}
 8010b32:	b085      	sub	sp, #20
 8010b34:	af00      	add	r7, sp, #0
 8010b36:	6078      	str	r0, [r7, #4]
 8010b38:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010b3e:	683b      	ldr	r3, [r7, #0]
 8010b40:	781b      	ldrb	r3, [r3, #0]
 8010b42:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8010b44:	683b      	ldr	r3, [r7, #0]
 8010b46:	785b      	ldrb	r3, [r3, #1]
 8010b48:	2b01      	cmp	r3, #1
 8010b4a:	d161      	bne.n	8010c10 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010b4c:	68bb      	ldr	r3, [r7, #8]
 8010b4e:	015a      	lsls	r2, r3, #5
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	4413      	add	r3, r2
 8010b54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010b5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010b62:	d11f      	bne.n	8010ba4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8010b64:	68bb      	ldr	r3, [r7, #8]
 8010b66:	015a      	lsls	r2, r3, #5
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	4413      	add	r3, r2
 8010b6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	68ba      	ldr	r2, [r7, #8]
 8010b74:	0151      	lsls	r1, r2, #5
 8010b76:	68fa      	ldr	r2, [r7, #12]
 8010b78:	440a      	add	r2, r1
 8010b7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010b7e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010b82:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8010b84:	68bb      	ldr	r3, [r7, #8]
 8010b86:	015a      	lsls	r2, r3, #5
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	4413      	add	r3, r2
 8010b8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	68ba      	ldr	r2, [r7, #8]
 8010b94:	0151      	lsls	r1, r2, #5
 8010b96:	68fa      	ldr	r2, [r7, #12]
 8010b98:	440a      	add	r2, r1
 8010b9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010b9e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010ba2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010baa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010bac:	683b      	ldr	r3, [r7, #0]
 8010bae:	781b      	ldrb	r3, [r3, #0]
 8010bb0:	f003 030f 	and.w	r3, r3, #15
 8010bb4:	2101      	movs	r1, #1
 8010bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8010bba:	b29b      	uxth	r3, r3
 8010bbc:	43db      	mvns	r3, r3
 8010bbe:	68f9      	ldr	r1, [r7, #12]
 8010bc0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010bc4:	4013      	ands	r3, r2
 8010bc6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010bce:	69da      	ldr	r2, [r3, #28]
 8010bd0:	683b      	ldr	r3, [r7, #0]
 8010bd2:	781b      	ldrb	r3, [r3, #0]
 8010bd4:	f003 030f 	and.w	r3, r3, #15
 8010bd8:	2101      	movs	r1, #1
 8010bda:	fa01 f303 	lsl.w	r3, r1, r3
 8010bde:	b29b      	uxth	r3, r3
 8010be0:	43db      	mvns	r3, r3
 8010be2:	68f9      	ldr	r1, [r7, #12]
 8010be4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010be8:	4013      	ands	r3, r2
 8010bea:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8010bec:	68bb      	ldr	r3, [r7, #8]
 8010bee:	015a      	lsls	r2, r3, #5
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	4413      	add	r3, r2
 8010bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010bf8:	681a      	ldr	r2, [r3, #0]
 8010bfa:	68bb      	ldr	r3, [r7, #8]
 8010bfc:	0159      	lsls	r1, r3, #5
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	440b      	add	r3, r1
 8010c02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010c06:	4619      	mov	r1, r3
 8010c08:	4b35      	ldr	r3, [pc, #212]	@ (8010ce0 <USB_DeactivateEndpoint+0x1b0>)
 8010c0a:	4013      	ands	r3, r2
 8010c0c:	600b      	str	r3, [r1, #0]
 8010c0e:	e060      	b.n	8010cd2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010c10:	68bb      	ldr	r3, [r7, #8]
 8010c12:	015a      	lsls	r2, r3, #5
 8010c14:	68fb      	ldr	r3, [r7, #12]
 8010c16:	4413      	add	r3, r2
 8010c18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010c22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010c26:	d11f      	bne.n	8010c68 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8010c28:	68bb      	ldr	r3, [r7, #8]
 8010c2a:	015a      	lsls	r2, r3, #5
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	4413      	add	r3, r2
 8010c30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	68ba      	ldr	r2, [r7, #8]
 8010c38:	0151      	lsls	r1, r2, #5
 8010c3a:	68fa      	ldr	r2, [r7, #12]
 8010c3c:	440a      	add	r2, r1
 8010c3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010c42:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010c46:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8010c48:	68bb      	ldr	r3, [r7, #8]
 8010c4a:	015a      	lsls	r2, r3, #5
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	4413      	add	r3, r2
 8010c50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	68ba      	ldr	r2, [r7, #8]
 8010c58:	0151      	lsls	r1, r2, #5
 8010c5a:	68fa      	ldr	r2, [r7, #12]
 8010c5c:	440a      	add	r2, r1
 8010c5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010c62:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010c66:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010c68:	68fb      	ldr	r3, [r7, #12]
 8010c6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010c6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010c70:	683b      	ldr	r3, [r7, #0]
 8010c72:	781b      	ldrb	r3, [r3, #0]
 8010c74:	f003 030f 	and.w	r3, r3, #15
 8010c78:	2101      	movs	r1, #1
 8010c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8010c7e:	041b      	lsls	r3, r3, #16
 8010c80:	43db      	mvns	r3, r3
 8010c82:	68f9      	ldr	r1, [r7, #12]
 8010c84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010c88:	4013      	ands	r3, r2
 8010c8a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010c92:	69da      	ldr	r2, [r3, #28]
 8010c94:	683b      	ldr	r3, [r7, #0]
 8010c96:	781b      	ldrb	r3, [r3, #0]
 8010c98:	f003 030f 	and.w	r3, r3, #15
 8010c9c:	2101      	movs	r1, #1
 8010c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8010ca2:	041b      	lsls	r3, r3, #16
 8010ca4:	43db      	mvns	r3, r3
 8010ca6:	68f9      	ldr	r1, [r7, #12]
 8010ca8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010cac:	4013      	ands	r3, r2
 8010cae:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8010cb0:	68bb      	ldr	r3, [r7, #8]
 8010cb2:	015a      	lsls	r2, r3, #5
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	4413      	add	r3, r2
 8010cb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010cbc:	681a      	ldr	r2, [r3, #0]
 8010cbe:	68bb      	ldr	r3, [r7, #8]
 8010cc0:	0159      	lsls	r1, r3, #5
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	440b      	add	r3, r1
 8010cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010cca:	4619      	mov	r1, r3
 8010ccc:	4b05      	ldr	r3, [pc, #20]	@ (8010ce4 <USB_DeactivateEndpoint+0x1b4>)
 8010cce:	4013      	ands	r3, r2
 8010cd0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8010cd2:	2300      	movs	r3, #0
}
 8010cd4:	4618      	mov	r0, r3
 8010cd6:	3714      	adds	r7, #20
 8010cd8:	46bd      	mov	sp, r7
 8010cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cde:	4770      	bx	lr
 8010ce0:	ec337800 	.word	0xec337800
 8010ce4:	eff37800 	.word	0xeff37800

08010ce8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b08a      	sub	sp, #40	@ 0x28
 8010cec:	af02      	add	r7, sp, #8
 8010cee:	60f8      	str	r0, [r7, #12]
 8010cf0:	60b9      	str	r1, [r7, #8]
 8010cf2:	4613      	mov	r3, r2
 8010cf4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8010cfa:	68bb      	ldr	r3, [r7, #8]
 8010cfc:	781b      	ldrb	r3, [r3, #0]
 8010cfe:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010d00:	68bb      	ldr	r3, [r7, #8]
 8010d02:	785b      	ldrb	r3, [r3, #1]
 8010d04:	2b01      	cmp	r3, #1
 8010d06:	f040 8185 	bne.w	8011014 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8010d0a:	68bb      	ldr	r3, [r7, #8]
 8010d0c:	691b      	ldr	r3, [r3, #16]
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d132      	bne.n	8010d78 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010d12:	69bb      	ldr	r3, [r7, #24]
 8010d14:	015a      	lsls	r2, r3, #5
 8010d16:	69fb      	ldr	r3, [r7, #28]
 8010d18:	4413      	add	r3, r2
 8010d1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d1e:	691a      	ldr	r2, [r3, #16]
 8010d20:	69bb      	ldr	r3, [r7, #24]
 8010d22:	0159      	lsls	r1, r3, #5
 8010d24:	69fb      	ldr	r3, [r7, #28]
 8010d26:	440b      	add	r3, r1
 8010d28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d2c:	4619      	mov	r1, r3
 8010d2e:	4ba7      	ldr	r3, [pc, #668]	@ (8010fcc <USB_EPStartXfer+0x2e4>)
 8010d30:	4013      	ands	r3, r2
 8010d32:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010d34:	69bb      	ldr	r3, [r7, #24]
 8010d36:	015a      	lsls	r2, r3, #5
 8010d38:	69fb      	ldr	r3, [r7, #28]
 8010d3a:	4413      	add	r3, r2
 8010d3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d40:	691b      	ldr	r3, [r3, #16]
 8010d42:	69ba      	ldr	r2, [r7, #24]
 8010d44:	0151      	lsls	r1, r2, #5
 8010d46:	69fa      	ldr	r2, [r7, #28]
 8010d48:	440a      	add	r2, r1
 8010d4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010d4e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010d52:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010d54:	69bb      	ldr	r3, [r7, #24]
 8010d56:	015a      	lsls	r2, r3, #5
 8010d58:	69fb      	ldr	r3, [r7, #28]
 8010d5a:	4413      	add	r3, r2
 8010d5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d60:	691a      	ldr	r2, [r3, #16]
 8010d62:	69bb      	ldr	r3, [r7, #24]
 8010d64:	0159      	lsls	r1, r3, #5
 8010d66:	69fb      	ldr	r3, [r7, #28]
 8010d68:	440b      	add	r3, r1
 8010d6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d6e:	4619      	mov	r1, r3
 8010d70:	4b97      	ldr	r3, [pc, #604]	@ (8010fd0 <USB_EPStartXfer+0x2e8>)
 8010d72:	4013      	ands	r3, r2
 8010d74:	610b      	str	r3, [r1, #16]
 8010d76:	e097      	b.n	8010ea8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010d78:	69bb      	ldr	r3, [r7, #24]
 8010d7a:	015a      	lsls	r2, r3, #5
 8010d7c:	69fb      	ldr	r3, [r7, #28]
 8010d7e:	4413      	add	r3, r2
 8010d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d84:	691a      	ldr	r2, [r3, #16]
 8010d86:	69bb      	ldr	r3, [r7, #24]
 8010d88:	0159      	lsls	r1, r3, #5
 8010d8a:	69fb      	ldr	r3, [r7, #28]
 8010d8c:	440b      	add	r3, r1
 8010d8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d92:	4619      	mov	r1, r3
 8010d94:	4b8e      	ldr	r3, [pc, #568]	@ (8010fd0 <USB_EPStartXfer+0x2e8>)
 8010d96:	4013      	ands	r3, r2
 8010d98:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010d9a:	69bb      	ldr	r3, [r7, #24]
 8010d9c:	015a      	lsls	r2, r3, #5
 8010d9e:	69fb      	ldr	r3, [r7, #28]
 8010da0:	4413      	add	r3, r2
 8010da2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010da6:	691a      	ldr	r2, [r3, #16]
 8010da8:	69bb      	ldr	r3, [r7, #24]
 8010daa:	0159      	lsls	r1, r3, #5
 8010dac:	69fb      	ldr	r3, [r7, #28]
 8010dae:	440b      	add	r3, r1
 8010db0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010db4:	4619      	mov	r1, r3
 8010db6:	4b85      	ldr	r3, [pc, #532]	@ (8010fcc <USB_EPStartXfer+0x2e4>)
 8010db8:	4013      	ands	r3, r2
 8010dba:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8010dbc:	69bb      	ldr	r3, [r7, #24]
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d11a      	bne.n	8010df8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8010dc2:	68bb      	ldr	r3, [r7, #8]
 8010dc4:	691a      	ldr	r2, [r3, #16]
 8010dc6:	68bb      	ldr	r3, [r7, #8]
 8010dc8:	689b      	ldr	r3, [r3, #8]
 8010dca:	429a      	cmp	r2, r3
 8010dcc:	d903      	bls.n	8010dd6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8010dce:	68bb      	ldr	r3, [r7, #8]
 8010dd0:	689a      	ldr	r2, [r3, #8]
 8010dd2:	68bb      	ldr	r3, [r7, #8]
 8010dd4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010dd6:	69bb      	ldr	r3, [r7, #24]
 8010dd8:	015a      	lsls	r2, r3, #5
 8010dda:	69fb      	ldr	r3, [r7, #28]
 8010ddc:	4413      	add	r3, r2
 8010dde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010de2:	691b      	ldr	r3, [r3, #16]
 8010de4:	69ba      	ldr	r2, [r7, #24]
 8010de6:	0151      	lsls	r1, r2, #5
 8010de8:	69fa      	ldr	r2, [r7, #28]
 8010dea:	440a      	add	r2, r1
 8010dec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010df0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010df4:	6113      	str	r3, [r2, #16]
 8010df6:	e044      	b.n	8010e82 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8010df8:	68bb      	ldr	r3, [r7, #8]
 8010dfa:	691a      	ldr	r2, [r3, #16]
 8010dfc:	68bb      	ldr	r3, [r7, #8]
 8010dfe:	689b      	ldr	r3, [r3, #8]
 8010e00:	4413      	add	r3, r2
 8010e02:	1e5a      	subs	r2, r3, #1
 8010e04:	68bb      	ldr	r3, [r7, #8]
 8010e06:	689b      	ldr	r3, [r3, #8]
 8010e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8010e0c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8010e0e:	69bb      	ldr	r3, [r7, #24]
 8010e10:	015a      	lsls	r2, r3, #5
 8010e12:	69fb      	ldr	r3, [r7, #28]
 8010e14:	4413      	add	r3, r2
 8010e16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e1a:	691a      	ldr	r2, [r3, #16]
 8010e1c:	8afb      	ldrh	r3, [r7, #22]
 8010e1e:	04d9      	lsls	r1, r3, #19
 8010e20:	4b6c      	ldr	r3, [pc, #432]	@ (8010fd4 <USB_EPStartXfer+0x2ec>)
 8010e22:	400b      	ands	r3, r1
 8010e24:	69b9      	ldr	r1, [r7, #24]
 8010e26:	0148      	lsls	r0, r1, #5
 8010e28:	69f9      	ldr	r1, [r7, #28]
 8010e2a:	4401      	add	r1, r0
 8010e2c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8010e30:	4313      	orrs	r3, r2
 8010e32:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8010e34:	68bb      	ldr	r3, [r7, #8]
 8010e36:	791b      	ldrb	r3, [r3, #4]
 8010e38:	2b01      	cmp	r3, #1
 8010e3a:	d122      	bne.n	8010e82 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8010e3c:	69bb      	ldr	r3, [r7, #24]
 8010e3e:	015a      	lsls	r2, r3, #5
 8010e40:	69fb      	ldr	r3, [r7, #28]
 8010e42:	4413      	add	r3, r2
 8010e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e48:	691b      	ldr	r3, [r3, #16]
 8010e4a:	69ba      	ldr	r2, [r7, #24]
 8010e4c:	0151      	lsls	r1, r2, #5
 8010e4e:	69fa      	ldr	r2, [r7, #28]
 8010e50:	440a      	add	r2, r1
 8010e52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010e56:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8010e5a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8010e5c:	69bb      	ldr	r3, [r7, #24]
 8010e5e:	015a      	lsls	r2, r3, #5
 8010e60:	69fb      	ldr	r3, [r7, #28]
 8010e62:	4413      	add	r3, r2
 8010e64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e68:	691a      	ldr	r2, [r3, #16]
 8010e6a:	8afb      	ldrh	r3, [r7, #22]
 8010e6c:	075b      	lsls	r3, r3, #29
 8010e6e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8010e72:	69b9      	ldr	r1, [r7, #24]
 8010e74:	0148      	lsls	r0, r1, #5
 8010e76:	69f9      	ldr	r1, [r7, #28]
 8010e78:	4401      	add	r1, r0
 8010e7a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8010e7e:	4313      	orrs	r3, r2
 8010e80:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8010e82:	69bb      	ldr	r3, [r7, #24]
 8010e84:	015a      	lsls	r2, r3, #5
 8010e86:	69fb      	ldr	r3, [r7, #28]
 8010e88:	4413      	add	r3, r2
 8010e8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e8e:	691a      	ldr	r2, [r3, #16]
 8010e90:	68bb      	ldr	r3, [r7, #8]
 8010e92:	691b      	ldr	r3, [r3, #16]
 8010e94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010e98:	69b9      	ldr	r1, [r7, #24]
 8010e9a:	0148      	lsls	r0, r1, #5
 8010e9c:	69f9      	ldr	r1, [r7, #28]
 8010e9e:	4401      	add	r1, r0
 8010ea0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8010ea4:	4313      	orrs	r3, r2
 8010ea6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010ea8:	79fb      	ldrb	r3, [r7, #7]
 8010eaa:	2b01      	cmp	r3, #1
 8010eac:	d14b      	bne.n	8010f46 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8010eae:	68bb      	ldr	r3, [r7, #8]
 8010eb0:	69db      	ldr	r3, [r3, #28]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d009      	beq.n	8010eca <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010eb6:	69bb      	ldr	r3, [r7, #24]
 8010eb8:	015a      	lsls	r2, r3, #5
 8010eba:	69fb      	ldr	r3, [r7, #28]
 8010ebc:	4413      	add	r3, r2
 8010ebe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010ec2:	461a      	mov	r2, r3
 8010ec4:	68bb      	ldr	r3, [r7, #8]
 8010ec6:	69db      	ldr	r3, [r3, #28]
 8010ec8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8010eca:	68bb      	ldr	r3, [r7, #8]
 8010ecc:	791b      	ldrb	r3, [r3, #4]
 8010ece:	2b01      	cmp	r3, #1
 8010ed0:	d128      	bne.n	8010f24 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010ed2:	69fb      	ldr	r3, [r7, #28]
 8010ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010ed8:	689b      	ldr	r3, [r3, #8]
 8010eda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d110      	bne.n	8010f04 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010ee2:	69bb      	ldr	r3, [r7, #24]
 8010ee4:	015a      	lsls	r2, r3, #5
 8010ee6:	69fb      	ldr	r3, [r7, #28]
 8010ee8:	4413      	add	r3, r2
 8010eea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	69ba      	ldr	r2, [r7, #24]
 8010ef2:	0151      	lsls	r1, r2, #5
 8010ef4:	69fa      	ldr	r2, [r7, #28]
 8010ef6:	440a      	add	r2, r1
 8010ef8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010efc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8010f00:	6013      	str	r3, [r2, #0]
 8010f02:	e00f      	b.n	8010f24 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8010f04:	69bb      	ldr	r3, [r7, #24]
 8010f06:	015a      	lsls	r2, r3, #5
 8010f08:	69fb      	ldr	r3, [r7, #28]
 8010f0a:	4413      	add	r3, r2
 8010f0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	69ba      	ldr	r2, [r7, #24]
 8010f14:	0151      	lsls	r1, r2, #5
 8010f16:	69fa      	ldr	r2, [r7, #28]
 8010f18:	440a      	add	r2, r1
 8010f1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010f1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010f22:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010f24:	69bb      	ldr	r3, [r7, #24]
 8010f26:	015a      	lsls	r2, r3, #5
 8010f28:	69fb      	ldr	r3, [r7, #28]
 8010f2a:	4413      	add	r3, r2
 8010f2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	69ba      	ldr	r2, [r7, #24]
 8010f34:	0151      	lsls	r1, r2, #5
 8010f36:	69fa      	ldr	r2, [r7, #28]
 8010f38:	440a      	add	r2, r1
 8010f3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010f3e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8010f42:	6013      	str	r3, [r2, #0]
 8010f44:	e169      	b.n	801121a <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010f46:	69bb      	ldr	r3, [r7, #24]
 8010f48:	015a      	lsls	r2, r3, #5
 8010f4a:	69fb      	ldr	r3, [r7, #28]
 8010f4c:	4413      	add	r3, r2
 8010f4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	69ba      	ldr	r2, [r7, #24]
 8010f56:	0151      	lsls	r1, r2, #5
 8010f58:	69fa      	ldr	r2, [r7, #28]
 8010f5a:	440a      	add	r2, r1
 8010f5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010f60:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8010f64:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010f66:	68bb      	ldr	r3, [r7, #8]
 8010f68:	791b      	ldrb	r3, [r3, #4]
 8010f6a:	2b01      	cmp	r3, #1
 8010f6c:	d015      	beq.n	8010f9a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8010f6e:	68bb      	ldr	r3, [r7, #8]
 8010f70:	691b      	ldr	r3, [r3, #16]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	f000 8151 	beq.w	801121a <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8010f78:	69fb      	ldr	r3, [r7, #28]
 8010f7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010f7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010f80:	68bb      	ldr	r3, [r7, #8]
 8010f82:	781b      	ldrb	r3, [r3, #0]
 8010f84:	f003 030f 	and.w	r3, r3, #15
 8010f88:	2101      	movs	r1, #1
 8010f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8010f8e:	69f9      	ldr	r1, [r7, #28]
 8010f90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010f94:	4313      	orrs	r3, r2
 8010f96:	634b      	str	r3, [r1, #52]	@ 0x34
 8010f98:	e13f      	b.n	801121a <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010f9a:	69fb      	ldr	r3, [r7, #28]
 8010f9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010fa0:	689b      	ldr	r3, [r3, #8]
 8010fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d116      	bne.n	8010fd8 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010faa:	69bb      	ldr	r3, [r7, #24]
 8010fac:	015a      	lsls	r2, r3, #5
 8010fae:	69fb      	ldr	r3, [r7, #28]
 8010fb0:	4413      	add	r3, r2
 8010fb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	69ba      	ldr	r2, [r7, #24]
 8010fba:	0151      	lsls	r1, r2, #5
 8010fbc:	69fa      	ldr	r2, [r7, #28]
 8010fbe:	440a      	add	r2, r1
 8010fc0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010fc4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8010fc8:	6013      	str	r3, [r2, #0]
 8010fca:	e015      	b.n	8010ff8 <USB_EPStartXfer+0x310>
 8010fcc:	e007ffff 	.word	0xe007ffff
 8010fd0:	fff80000 	.word	0xfff80000
 8010fd4:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8010fd8:	69bb      	ldr	r3, [r7, #24]
 8010fda:	015a      	lsls	r2, r3, #5
 8010fdc:	69fb      	ldr	r3, [r7, #28]
 8010fde:	4413      	add	r3, r2
 8010fe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	69ba      	ldr	r2, [r7, #24]
 8010fe8:	0151      	lsls	r1, r2, #5
 8010fea:	69fa      	ldr	r2, [r7, #28]
 8010fec:	440a      	add	r2, r1
 8010fee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010ff6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8010ff8:	68bb      	ldr	r3, [r7, #8]
 8010ffa:	68d9      	ldr	r1, [r3, #12]
 8010ffc:	68bb      	ldr	r3, [r7, #8]
 8010ffe:	781a      	ldrb	r2, [r3, #0]
 8011000:	68bb      	ldr	r3, [r7, #8]
 8011002:	691b      	ldr	r3, [r3, #16]
 8011004:	b298      	uxth	r0, r3
 8011006:	79fb      	ldrb	r3, [r7, #7]
 8011008:	9300      	str	r3, [sp, #0]
 801100a:	4603      	mov	r3, r0
 801100c:	68f8      	ldr	r0, [r7, #12]
 801100e:	f000 f9b9 	bl	8011384 <USB_WritePacket>
 8011012:	e102      	b.n	801121a <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8011014:	69bb      	ldr	r3, [r7, #24]
 8011016:	015a      	lsls	r2, r3, #5
 8011018:	69fb      	ldr	r3, [r7, #28]
 801101a:	4413      	add	r3, r2
 801101c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011020:	691a      	ldr	r2, [r3, #16]
 8011022:	69bb      	ldr	r3, [r7, #24]
 8011024:	0159      	lsls	r1, r3, #5
 8011026:	69fb      	ldr	r3, [r7, #28]
 8011028:	440b      	add	r3, r1
 801102a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801102e:	4619      	mov	r1, r3
 8011030:	4b7c      	ldr	r3, [pc, #496]	@ (8011224 <USB_EPStartXfer+0x53c>)
 8011032:	4013      	ands	r3, r2
 8011034:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8011036:	69bb      	ldr	r3, [r7, #24]
 8011038:	015a      	lsls	r2, r3, #5
 801103a:	69fb      	ldr	r3, [r7, #28]
 801103c:	4413      	add	r3, r2
 801103e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011042:	691a      	ldr	r2, [r3, #16]
 8011044:	69bb      	ldr	r3, [r7, #24]
 8011046:	0159      	lsls	r1, r3, #5
 8011048:	69fb      	ldr	r3, [r7, #28]
 801104a:	440b      	add	r3, r1
 801104c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011050:	4619      	mov	r1, r3
 8011052:	4b75      	ldr	r3, [pc, #468]	@ (8011228 <USB_EPStartXfer+0x540>)
 8011054:	4013      	ands	r3, r2
 8011056:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8011058:	69bb      	ldr	r3, [r7, #24]
 801105a:	2b00      	cmp	r3, #0
 801105c:	d12f      	bne.n	80110be <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 801105e:	68bb      	ldr	r3, [r7, #8]
 8011060:	691b      	ldr	r3, [r3, #16]
 8011062:	2b00      	cmp	r3, #0
 8011064:	d003      	beq.n	801106e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8011066:	68bb      	ldr	r3, [r7, #8]
 8011068:	689a      	ldr	r2, [r3, #8]
 801106a:	68bb      	ldr	r3, [r7, #8]
 801106c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801106e:	68bb      	ldr	r3, [r7, #8]
 8011070:	689a      	ldr	r2, [r3, #8]
 8011072:	68bb      	ldr	r3, [r7, #8]
 8011074:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8011076:	69bb      	ldr	r3, [r7, #24]
 8011078:	015a      	lsls	r2, r3, #5
 801107a:	69fb      	ldr	r3, [r7, #28]
 801107c:	4413      	add	r3, r2
 801107e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011082:	691a      	ldr	r2, [r3, #16]
 8011084:	68bb      	ldr	r3, [r7, #8]
 8011086:	6a1b      	ldr	r3, [r3, #32]
 8011088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801108c:	69b9      	ldr	r1, [r7, #24]
 801108e:	0148      	lsls	r0, r1, #5
 8011090:	69f9      	ldr	r1, [r7, #28]
 8011092:	4401      	add	r1, r0
 8011094:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011098:	4313      	orrs	r3, r2
 801109a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801109c:	69bb      	ldr	r3, [r7, #24]
 801109e:	015a      	lsls	r2, r3, #5
 80110a0:	69fb      	ldr	r3, [r7, #28]
 80110a2:	4413      	add	r3, r2
 80110a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80110a8:	691b      	ldr	r3, [r3, #16]
 80110aa:	69ba      	ldr	r2, [r7, #24]
 80110ac:	0151      	lsls	r1, r2, #5
 80110ae:	69fa      	ldr	r2, [r7, #28]
 80110b0:	440a      	add	r2, r1
 80110b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80110b6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80110ba:	6113      	str	r3, [r2, #16]
 80110bc:	e05f      	b.n	801117e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80110be:	68bb      	ldr	r3, [r7, #8]
 80110c0:	691b      	ldr	r3, [r3, #16]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d123      	bne.n	801110e <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80110c6:	69bb      	ldr	r3, [r7, #24]
 80110c8:	015a      	lsls	r2, r3, #5
 80110ca:	69fb      	ldr	r3, [r7, #28]
 80110cc:	4413      	add	r3, r2
 80110ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80110d2:	691a      	ldr	r2, [r3, #16]
 80110d4:	68bb      	ldr	r3, [r7, #8]
 80110d6:	689b      	ldr	r3, [r3, #8]
 80110d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80110dc:	69b9      	ldr	r1, [r7, #24]
 80110de:	0148      	lsls	r0, r1, #5
 80110e0:	69f9      	ldr	r1, [r7, #28]
 80110e2:	4401      	add	r1, r0
 80110e4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80110e8:	4313      	orrs	r3, r2
 80110ea:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80110ec:	69bb      	ldr	r3, [r7, #24]
 80110ee:	015a      	lsls	r2, r3, #5
 80110f0:	69fb      	ldr	r3, [r7, #28]
 80110f2:	4413      	add	r3, r2
 80110f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80110f8:	691b      	ldr	r3, [r3, #16]
 80110fa:	69ba      	ldr	r2, [r7, #24]
 80110fc:	0151      	lsls	r1, r2, #5
 80110fe:	69fa      	ldr	r2, [r7, #28]
 8011100:	440a      	add	r2, r1
 8011102:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011106:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801110a:	6113      	str	r3, [r2, #16]
 801110c:	e037      	b.n	801117e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801110e:	68bb      	ldr	r3, [r7, #8]
 8011110:	691a      	ldr	r2, [r3, #16]
 8011112:	68bb      	ldr	r3, [r7, #8]
 8011114:	689b      	ldr	r3, [r3, #8]
 8011116:	4413      	add	r3, r2
 8011118:	1e5a      	subs	r2, r3, #1
 801111a:	68bb      	ldr	r3, [r7, #8]
 801111c:	689b      	ldr	r3, [r3, #8]
 801111e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011122:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8011124:	68bb      	ldr	r3, [r7, #8]
 8011126:	689b      	ldr	r3, [r3, #8]
 8011128:	8afa      	ldrh	r2, [r7, #22]
 801112a:	fb03 f202 	mul.w	r2, r3, r2
 801112e:	68bb      	ldr	r3, [r7, #8]
 8011130:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8011132:	69bb      	ldr	r3, [r7, #24]
 8011134:	015a      	lsls	r2, r3, #5
 8011136:	69fb      	ldr	r3, [r7, #28]
 8011138:	4413      	add	r3, r2
 801113a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801113e:	691a      	ldr	r2, [r3, #16]
 8011140:	8afb      	ldrh	r3, [r7, #22]
 8011142:	04d9      	lsls	r1, r3, #19
 8011144:	4b39      	ldr	r3, [pc, #228]	@ (801122c <USB_EPStartXfer+0x544>)
 8011146:	400b      	ands	r3, r1
 8011148:	69b9      	ldr	r1, [r7, #24]
 801114a:	0148      	lsls	r0, r1, #5
 801114c:	69f9      	ldr	r1, [r7, #28]
 801114e:	4401      	add	r1, r0
 8011150:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011154:	4313      	orrs	r3, r2
 8011156:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8011158:	69bb      	ldr	r3, [r7, #24]
 801115a:	015a      	lsls	r2, r3, #5
 801115c:	69fb      	ldr	r3, [r7, #28]
 801115e:	4413      	add	r3, r2
 8011160:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011164:	691a      	ldr	r2, [r3, #16]
 8011166:	68bb      	ldr	r3, [r7, #8]
 8011168:	6a1b      	ldr	r3, [r3, #32]
 801116a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801116e:	69b9      	ldr	r1, [r7, #24]
 8011170:	0148      	lsls	r0, r1, #5
 8011172:	69f9      	ldr	r1, [r7, #28]
 8011174:	4401      	add	r1, r0
 8011176:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801117a:	4313      	orrs	r3, r2
 801117c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801117e:	79fb      	ldrb	r3, [r7, #7]
 8011180:	2b01      	cmp	r3, #1
 8011182:	d10d      	bne.n	80111a0 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8011184:	68bb      	ldr	r3, [r7, #8]
 8011186:	68db      	ldr	r3, [r3, #12]
 8011188:	2b00      	cmp	r3, #0
 801118a:	d009      	beq.n	80111a0 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801118c:	68bb      	ldr	r3, [r7, #8]
 801118e:	68d9      	ldr	r1, [r3, #12]
 8011190:	69bb      	ldr	r3, [r7, #24]
 8011192:	015a      	lsls	r2, r3, #5
 8011194:	69fb      	ldr	r3, [r7, #28]
 8011196:	4413      	add	r3, r2
 8011198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801119c:	460a      	mov	r2, r1
 801119e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80111a0:	68bb      	ldr	r3, [r7, #8]
 80111a2:	791b      	ldrb	r3, [r3, #4]
 80111a4:	2b01      	cmp	r3, #1
 80111a6:	d128      	bne.n	80111fa <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80111a8:	69fb      	ldr	r3, [r7, #28]
 80111aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80111ae:	689b      	ldr	r3, [r3, #8]
 80111b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d110      	bne.n	80111da <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80111b8:	69bb      	ldr	r3, [r7, #24]
 80111ba:	015a      	lsls	r2, r3, #5
 80111bc:	69fb      	ldr	r3, [r7, #28]
 80111be:	4413      	add	r3, r2
 80111c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	69ba      	ldr	r2, [r7, #24]
 80111c8:	0151      	lsls	r1, r2, #5
 80111ca:	69fa      	ldr	r2, [r7, #28]
 80111cc:	440a      	add	r2, r1
 80111ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80111d2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80111d6:	6013      	str	r3, [r2, #0]
 80111d8:	e00f      	b.n	80111fa <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80111da:	69bb      	ldr	r3, [r7, #24]
 80111dc:	015a      	lsls	r2, r3, #5
 80111de:	69fb      	ldr	r3, [r7, #28]
 80111e0:	4413      	add	r3, r2
 80111e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	69ba      	ldr	r2, [r7, #24]
 80111ea:	0151      	lsls	r1, r2, #5
 80111ec:	69fa      	ldr	r2, [r7, #28]
 80111ee:	440a      	add	r2, r1
 80111f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80111f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80111f8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80111fa:	69bb      	ldr	r3, [r7, #24]
 80111fc:	015a      	lsls	r2, r3, #5
 80111fe:	69fb      	ldr	r3, [r7, #28]
 8011200:	4413      	add	r3, r2
 8011202:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	69ba      	ldr	r2, [r7, #24]
 801120a:	0151      	lsls	r1, r2, #5
 801120c:	69fa      	ldr	r2, [r7, #28]
 801120e:	440a      	add	r2, r1
 8011210:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011214:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8011218:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801121a:	2300      	movs	r3, #0
}
 801121c:	4618      	mov	r0, r3
 801121e:	3720      	adds	r7, #32
 8011220:	46bd      	mov	sp, r7
 8011222:	bd80      	pop	{r7, pc}
 8011224:	fff80000 	.word	0xfff80000
 8011228:	e007ffff 	.word	0xe007ffff
 801122c:	1ff80000 	.word	0x1ff80000

08011230 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8011230:	b480      	push	{r7}
 8011232:	b087      	sub	sp, #28
 8011234:	af00      	add	r7, sp, #0
 8011236:	6078      	str	r0, [r7, #4]
 8011238:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801123a:	2300      	movs	r3, #0
 801123c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801123e:	2300      	movs	r3, #0
 8011240:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011246:	683b      	ldr	r3, [r7, #0]
 8011248:	785b      	ldrb	r3, [r3, #1]
 801124a:	2b01      	cmp	r3, #1
 801124c:	d14a      	bne.n	80112e4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801124e:	683b      	ldr	r3, [r7, #0]
 8011250:	781b      	ldrb	r3, [r3, #0]
 8011252:	015a      	lsls	r2, r3, #5
 8011254:	693b      	ldr	r3, [r7, #16]
 8011256:	4413      	add	r3, r2
 8011258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011262:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011266:	f040 8086 	bne.w	8011376 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801126a:	683b      	ldr	r3, [r7, #0]
 801126c:	781b      	ldrb	r3, [r3, #0]
 801126e:	015a      	lsls	r2, r3, #5
 8011270:	693b      	ldr	r3, [r7, #16]
 8011272:	4413      	add	r3, r2
 8011274:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	683a      	ldr	r2, [r7, #0]
 801127c:	7812      	ldrb	r2, [r2, #0]
 801127e:	0151      	lsls	r1, r2, #5
 8011280:	693a      	ldr	r2, [r7, #16]
 8011282:	440a      	add	r2, r1
 8011284:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011288:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801128c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801128e:	683b      	ldr	r3, [r7, #0]
 8011290:	781b      	ldrb	r3, [r3, #0]
 8011292:	015a      	lsls	r2, r3, #5
 8011294:	693b      	ldr	r3, [r7, #16]
 8011296:	4413      	add	r3, r2
 8011298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	683a      	ldr	r2, [r7, #0]
 80112a0:	7812      	ldrb	r2, [r2, #0]
 80112a2:	0151      	lsls	r1, r2, #5
 80112a4:	693a      	ldr	r2, [r7, #16]
 80112a6:	440a      	add	r2, r1
 80112a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80112ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80112b0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80112b2:	68fb      	ldr	r3, [r7, #12]
 80112b4:	3301      	adds	r3, #1
 80112b6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	f242 7210 	movw	r2, #10000	@ 0x2710
 80112be:	4293      	cmp	r3, r2
 80112c0:	d902      	bls.n	80112c8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80112c2:	2301      	movs	r3, #1
 80112c4:	75fb      	strb	r3, [r7, #23]
          break;
 80112c6:	e056      	b.n	8011376 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80112c8:	683b      	ldr	r3, [r7, #0]
 80112ca:	781b      	ldrb	r3, [r3, #0]
 80112cc:	015a      	lsls	r2, r3, #5
 80112ce:	693b      	ldr	r3, [r7, #16]
 80112d0:	4413      	add	r3, r2
 80112d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80112dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80112e0:	d0e7      	beq.n	80112b2 <USB_EPStopXfer+0x82>
 80112e2:	e048      	b.n	8011376 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80112e4:	683b      	ldr	r3, [r7, #0]
 80112e6:	781b      	ldrb	r3, [r3, #0]
 80112e8:	015a      	lsls	r2, r3, #5
 80112ea:	693b      	ldr	r3, [r7, #16]
 80112ec:	4413      	add	r3, r2
 80112ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80112f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80112fc:	d13b      	bne.n	8011376 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80112fe:	683b      	ldr	r3, [r7, #0]
 8011300:	781b      	ldrb	r3, [r3, #0]
 8011302:	015a      	lsls	r2, r3, #5
 8011304:	693b      	ldr	r3, [r7, #16]
 8011306:	4413      	add	r3, r2
 8011308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	683a      	ldr	r2, [r7, #0]
 8011310:	7812      	ldrb	r2, [r2, #0]
 8011312:	0151      	lsls	r1, r2, #5
 8011314:	693a      	ldr	r2, [r7, #16]
 8011316:	440a      	add	r2, r1
 8011318:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801131c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011320:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8011322:	683b      	ldr	r3, [r7, #0]
 8011324:	781b      	ldrb	r3, [r3, #0]
 8011326:	015a      	lsls	r2, r3, #5
 8011328:	693b      	ldr	r3, [r7, #16]
 801132a:	4413      	add	r3, r2
 801132c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	683a      	ldr	r2, [r7, #0]
 8011334:	7812      	ldrb	r2, [r2, #0]
 8011336:	0151      	lsls	r1, r2, #5
 8011338:	693a      	ldr	r2, [r7, #16]
 801133a:	440a      	add	r2, r1
 801133c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011340:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011344:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	3301      	adds	r3, #1
 801134a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801134c:	68fb      	ldr	r3, [r7, #12]
 801134e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8011352:	4293      	cmp	r3, r2
 8011354:	d902      	bls.n	801135c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8011356:	2301      	movs	r3, #1
 8011358:	75fb      	strb	r3, [r7, #23]
          break;
 801135a:	e00c      	b.n	8011376 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 801135c:	683b      	ldr	r3, [r7, #0]
 801135e:	781b      	ldrb	r3, [r3, #0]
 8011360:	015a      	lsls	r2, r3, #5
 8011362:	693b      	ldr	r3, [r7, #16]
 8011364:	4413      	add	r3, r2
 8011366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011370:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011374:	d0e7      	beq.n	8011346 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8011376:	7dfb      	ldrb	r3, [r7, #23]
}
 8011378:	4618      	mov	r0, r3
 801137a:	371c      	adds	r7, #28
 801137c:	46bd      	mov	sp, r7
 801137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011382:	4770      	bx	lr

08011384 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8011384:	b480      	push	{r7}
 8011386:	b089      	sub	sp, #36	@ 0x24
 8011388:	af00      	add	r7, sp, #0
 801138a:	60f8      	str	r0, [r7, #12]
 801138c:	60b9      	str	r1, [r7, #8]
 801138e:	4611      	mov	r1, r2
 8011390:	461a      	mov	r2, r3
 8011392:	460b      	mov	r3, r1
 8011394:	71fb      	strb	r3, [r7, #7]
 8011396:	4613      	mov	r3, r2
 8011398:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801139e:	68bb      	ldr	r3, [r7, #8]
 80113a0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80113a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d123      	bne.n	80113f2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80113aa:	88bb      	ldrh	r3, [r7, #4]
 80113ac:	3303      	adds	r3, #3
 80113ae:	089b      	lsrs	r3, r3, #2
 80113b0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80113b2:	2300      	movs	r3, #0
 80113b4:	61bb      	str	r3, [r7, #24]
 80113b6:	e018      	b.n	80113ea <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80113b8:	79fb      	ldrb	r3, [r7, #7]
 80113ba:	031a      	lsls	r2, r3, #12
 80113bc:	697b      	ldr	r3, [r7, #20]
 80113be:	4413      	add	r3, r2
 80113c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80113c4:	461a      	mov	r2, r3
 80113c6:	69fb      	ldr	r3, [r7, #28]
 80113c8:	681b      	ldr	r3, [r3, #0]
 80113ca:	6013      	str	r3, [r2, #0]
      pSrc++;
 80113cc:	69fb      	ldr	r3, [r7, #28]
 80113ce:	3301      	adds	r3, #1
 80113d0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80113d2:	69fb      	ldr	r3, [r7, #28]
 80113d4:	3301      	adds	r3, #1
 80113d6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80113d8:	69fb      	ldr	r3, [r7, #28]
 80113da:	3301      	adds	r3, #1
 80113dc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80113de:	69fb      	ldr	r3, [r7, #28]
 80113e0:	3301      	adds	r3, #1
 80113e2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80113e4:	69bb      	ldr	r3, [r7, #24]
 80113e6:	3301      	adds	r3, #1
 80113e8:	61bb      	str	r3, [r7, #24]
 80113ea:	69ba      	ldr	r2, [r7, #24]
 80113ec:	693b      	ldr	r3, [r7, #16]
 80113ee:	429a      	cmp	r2, r3
 80113f0:	d3e2      	bcc.n	80113b8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80113f2:	2300      	movs	r3, #0
}
 80113f4:	4618      	mov	r0, r3
 80113f6:	3724      	adds	r7, #36	@ 0x24
 80113f8:	46bd      	mov	sp, r7
 80113fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113fe:	4770      	bx	lr

08011400 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8011400:	b480      	push	{r7}
 8011402:	b08b      	sub	sp, #44	@ 0x2c
 8011404:	af00      	add	r7, sp, #0
 8011406:	60f8      	str	r0, [r7, #12]
 8011408:	60b9      	str	r1, [r7, #8]
 801140a:	4613      	mov	r3, r2
 801140c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8011412:	68bb      	ldr	r3, [r7, #8]
 8011414:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8011416:	88fb      	ldrh	r3, [r7, #6]
 8011418:	089b      	lsrs	r3, r3, #2
 801141a:	b29b      	uxth	r3, r3
 801141c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801141e:	88fb      	ldrh	r3, [r7, #6]
 8011420:	f003 0303 	and.w	r3, r3, #3
 8011424:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8011426:	2300      	movs	r3, #0
 8011428:	623b      	str	r3, [r7, #32]
 801142a:	e014      	b.n	8011456 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801142c:	69bb      	ldr	r3, [r7, #24]
 801142e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011432:	681a      	ldr	r2, [r3, #0]
 8011434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011436:	601a      	str	r2, [r3, #0]
    pDest++;
 8011438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801143a:	3301      	adds	r3, #1
 801143c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801143e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011440:	3301      	adds	r3, #1
 8011442:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011446:	3301      	adds	r3, #1
 8011448:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801144a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801144c:	3301      	adds	r3, #1
 801144e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8011450:	6a3b      	ldr	r3, [r7, #32]
 8011452:	3301      	adds	r3, #1
 8011454:	623b      	str	r3, [r7, #32]
 8011456:	6a3a      	ldr	r2, [r7, #32]
 8011458:	697b      	ldr	r3, [r7, #20]
 801145a:	429a      	cmp	r2, r3
 801145c:	d3e6      	bcc.n	801142c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801145e:	8bfb      	ldrh	r3, [r7, #30]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d01e      	beq.n	80114a2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8011464:	2300      	movs	r3, #0
 8011466:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011468:	69bb      	ldr	r3, [r7, #24]
 801146a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801146e:	461a      	mov	r2, r3
 8011470:	f107 0310 	add.w	r3, r7, #16
 8011474:	6812      	ldr	r2, [r2, #0]
 8011476:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011478:	693a      	ldr	r2, [r7, #16]
 801147a:	6a3b      	ldr	r3, [r7, #32]
 801147c:	b2db      	uxtb	r3, r3
 801147e:	00db      	lsls	r3, r3, #3
 8011480:	fa22 f303 	lsr.w	r3, r2, r3
 8011484:	b2da      	uxtb	r2, r3
 8011486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011488:	701a      	strb	r2, [r3, #0]
      i++;
 801148a:	6a3b      	ldr	r3, [r7, #32]
 801148c:	3301      	adds	r3, #1
 801148e:	623b      	str	r3, [r7, #32]
      pDest++;
 8011490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011492:	3301      	adds	r3, #1
 8011494:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8011496:	8bfb      	ldrh	r3, [r7, #30]
 8011498:	3b01      	subs	r3, #1
 801149a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 801149c:	8bfb      	ldrh	r3, [r7, #30]
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d1ea      	bne.n	8011478 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80114a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80114a4:	4618      	mov	r0, r3
 80114a6:	372c      	adds	r7, #44	@ 0x2c
 80114a8:	46bd      	mov	sp, r7
 80114aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ae:	4770      	bx	lr

080114b0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80114b0:	b480      	push	{r7}
 80114b2:	b085      	sub	sp, #20
 80114b4:	af00      	add	r7, sp, #0
 80114b6:	6078      	str	r0, [r7, #4]
 80114b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80114be:	683b      	ldr	r3, [r7, #0]
 80114c0:	781b      	ldrb	r3, [r3, #0]
 80114c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80114c4:	683b      	ldr	r3, [r7, #0]
 80114c6:	785b      	ldrb	r3, [r3, #1]
 80114c8:	2b01      	cmp	r3, #1
 80114ca:	d12c      	bne.n	8011526 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80114cc:	68bb      	ldr	r3, [r7, #8]
 80114ce:	015a      	lsls	r2, r3, #5
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	4413      	add	r3, r2
 80114d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	2b00      	cmp	r3, #0
 80114dc:	db12      	blt.n	8011504 <USB_EPSetStall+0x54>
 80114de:	68bb      	ldr	r3, [r7, #8]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d00f      	beq.n	8011504 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80114e4:	68bb      	ldr	r3, [r7, #8]
 80114e6:	015a      	lsls	r2, r3, #5
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	4413      	add	r3, r2
 80114ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	68ba      	ldr	r2, [r7, #8]
 80114f4:	0151      	lsls	r1, r2, #5
 80114f6:	68fa      	ldr	r2, [r7, #12]
 80114f8:	440a      	add	r2, r1
 80114fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80114fe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8011502:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8011504:	68bb      	ldr	r3, [r7, #8]
 8011506:	015a      	lsls	r2, r3, #5
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	4413      	add	r3, r2
 801150c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011510:	681b      	ldr	r3, [r3, #0]
 8011512:	68ba      	ldr	r2, [r7, #8]
 8011514:	0151      	lsls	r1, r2, #5
 8011516:	68fa      	ldr	r2, [r7, #12]
 8011518:	440a      	add	r2, r1
 801151a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801151e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011522:	6013      	str	r3, [r2, #0]
 8011524:	e02b      	b.n	801157e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8011526:	68bb      	ldr	r3, [r7, #8]
 8011528:	015a      	lsls	r2, r3, #5
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	4413      	add	r3, r2
 801152e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	2b00      	cmp	r3, #0
 8011536:	db12      	blt.n	801155e <USB_EPSetStall+0xae>
 8011538:	68bb      	ldr	r3, [r7, #8]
 801153a:	2b00      	cmp	r3, #0
 801153c:	d00f      	beq.n	801155e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801153e:	68bb      	ldr	r3, [r7, #8]
 8011540:	015a      	lsls	r2, r3, #5
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	4413      	add	r3, r2
 8011546:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	68ba      	ldr	r2, [r7, #8]
 801154e:	0151      	lsls	r1, r2, #5
 8011550:	68fa      	ldr	r2, [r7, #12]
 8011552:	440a      	add	r2, r1
 8011554:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011558:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801155c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801155e:	68bb      	ldr	r3, [r7, #8]
 8011560:	015a      	lsls	r2, r3, #5
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	4413      	add	r3, r2
 8011566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	68ba      	ldr	r2, [r7, #8]
 801156e:	0151      	lsls	r1, r2, #5
 8011570:	68fa      	ldr	r2, [r7, #12]
 8011572:	440a      	add	r2, r1
 8011574:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011578:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801157c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801157e:	2300      	movs	r3, #0
}
 8011580:	4618      	mov	r0, r3
 8011582:	3714      	adds	r7, #20
 8011584:	46bd      	mov	sp, r7
 8011586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158a:	4770      	bx	lr

0801158c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801158c:	b480      	push	{r7}
 801158e:	b085      	sub	sp, #20
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
 8011594:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801159a:	683b      	ldr	r3, [r7, #0]
 801159c:	781b      	ldrb	r3, [r3, #0]
 801159e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80115a0:	683b      	ldr	r3, [r7, #0]
 80115a2:	785b      	ldrb	r3, [r3, #1]
 80115a4:	2b01      	cmp	r3, #1
 80115a6:	d128      	bne.n	80115fa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80115a8:	68bb      	ldr	r3, [r7, #8]
 80115aa:	015a      	lsls	r2, r3, #5
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	4413      	add	r3, r2
 80115b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	68ba      	ldr	r2, [r7, #8]
 80115b8:	0151      	lsls	r1, r2, #5
 80115ba:	68fa      	ldr	r2, [r7, #12]
 80115bc:	440a      	add	r2, r1
 80115be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80115c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80115c6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80115c8:	683b      	ldr	r3, [r7, #0]
 80115ca:	791b      	ldrb	r3, [r3, #4]
 80115cc:	2b03      	cmp	r3, #3
 80115ce:	d003      	beq.n	80115d8 <USB_EPClearStall+0x4c>
 80115d0:	683b      	ldr	r3, [r7, #0]
 80115d2:	791b      	ldrb	r3, [r3, #4]
 80115d4:	2b02      	cmp	r3, #2
 80115d6:	d138      	bne.n	801164a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80115d8:	68bb      	ldr	r3, [r7, #8]
 80115da:	015a      	lsls	r2, r3, #5
 80115dc:	68fb      	ldr	r3, [r7, #12]
 80115de:	4413      	add	r3, r2
 80115e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	68ba      	ldr	r2, [r7, #8]
 80115e8:	0151      	lsls	r1, r2, #5
 80115ea:	68fa      	ldr	r2, [r7, #12]
 80115ec:	440a      	add	r2, r1
 80115ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80115f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80115f6:	6013      	str	r3, [r2, #0]
 80115f8:	e027      	b.n	801164a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80115fa:	68bb      	ldr	r3, [r7, #8]
 80115fc:	015a      	lsls	r2, r3, #5
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	4413      	add	r3, r2
 8011602:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	68ba      	ldr	r2, [r7, #8]
 801160a:	0151      	lsls	r1, r2, #5
 801160c:	68fa      	ldr	r2, [r7, #12]
 801160e:	440a      	add	r2, r1
 8011610:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011614:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8011618:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801161a:	683b      	ldr	r3, [r7, #0]
 801161c:	791b      	ldrb	r3, [r3, #4]
 801161e:	2b03      	cmp	r3, #3
 8011620:	d003      	beq.n	801162a <USB_EPClearStall+0x9e>
 8011622:	683b      	ldr	r3, [r7, #0]
 8011624:	791b      	ldrb	r3, [r3, #4]
 8011626:	2b02      	cmp	r3, #2
 8011628:	d10f      	bne.n	801164a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801162a:	68bb      	ldr	r3, [r7, #8]
 801162c:	015a      	lsls	r2, r3, #5
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	4413      	add	r3, r2
 8011632:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	68ba      	ldr	r2, [r7, #8]
 801163a:	0151      	lsls	r1, r2, #5
 801163c:	68fa      	ldr	r2, [r7, #12]
 801163e:	440a      	add	r2, r1
 8011640:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011644:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011648:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801164a:	2300      	movs	r3, #0
}
 801164c:	4618      	mov	r0, r3
 801164e:	3714      	adds	r7, #20
 8011650:	46bd      	mov	sp, r7
 8011652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011656:	4770      	bx	lr

08011658 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8011658:	b480      	push	{r7}
 801165a:	b085      	sub	sp, #20
 801165c:	af00      	add	r7, sp, #0
 801165e:	6078      	str	r0, [r7, #4]
 8011660:	460b      	mov	r3, r1
 8011662:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8011668:	68fb      	ldr	r3, [r7, #12]
 801166a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	68fa      	ldr	r2, [r7, #12]
 8011672:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011676:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801167a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011682:	681a      	ldr	r2, [r3, #0]
 8011684:	78fb      	ldrb	r3, [r7, #3]
 8011686:	011b      	lsls	r3, r3, #4
 8011688:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 801168c:	68f9      	ldr	r1, [r7, #12]
 801168e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011692:	4313      	orrs	r3, r2
 8011694:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8011696:	2300      	movs	r3, #0
}
 8011698:	4618      	mov	r0, r3
 801169a:	3714      	adds	r7, #20
 801169c:	46bd      	mov	sp, r7
 801169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116a2:	4770      	bx	lr

080116a4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80116a4:	b480      	push	{r7}
 80116a6:	b085      	sub	sp, #20
 80116a8:	af00      	add	r7, sp, #0
 80116aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	68fa      	ldr	r2, [r7, #12]
 80116ba:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80116be:	f023 0303 	bic.w	r3, r3, #3
 80116c2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80116ca:	685b      	ldr	r3, [r3, #4]
 80116cc:	68fa      	ldr	r2, [r7, #12]
 80116ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80116d2:	f023 0302 	bic.w	r3, r3, #2
 80116d6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80116d8:	2300      	movs	r3, #0
}
 80116da:	4618      	mov	r0, r3
 80116dc:	3714      	adds	r7, #20
 80116de:	46bd      	mov	sp, r7
 80116e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116e4:	4770      	bx	lr

080116e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80116e6:	b480      	push	{r7}
 80116e8:	b085      	sub	sp, #20
 80116ea:	af00      	add	r7, sp, #0
 80116ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	68fa      	ldr	r2, [r7, #12]
 80116fc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8011700:	f023 0303 	bic.w	r3, r3, #3
 8011704:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801170c:	685b      	ldr	r3, [r3, #4]
 801170e:	68fa      	ldr	r2, [r7, #12]
 8011710:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011714:	f043 0302 	orr.w	r3, r3, #2
 8011718:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801171a:	2300      	movs	r3, #0
}
 801171c:	4618      	mov	r0, r3
 801171e:	3714      	adds	r7, #20
 8011720:	46bd      	mov	sp, r7
 8011722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011726:	4770      	bx	lr

08011728 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8011728:	b480      	push	{r7}
 801172a:	b085      	sub	sp, #20
 801172c:	af00      	add	r7, sp, #0
 801172e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	695b      	ldr	r3, [r3, #20]
 8011734:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	699b      	ldr	r3, [r3, #24]
 801173a:	68fa      	ldr	r2, [r7, #12]
 801173c:	4013      	ands	r3, r2
 801173e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8011740:	68fb      	ldr	r3, [r7, #12]
}
 8011742:	4618      	mov	r0, r3
 8011744:	3714      	adds	r7, #20
 8011746:	46bd      	mov	sp, r7
 8011748:	f85d 7b04 	ldr.w	r7, [sp], #4
 801174c:	4770      	bx	lr

0801174e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801174e:	b480      	push	{r7}
 8011750:	b085      	sub	sp, #20
 8011752:	af00      	add	r7, sp, #0
 8011754:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011760:	699b      	ldr	r3, [r3, #24]
 8011762:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801176a:	69db      	ldr	r3, [r3, #28]
 801176c:	68ba      	ldr	r2, [r7, #8]
 801176e:	4013      	ands	r3, r2
 8011770:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8011772:	68bb      	ldr	r3, [r7, #8]
 8011774:	0c1b      	lsrs	r3, r3, #16
}
 8011776:	4618      	mov	r0, r3
 8011778:	3714      	adds	r7, #20
 801177a:	46bd      	mov	sp, r7
 801177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011780:	4770      	bx	lr

08011782 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8011782:	b480      	push	{r7}
 8011784:	b085      	sub	sp, #20
 8011786:	af00      	add	r7, sp, #0
 8011788:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801178e:	68fb      	ldr	r3, [r7, #12]
 8011790:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011794:	699b      	ldr	r3, [r3, #24]
 8011796:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8011798:	68fb      	ldr	r3, [r7, #12]
 801179a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801179e:	69db      	ldr	r3, [r3, #28]
 80117a0:	68ba      	ldr	r2, [r7, #8]
 80117a2:	4013      	ands	r3, r2
 80117a4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80117a6:	68bb      	ldr	r3, [r7, #8]
 80117a8:	b29b      	uxth	r3, r3
}
 80117aa:	4618      	mov	r0, r3
 80117ac:	3714      	adds	r7, #20
 80117ae:	46bd      	mov	sp, r7
 80117b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117b4:	4770      	bx	lr

080117b6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80117b6:	b480      	push	{r7}
 80117b8:	b085      	sub	sp, #20
 80117ba:	af00      	add	r7, sp, #0
 80117bc:	6078      	str	r0, [r7, #4]
 80117be:	460b      	mov	r3, r1
 80117c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80117c6:	78fb      	ldrb	r3, [r7, #3]
 80117c8:	015a      	lsls	r2, r3, #5
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	4413      	add	r3, r2
 80117ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80117d2:	689b      	ldr	r3, [r3, #8]
 80117d4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80117dc:	695b      	ldr	r3, [r3, #20]
 80117de:	68ba      	ldr	r2, [r7, #8]
 80117e0:	4013      	ands	r3, r2
 80117e2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80117e4:	68bb      	ldr	r3, [r7, #8]
}
 80117e6:	4618      	mov	r0, r3
 80117e8:	3714      	adds	r7, #20
 80117ea:	46bd      	mov	sp, r7
 80117ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117f0:	4770      	bx	lr

080117f2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80117f2:	b480      	push	{r7}
 80117f4:	b087      	sub	sp, #28
 80117f6:	af00      	add	r7, sp, #0
 80117f8:	6078      	str	r0, [r7, #4]
 80117fa:	460b      	mov	r3, r1
 80117fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8011802:	697b      	ldr	r3, [r7, #20]
 8011804:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011808:	691b      	ldr	r3, [r3, #16]
 801180a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 801180c:	697b      	ldr	r3, [r7, #20]
 801180e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011814:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8011816:	78fb      	ldrb	r3, [r7, #3]
 8011818:	f003 030f 	and.w	r3, r3, #15
 801181c:	68fa      	ldr	r2, [r7, #12]
 801181e:	fa22 f303 	lsr.w	r3, r2, r3
 8011822:	01db      	lsls	r3, r3, #7
 8011824:	b2db      	uxtb	r3, r3
 8011826:	693a      	ldr	r2, [r7, #16]
 8011828:	4313      	orrs	r3, r2
 801182a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801182c:	78fb      	ldrb	r3, [r7, #3]
 801182e:	015a      	lsls	r2, r3, #5
 8011830:	697b      	ldr	r3, [r7, #20]
 8011832:	4413      	add	r3, r2
 8011834:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011838:	689b      	ldr	r3, [r3, #8]
 801183a:	693a      	ldr	r2, [r7, #16]
 801183c:	4013      	ands	r3, r2
 801183e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011840:	68bb      	ldr	r3, [r7, #8]
}
 8011842:	4618      	mov	r0, r3
 8011844:	371c      	adds	r7, #28
 8011846:	46bd      	mov	sp, r7
 8011848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184c:	4770      	bx	lr

0801184e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 801184e:	b480      	push	{r7}
 8011850:	b083      	sub	sp, #12
 8011852:	af00      	add	r7, sp, #0
 8011854:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	695b      	ldr	r3, [r3, #20]
 801185a:	f003 0301 	and.w	r3, r3, #1
}
 801185e:	4618      	mov	r0, r3
 8011860:	370c      	adds	r7, #12
 8011862:	46bd      	mov	sp, r7
 8011864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011868:	4770      	bx	lr
	...

0801186c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 801186c:	b480      	push	{r7}
 801186e:	b085      	sub	sp, #20
 8011870:	af00      	add	r7, sp, #0
 8011872:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801187e:	681a      	ldr	r2, [r3, #0]
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011886:	4619      	mov	r1, r3
 8011888:	4b09      	ldr	r3, [pc, #36]	@ (80118b0 <USB_ActivateSetup+0x44>)
 801188a:	4013      	ands	r3, r2
 801188c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011894:	685b      	ldr	r3, [r3, #4]
 8011896:	68fa      	ldr	r2, [r7, #12]
 8011898:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801189c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80118a0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80118a2:	2300      	movs	r3, #0
}
 80118a4:	4618      	mov	r0, r3
 80118a6:	3714      	adds	r7, #20
 80118a8:	46bd      	mov	sp, r7
 80118aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ae:	4770      	bx	lr
 80118b0:	fffff800 	.word	0xfffff800

080118b4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80118b4:	b480      	push	{r7}
 80118b6:	b087      	sub	sp, #28
 80118b8:	af00      	add	r7, sp, #0
 80118ba:	60f8      	str	r0, [r7, #12]
 80118bc:	460b      	mov	r3, r1
 80118be:	607a      	str	r2, [r7, #4]
 80118c0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	333c      	adds	r3, #60	@ 0x3c
 80118ca:	3304      	adds	r3, #4
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80118d0:	693b      	ldr	r3, [r7, #16]
 80118d2:	4a26      	ldr	r2, [pc, #152]	@ (801196c <USB_EP0_OutStart+0xb8>)
 80118d4:	4293      	cmp	r3, r2
 80118d6:	d90a      	bls.n	80118ee <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80118d8:	697b      	ldr	r3, [r7, #20]
 80118da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80118e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80118e8:	d101      	bne.n	80118ee <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80118ea:	2300      	movs	r3, #0
 80118ec:	e037      	b.n	801195e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80118ee:	697b      	ldr	r3, [r7, #20]
 80118f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118f4:	461a      	mov	r2, r3
 80118f6:	2300      	movs	r3, #0
 80118f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80118fa:	697b      	ldr	r3, [r7, #20]
 80118fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011900:	691b      	ldr	r3, [r3, #16]
 8011902:	697a      	ldr	r2, [r7, #20]
 8011904:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011908:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801190c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801190e:	697b      	ldr	r3, [r7, #20]
 8011910:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011914:	691b      	ldr	r3, [r3, #16]
 8011916:	697a      	ldr	r2, [r7, #20]
 8011918:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801191c:	f043 0318 	orr.w	r3, r3, #24
 8011920:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8011922:	697b      	ldr	r3, [r7, #20]
 8011924:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011928:	691b      	ldr	r3, [r3, #16]
 801192a:	697a      	ldr	r2, [r7, #20]
 801192c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011930:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8011934:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8011936:	7afb      	ldrb	r3, [r7, #11]
 8011938:	2b01      	cmp	r3, #1
 801193a:	d10f      	bne.n	801195c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801193c:	697b      	ldr	r3, [r7, #20]
 801193e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011942:	461a      	mov	r2, r3
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8011948:	697b      	ldr	r3, [r7, #20]
 801194a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	697a      	ldr	r2, [r7, #20]
 8011952:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011956:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801195a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801195c:	2300      	movs	r3, #0
}
 801195e:	4618      	mov	r0, r3
 8011960:	371c      	adds	r7, #28
 8011962:	46bd      	mov	sp, r7
 8011964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011968:	4770      	bx	lr
 801196a:	bf00      	nop
 801196c:	4f54300a 	.word	0x4f54300a

08011970 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011970:	b480      	push	{r7}
 8011972:	b085      	sub	sp, #20
 8011974:	af00      	add	r7, sp, #0
 8011976:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011978:	2300      	movs	r3, #0
 801197a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	3301      	adds	r3, #1
 8011980:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011988:	d901      	bls.n	801198e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801198a:	2303      	movs	r3, #3
 801198c:	e01b      	b.n	80119c6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	691b      	ldr	r3, [r3, #16]
 8011992:	2b00      	cmp	r3, #0
 8011994:	daf2      	bge.n	801197c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8011996:	2300      	movs	r3, #0
 8011998:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	691b      	ldr	r3, [r3, #16]
 801199e:	f043 0201 	orr.w	r2, r3, #1
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	3301      	adds	r3, #1
 80119aa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80119ac:	68fb      	ldr	r3, [r7, #12]
 80119ae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80119b2:	d901      	bls.n	80119b8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80119b4:	2303      	movs	r3, #3
 80119b6:	e006      	b.n	80119c6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	691b      	ldr	r3, [r3, #16]
 80119bc:	f003 0301 	and.w	r3, r3, #1
 80119c0:	2b01      	cmp	r3, #1
 80119c2:	d0f0      	beq.n	80119a6 <USB_CoreReset+0x36>

  return HAL_OK;
 80119c4:	2300      	movs	r3, #0
}
 80119c6:	4618      	mov	r0, r3
 80119c8:	3714      	adds	r7, #20
 80119ca:	46bd      	mov	sp, r7
 80119cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119d0:	4770      	bx	lr
	...

080119d4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80119d4:	b580      	push	{r7, lr}
 80119d6:	b084      	sub	sp, #16
 80119d8:	af00      	add	r7, sp, #0
 80119da:	6078      	str	r0, [r7, #4]
 80119dc:	460b      	mov	r3, r1
 80119de:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80119e0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80119e4:	f002 fcfe 	bl	80143e4 <USBD_static_malloc>
 80119e8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80119ea:	68fb      	ldr	r3, [r7, #12]
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d109      	bne.n	8011a04 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	32b0      	adds	r2, #176	@ 0xb0
 80119fa:	2100      	movs	r1, #0
 80119fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8011a00:	2302      	movs	r3, #2
 8011a02:	e0d4      	b.n	8011bae <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8011a04:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8011a08:	2100      	movs	r1, #0
 8011a0a:	68f8      	ldr	r0, [r7, #12]
 8011a0c:	f002 fe4e 	bl	80146ac <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	32b0      	adds	r2, #176	@ 0xb0
 8011a1a:	68f9      	ldr	r1, [r7, #12]
 8011a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	32b0      	adds	r2, #176	@ 0xb0
 8011a2a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	7c1b      	ldrb	r3, [r3, #16]
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d138      	bne.n	8011aae <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8011a3c:	4b5e      	ldr	r3, [pc, #376]	@ (8011bb8 <USBD_CDC_Init+0x1e4>)
 8011a3e:	7819      	ldrb	r1, [r3, #0]
 8011a40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011a44:	2202      	movs	r2, #2
 8011a46:	6878      	ldr	r0, [r7, #4]
 8011a48:	f002 fba9 	bl	801419e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8011a4c:	4b5a      	ldr	r3, [pc, #360]	@ (8011bb8 <USBD_CDC_Init+0x1e4>)
 8011a4e:	781b      	ldrb	r3, [r3, #0]
 8011a50:	f003 020f 	and.w	r2, r3, #15
 8011a54:	6879      	ldr	r1, [r7, #4]
 8011a56:	4613      	mov	r3, r2
 8011a58:	009b      	lsls	r3, r3, #2
 8011a5a:	4413      	add	r3, r2
 8011a5c:	009b      	lsls	r3, r3, #2
 8011a5e:	440b      	add	r3, r1
 8011a60:	3324      	adds	r3, #36	@ 0x24
 8011a62:	2201      	movs	r2, #1
 8011a64:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8011a66:	4b55      	ldr	r3, [pc, #340]	@ (8011bbc <USBD_CDC_Init+0x1e8>)
 8011a68:	7819      	ldrb	r1, [r3, #0]
 8011a6a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011a6e:	2202      	movs	r2, #2
 8011a70:	6878      	ldr	r0, [r7, #4]
 8011a72:	f002 fb94 	bl	801419e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8011a76:	4b51      	ldr	r3, [pc, #324]	@ (8011bbc <USBD_CDC_Init+0x1e8>)
 8011a78:	781b      	ldrb	r3, [r3, #0]
 8011a7a:	f003 020f 	and.w	r2, r3, #15
 8011a7e:	6879      	ldr	r1, [r7, #4]
 8011a80:	4613      	mov	r3, r2
 8011a82:	009b      	lsls	r3, r3, #2
 8011a84:	4413      	add	r3, r2
 8011a86:	009b      	lsls	r3, r3, #2
 8011a88:	440b      	add	r3, r1
 8011a8a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011a8e:	2201      	movs	r2, #1
 8011a90:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8011a92:	4b4b      	ldr	r3, [pc, #300]	@ (8011bc0 <USBD_CDC_Init+0x1ec>)
 8011a94:	781b      	ldrb	r3, [r3, #0]
 8011a96:	f003 020f 	and.w	r2, r3, #15
 8011a9a:	6879      	ldr	r1, [r7, #4]
 8011a9c:	4613      	mov	r3, r2
 8011a9e:	009b      	lsls	r3, r3, #2
 8011aa0:	4413      	add	r3, r2
 8011aa2:	009b      	lsls	r3, r3, #2
 8011aa4:	440b      	add	r3, r1
 8011aa6:	3326      	adds	r3, #38	@ 0x26
 8011aa8:	2210      	movs	r2, #16
 8011aaa:	801a      	strh	r2, [r3, #0]
 8011aac:	e035      	b.n	8011b1a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8011aae:	4b42      	ldr	r3, [pc, #264]	@ (8011bb8 <USBD_CDC_Init+0x1e4>)
 8011ab0:	7819      	ldrb	r1, [r3, #0]
 8011ab2:	2340      	movs	r3, #64	@ 0x40
 8011ab4:	2202      	movs	r2, #2
 8011ab6:	6878      	ldr	r0, [r7, #4]
 8011ab8:	f002 fb71 	bl	801419e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8011abc:	4b3e      	ldr	r3, [pc, #248]	@ (8011bb8 <USBD_CDC_Init+0x1e4>)
 8011abe:	781b      	ldrb	r3, [r3, #0]
 8011ac0:	f003 020f 	and.w	r2, r3, #15
 8011ac4:	6879      	ldr	r1, [r7, #4]
 8011ac6:	4613      	mov	r3, r2
 8011ac8:	009b      	lsls	r3, r3, #2
 8011aca:	4413      	add	r3, r2
 8011acc:	009b      	lsls	r3, r3, #2
 8011ace:	440b      	add	r3, r1
 8011ad0:	3324      	adds	r3, #36	@ 0x24
 8011ad2:	2201      	movs	r2, #1
 8011ad4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8011ad6:	4b39      	ldr	r3, [pc, #228]	@ (8011bbc <USBD_CDC_Init+0x1e8>)
 8011ad8:	7819      	ldrb	r1, [r3, #0]
 8011ada:	2340      	movs	r3, #64	@ 0x40
 8011adc:	2202      	movs	r2, #2
 8011ade:	6878      	ldr	r0, [r7, #4]
 8011ae0:	f002 fb5d 	bl	801419e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8011ae4:	4b35      	ldr	r3, [pc, #212]	@ (8011bbc <USBD_CDC_Init+0x1e8>)
 8011ae6:	781b      	ldrb	r3, [r3, #0]
 8011ae8:	f003 020f 	and.w	r2, r3, #15
 8011aec:	6879      	ldr	r1, [r7, #4]
 8011aee:	4613      	mov	r3, r2
 8011af0:	009b      	lsls	r3, r3, #2
 8011af2:	4413      	add	r3, r2
 8011af4:	009b      	lsls	r3, r3, #2
 8011af6:	440b      	add	r3, r1
 8011af8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011afc:	2201      	movs	r2, #1
 8011afe:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8011b00:	4b2f      	ldr	r3, [pc, #188]	@ (8011bc0 <USBD_CDC_Init+0x1ec>)
 8011b02:	781b      	ldrb	r3, [r3, #0]
 8011b04:	f003 020f 	and.w	r2, r3, #15
 8011b08:	6879      	ldr	r1, [r7, #4]
 8011b0a:	4613      	mov	r3, r2
 8011b0c:	009b      	lsls	r3, r3, #2
 8011b0e:	4413      	add	r3, r2
 8011b10:	009b      	lsls	r3, r3, #2
 8011b12:	440b      	add	r3, r1
 8011b14:	3326      	adds	r3, #38	@ 0x26
 8011b16:	2210      	movs	r2, #16
 8011b18:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8011b1a:	4b29      	ldr	r3, [pc, #164]	@ (8011bc0 <USBD_CDC_Init+0x1ec>)
 8011b1c:	7819      	ldrb	r1, [r3, #0]
 8011b1e:	2308      	movs	r3, #8
 8011b20:	2203      	movs	r2, #3
 8011b22:	6878      	ldr	r0, [r7, #4]
 8011b24:	f002 fb3b 	bl	801419e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8011b28:	4b25      	ldr	r3, [pc, #148]	@ (8011bc0 <USBD_CDC_Init+0x1ec>)
 8011b2a:	781b      	ldrb	r3, [r3, #0]
 8011b2c:	f003 020f 	and.w	r2, r3, #15
 8011b30:	6879      	ldr	r1, [r7, #4]
 8011b32:	4613      	mov	r3, r2
 8011b34:	009b      	lsls	r3, r3, #2
 8011b36:	4413      	add	r3, r2
 8011b38:	009b      	lsls	r3, r3, #2
 8011b3a:	440b      	add	r3, r1
 8011b3c:	3324      	adds	r3, #36	@ 0x24
 8011b3e:	2201      	movs	r2, #1
 8011b40:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8011b42:	68fb      	ldr	r3, [r7, #12]
 8011b44:	2200      	movs	r2, #0
 8011b46:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011b50:	687a      	ldr	r2, [r7, #4]
 8011b52:	33b0      	adds	r3, #176	@ 0xb0
 8011b54:	009b      	lsls	r3, r3, #2
 8011b56:	4413      	add	r3, r2
 8011b58:	685b      	ldr	r3, [r3, #4]
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	2200      	movs	r2, #0
 8011b62:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	2200      	movs	r2, #0
 8011b6a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	d101      	bne.n	8011b7c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8011b78:	2302      	movs	r3, #2
 8011b7a:	e018      	b.n	8011bae <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	7c1b      	ldrb	r3, [r3, #16]
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d10a      	bne.n	8011b9a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011b84:	4b0d      	ldr	r3, [pc, #52]	@ (8011bbc <USBD_CDC_Init+0x1e8>)
 8011b86:	7819      	ldrb	r1, [r3, #0]
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011b8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011b92:	6878      	ldr	r0, [r7, #4]
 8011b94:	f002 fbf2 	bl	801437c <USBD_LL_PrepareReceive>
 8011b98:	e008      	b.n	8011bac <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011b9a:	4b08      	ldr	r3, [pc, #32]	@ (8011bbc <USBD_CDC_Init+0x1e8>)
 8011b9c:	7819      	ldrb	r1, [r3, #0]
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011ba4:	2340      	movs	r3, #64	@ 0x40
 8011ba6:	6878      	ldr	r0, [r7, #4]
 8011ba8:	f002 fbe8 	bl	801437c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011bac:	2300      	movs	r3, #0
}
 8011bae:	4618      	mov	r0, r3
 8011bb0:	3710      	adds	r7, #16
 8011bb2:	46bd      	mov	sp, r7
 8011bb4:	bd80      	pop	{r7, pc}
 8011bb6:	bf00      	nop
 8011bb8:	240000d3 	.word	0x240000d3
 8011bbc:	240000d4 	.word	0x240000d4
 8011bc0:	240000d5 	.word	0x240000d5

08011bc4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011bc4:	b580      	push	{r7, lr}
 8011bc6:	b082      	sub	sp, #8
 8011bc8:	af00      	add	r7, sp, #0
 8011bca:	6078      	str	r0, [r7, #4]
 8011bcc:	460b      	mov	r3, r1
 8011bce:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8011bd0:	4b3a      	ldr	r3, [pc, #232]	@ (8011cbc <USBD_CDC_DeInit+0xf8>)
 8011bd2:	781b      	ldrb	r3, [r3, #0]
 8011bd4:	4619      	mov	r1, r3
 8011bd6:	6878      	ldr	r0, [r7, #4]
 8011bd8:	f002 fb07 	bl	80141ea <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8011bdc:	4b37      	ldr	r3, [pc, #220]	@ (8011cbc <USBD_CDC_DeInit+0xf8>)
 8011bde:	781b      	ldrb	r3, [r3, #0]
 8011be0:	f003 020f 	and.w	r2, r3, #15
 8011be4:	6879      	ldr	r1, [r7, #4]
 8011be6:	4613      	mov	r3, r2
 8011be8:	009b      	lsls	r3, r3, #2
 8011bea:	4413      	add	r3, r2
 8011bec:	009b      	lsls	r3, r3, #2
 8011bee:	440b      	add	r3, r1
 8011bf0:	3324      	adds	r3, #36	@ 0x24
 8011bf2:	2200      	movs	r2, #0
 8011bf4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8011bf6:	4b32      	ldr	r3, [pc, #200]	@ (8011cc0 <USBD_CDC_DeInit+0xfc>)
 8011bf8:	781b      	ldrb	r3, [r3, #0]
 8011bfa:	4619      	mov	r1, r3
 8011bfc:	6878      	ldr	r0, [r7, #4]
 8011bfe:	f002 faf4 	bl	80141ea <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8011c02:	4b2f      	ldr	r3, [pc, #188]	@ (8011cc0 <USBD_CDC_DeInit+0xfc>)
 8011c04:	781b      	ldrb	r3, [r3, #0]
 8011c06:	f003 020f 	and.w	r2, r3, #15
 8011c0a:	6879      	ldr	r1, [r7, #4]
 8011c0c:	4613      	mov	r3, r2
 8011c0e:	009b      	lsls	r3, r3, #2
 8011c10:	4413      	add	r3, r2
 8011c12:	009b      	lsls	r3, r3, #2
 8011c14:	440b      	add	r3, r1
 8011c16:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011c1a:	2200      	movs	r2, #0
 8011c1c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8011c1e:	4b29      	ldr	r3, [pc, #164]	@ (8011cc4 <USBD_CDC_DeInit+0x100>)
 8011c20:	781b      	ldrb	r3, [r3, #0]
 8011c22:	4619      	mov	r1, r3
 8011c24:	6878      	ldr	r0, [r7, #4]
 8011c26:	f002 fae0 	bl	80141ea <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8011c2a:	4b26      	ldr	r3, [pc, #152]	@ (8011cc4 <USBD_CDC_DeInit+0x100>)
 8011c2c:	781b      	ldrb	r3, [r3, #0]
 8011c2e:	f003 020f 	and.w	r2, r3, #15
 8011c32:	6879      	ldr	r1, [r7, #4]
 8011c34:	4613      	mov	r3, r2
 8011c36:	009b      	lsls	r3, r3, #2
 8011c38:	4413      	add	r3, r2
 8011c3a:	009b      	lsls	r3, r3, #2
 8011c3c:	440b      	add	r3, r1
 8011c3e:	3324      	adds	r3, #36	@ 0x24
 8011c40:	2200      	movs	r2, #0
 8011c42:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8011c44:	4b1f      	ldr	r3, [pc, #124]	@ (8011cc4 <USBD_CDC_DeInit+0x100>)
 8011c46:	781b      	ldrb	r3, [r3, #0]
 8011c48:	f003 020f 	and.w	r2, r3, #15
 8011c4c:	6879      	ldr	r1, [r7, #4]
 8011c4e:	4613      	mov	r3, r2
 8011c50:	009b      	lsls	r3, r3, #2
 8011c52:	4413      	add	r3, r2
 8011c54:	009b      	lsls	r3, r3, #2
 8011c56:	440b      	add	r3, r1
 8011c58:	3326      	adds	r3, #38	@ 0x26
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	32b0      	adds	r2, #176	@ 0xb0
 8011c68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d01f      	beq.n	8011cb0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011c76:	687a      	ldr	r2, [r7, #4]
 8011c78:	33b0      	adds	r3, #176	@ 0xb0
 8011c7a:	009b      	lsls	r3, r3, #2
 8011c7c:	4413      	add	r3, r2
 8011c7e:	685b      	ldr	r3, [r3, #4]
 8011c80:	685b      	ldr	r3, [r3, #4]
 8011c82:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	32b0      	adds	r2, #176	@ 0xb0
 8011c8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c92:	4618      	mov	r0, r3
 8011c94:	f002 fbb4 	bl	8014400 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	32b0      	adds	r2, #176	@ 0xb0
 8011ca2:	2100      	movs	r1, #0
 8011ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	2200      	movs	r2, #0
 8011cac:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8011cb0:	2300      	movs	r3, #0
}
 8011cb2:	4618      	mov	r0, r3
 8011cb4:	3708      	adds	r7, #8
 8011cb6:	46bd      	mov	sp, r7
 8011cb8:	bd80      	pop	{r7, pc}
 8011cba:	bf00      	nop
 8011cbc:	240000d3 	.word	0x240000d3
 8011cc0:	240000d4 	.word	0x240000d4
 8011cc4:	240000d5 	.word	0x240000d5

08011cc8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011cc8:	b580      	push	{r7, lr}
 8011cca:	b086      	sub	sp, #24
 8011ccc:	af00      	add	r7, sp, #0
 8011cce:	6078      	str	r0, [r7, #4]
 8011cd0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	32b0      	adds	r2, #176	@ 0xb0
 8011cdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ce0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8011ce2:	2300      	movs	r3, #0
 8011ce4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8011ce6:	2300      	movs	r3, #0
 8011ce8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8011cea:	2300      	movs	r3, #0
 8011cec:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8011cee:	693b      	ldr	r3, [r7, #16]
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d101      	bne.n	8011cf8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8011cf4:	2303      	movs	r3, #3
 8011cf6:	e0bf      	b.n	8011e78 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011cf8:	683b      	ldr	r3, [r7, #0]
 8011cfa:	781b      	ldrb	r3, [r3, #0]
 8011cfc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d050      	beq.n	8011da6 <USBD_CDC_Setup+0xde>
 8011d04:	2b20      	cmp	r3, #32
 8011d06:	f040 80af 	bne.w	8011e68 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8011d0a:	683b      	ldr	r3, [r7, #0]
 8011d0c:	88db      	ldrh	r3, [r3, #6]
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d03a      	beq.n	8011d88 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8011d12:	683b      	ldr	r3, [r7, #0]
 8011d14:	781b      	ldrb	r3, [r3, #0]
 8011d16:	b25b      	sxtb	r3, r3
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	da1b      	bge.n	8011d54 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011d22:	687a      	ldr	r2, [r7, #4]
 8011d24:	33b0      	adds	r3, #176	@ 0xb0
 8011d26:	009b      	lsls	r3, r3, #2
 8011d28:	4413      	add	r3, r2
 8011d2a:	685b      	ldr	r3, [r3, #4]
 8011d2c:	689b      	ldr	r3, [r3, #8]
 8011d2e:	683a      	ldr	r2, [r7, #0]
 8011d30:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8011d32:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011d34:	683a      	ldr	r2, [r7, #0]
 8011d36:	88d2      	ldrh	r2, [r2, #6]
 8011d38:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011d3a:	683b      	ldr	r3, [r7, #0]
 8011d3c:	88db      	ldrh	r3, [r3, #6]
 8011d3e:	2b07      	cmp	r3, #7
 8011d40:	bf28      	it	cs
 8011d42:	2307      	movcs	r3, #7
 8011d44:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011d46:	693b      	ldr	r3, [r7, #16]
 8011d48:	89fa      	ldrh	r2, [r7, #14]
 8011d4a:	4619      	mov	r1, r3
 8011d4c:	6878      	ldr	r0, [r7, #4]
 8011d4e:	f001 fdbd 	bl	80138cc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8011d52:	e090      	b.n	8011e76 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8011d54:	683b      	ldr	r3, [r7, #0]
 8011d56:	785a      	ldrb	r2, [r3, #1]
 8011d58:	693b      	ldr	r3, [r7, #16]
 8011d5a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8011d5e:	683b      	ldr	r3, [r7, #0]
 8011d60:	88db      	ldrh	r3, [r3, #6]
 8011d62:	2b3f      	cmp	r3, #63	@ 0x3f
 8011d64:	d803      	bhi.n	8011d6e <USBD_CDC_Setup+0xa6>
 8011d66:	683b      	ldr	r3, [r7, #0]
 8011d68:	88db      	ldrh	r3, [r3, #6]
 8011d6a:	b2da      	uxtb	r2, r3
 8011d6c:	e000      	b.n	8011d70 <USBD_CDC_Setup+0xa8>
 8011d6e:	2240      	movs	r2, #64	@ 0x40
 8011d70:	693b      	ldr	r3, [r7, #16]
 8011d72:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8011d76:	6939      	ldr	r1, [r7, #16]
 8011d78:	693b      	ldr	r3, [r7, #16]
 8011d7a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8011d7e:	461a      	mov	r2, r3
 8011d80:	6878      	ldr	r0, [r7, #4]
 8011d82:	f001 fdcf 	bl	8013924 <USBD_CtlPrepareRx>
      break;
 8011d86:	e076      	b.n	8011e76 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011d8e:	687a      	ldr	r2, [r7, #4]
 8011d90:	33b0      	adds	r3, #176	@ 0xb0
 8011d92:	009b      	lsls	r3, r3, #2
 8011d94:	4413      	add	r3, r2
 8011d96:	685b      	ldr	r3, [r3, #4]
 8011d98:	689b      	ldr	r3, [r3, #8]
 8011d9a:	683a      	ldr	r2, [r7, #0]
 8011d9c:	7850      	ldrb	r0, [r2, #1]
 8011d9e:	2200      	movs	r2, #0
 8011da0:	6839      	ldr	r1, [r7, #0]
 8011da2:	4798      	blx	r3
      break;
 8011da4:	e067      	b.n	8011e76 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011da6:	683b      	ldr	r3, [r7, #0]
 8011da8:	785b      	ldrb	r3, [r3, #1]
 8011daa:	2b0b      	cmp	r3, #11
 8011dac:	d851      	bhi.n	8011e52 <USBD_CDC_Setup+0x18a>
 8011dae:	a201      	add	r2, pc, #4	@ (adr r2, 8011db4 <USBD_CDC_Setup+0xec>)
 8011db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011db4:	08011de5 	.word	0x08011de5
 8011db8:	08011e61 	.word	0x08011e61
 8011dbc:	08011e53 	.word	0x08011e53
 8011dc0:	08011e53 	.word	0x08011e53
 8011dc4:	08011e53 	.word	0x08011e53
 8011dc8:	08011e53 	.word	0x08011e53
 8011dcc:	08011e53 	.word	0x08011e53
 8011dd0:	08011e53 	.word	0x08011e53
 8011dd4:	08011e53 	.word	0x08011e53
 8011dd8:	08011e53 	.word	0x08011e53
 8011ddc:	08011e0f 	.word	0x08011e0f
 8011de0:	08011e39 	.word	0x08011e39
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011dea:	b2db      	uxtb	r3, r3
 8011dec:	2b03      	cmp	r3, #3
 8011dee:	d107      	bne.n	8011e00 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8011df0:	f107 030a 	add.w	r3, r7, #10
 8011df4:	2202      	movs	r2, #2
 8011df6:	4619      	mov	r1, r3
 8011df8:	6878      	ldr	r0, [r7, #4]
 8011dfa:	f001 fd67 	bl	80138cc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011dfe:	e032      	b.n	8011e66 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8011e00:	6839      	ldr	r1, [r7, #0]
 8011e02:	6878      	ldr	r0, [r7, #4]
 8011e04:	f001 fce5 	bl	80137d2 <USBD_CtlError>
            ret = USBD_FAIL;
 8011e08:	2303      	movs	r3, #3
 8011e0a:	75fb      	strb	r3, [r7, #23]
          break;
 8011e0c:	e02b      	b.n	8011e66 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011e14:	b2db      	uxtb	r3, r3
 8011e16:	2b03      	cmp	r3, #3
 8011e18:	d107      	bne.n	8011e2a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8011e1a:	f107 030d 	add.w	r3, r7, #13
 8011e1e:	2201      	movs	r2, #1
 8011e20:	4619      	mov	r1, r3
 8011e22:	6878      	ldr	r0, [r7, #4]
 8011e24:	f001 fd52 	bl	80138cc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011e28:	e01d      	b.n	8011e66 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8011e2a:	6839      	ldr	r1, [r7, #0]
 8011e2c:	6878      	ldr	r0, [r7, #4]
 8011e2e:	f001 fcd0 	bl	80137d2 <USBD_CtlError>
            ret = USBD_FAIL;
 8011e32:	2303      	movs	r3, #3
 8011e34:	75fb      	strb	r3, [r7, #23]
          break;
 8011e36:	e016      	b.n	8011e66 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011e3e:	b2db      	uxtb	r3, r3
 8011e40:	2b03      	cmp	r3, #3
 8011e42:	d00f      	beq.n	8011e64 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8011e44:	6839      	ldr	r1, [r7, #0]
 8011e46:	6878      	ldr	r0, [r7, #4]
 8011e48:	f001 fcc3 	bl	80137d2 <USBD_CtlError>
            ret = USBD_FAIL;
 8011e4c:	2303      	movs	r3, #3
 8011e4e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8011e50:	e008      	b.n	8011e64 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8011e52:	6839      	ldr	r1, [r7, #0]
 8011e54:	6878      	ldr	r0, [r7, #4]
 8011e56:	f001 fcbc 	bl	80137d2 <USBD_CtlError>
          ret = USBD_FAIL;
 8011e5a:	2303      	movs	r3, #3
 8011e5c:	75fb      	strb	r3, [r7, #23]
          break;
 8011e5e:	e002      	b.n	8011e66 <USBD_CDC_Setup+0x19e>
          break;
 8011e60:	bf00      	nop
 8011e62:	e008      	b.n	8011e76 <USBD_CDC_Setup+0x1ae>
          break;
 8011e64:	bf00      	nop
      }
      break;
 8011e66:	e006      	b.n	8011e76 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8011e68:	6839      	ldr	r1, [r7, #0]
 8011e6a:	6878      	ldr	r0, [r7, #4]
 8011e6c:	f001 fcb1 	bl	80137d2 <USBD_CtlError>
      ret = USBD_FAIL;
 8011e70:	2303      	movs	r3, #3
 8011e72:	75fb      	strb	r3, [r7, #23]
      break;
 8011e74:	bf00      	nop
  }

  return (uint8_t)ret;
 8011e76:	7dfb      	ldrb	r3, [r7, #23]
}
 8011e78:	4618      	mov	r0, r3
 8011e7a:	3718      	adds	r7, #24
 8011e7c:	46bd      	mov	sp, r7
 8011e7e:	bd80      	pop	{r7, pc}

08011e80 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011e80:	b580      	push	{r7, lr}
 8011e82:	b084      	sub	sp, #16
 8011e84:	af00      	add	r7, sp, #0
 8011e86:	6078      	str	r0, [r7, #4]
 8011e88:	460b      	mov	r3, r1
 8011e8a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011e92:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	32b0      	adds	r2, #176	@ 0xb0
 8011e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d101      	bne.n	8011eaa <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8011ea6:	2303      	movs	r3, #3
 8011ea8:	e065      	b.n	8011f76 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	32b0      	adds	r2, #176	@ 0xb0
 8011eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011eb8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8011eba:	78fb      	ldrb	r3, [r7, #3]
 8011ebc:	f003 020f 	and.w	r2, r3, #15
 8011ec0:	6879      	ldr	r1, [r7, #4]
 8011ec2:	4613      	mov	r3, r2
 8011ec4:	009b      	lsls	r3, r3, #2
 8011ec6:	4413      	add	r3, r2
 8011ec8:	009b      	lsls	r3, r3, #2
 8011eca:	440b      	add	r3, r1
 8011ecc:	3318      	adds	r3, #24
 8011ece:	681b      	ldr	r3, [r3, #0]
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d02f      	beq.n	8011f34 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8011ed4:	78fb      	ldrb	r3, [r7, #3]
 8011ed6:	f003 020f 	and.w	r2, r3, #15
 8011eda:	6879      	ldr	r1, [r7, #4]
 8011edc:	4613      	mov	r3, r2
 8011ede:	009b      	lsls	r3, r3, #2
 8011ee0:	4413      	add	r3, r2
 8011ee2:	009b      	lsls	r3, r3, #2
 8011ee4:	440b      	add	r3, r1
 8011ee6:	3318      	adds	r3, #24
 8011ee8:	681a      	ldr	r2, [r3, #0]
 8011eea:	78fb      	ldrb	r3, [r7, #3]
 8011eec:	f003 010f 	and.w	r1, r3, #15
 8011ef0:	68f8      	ldr	r0, [r7, #12]
 8011ef2:	460b      	mov	r3, r1
 8011ef4:	00db      	lsls	r3, r3, #3
 8011ef6:	440b      	add	r3, r1
 8011ef8:	009b      	lsls	r3, r3, #2
 8011efa:	4403      	add	r3, r0
 8011efc:	331c      	adds	r3, #28
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	fbb2 f1f3 	udiv	r1, r2, r3
 8011f04:	fb01 f303 	mul.w	r3, r1, r3
 8011f08:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d112      	bne.n	8011f34 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8011f0e:	78fb      	ldrb	r3, [r7, #3]
 8011f10:	f003 020f 	and.w	r2, r3, #15
 8011f14:	6879      	ldr	r1, [r7, #4]
 8011f16:	4613      	mov	r3, r2
 8011f18:	009b      	lsls	r3, r3, #2
 8011f1a:	4413      	add	r3, r2
 8011f1c:	009b      	lsls	r3, r3, #2
 8011f1e:	440b      	add	r3, r1
 8011f20:	3318      	adds	r3, #24
 8011f22:	2200      	movs	r2, #0
 8011f24:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8011f26:	78f9      	ldrb	r1, [r7, #3]
 8011f28:	2300      	movs	r3, #0
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	6878      	ldr	r0, [r7, #4]
 8011f2e:	f002 fa04 	bl	801433a <USBD_LL_Transmit>
 8011f32:	e01f      	b.n	8011f74 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8011f34:	68bb      	ldr	r3, [r7, #8]
 8011f36:	2200      	movs	r2, #0
 8011f38:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011f42:	687a      	ldr	r2, [r7, #4]
 8011f44:	33b0      	adds	r3, #176	@ 0xb0
 8011f46:	009b      	lsls	r3, r3, #2
 8011f48:	4413      	add	r3, r2
 8011f4a:	685b      	ldr	r3, [r3, #4]
 8011f4c:	691b      	ldr	r3, [r3, #16]
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d010      	beq.n	8011f74 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011f58:	687a      	ldr	r2, [r7, #4]
 8011f5a:	33b0      	adds	r3, #176	@ 0xb0
 8011f5c:	009b      	lsls	r3, r3, #2
 8011f5e:	4413      	add	r3, r2
 8011f60:	685b      	ldr	r3, [r3, #4]
 8011f62:	691b      	ldr	r3, [r3, #16]
 8011f64:	68ba      	ldr	r2, [r7, #8]
 8011f66:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8011f6a:	68ba      	ldr	r2, [r7, #8]
 8011f6c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8011f70:	78fa      	ldrb	r2, [r7, #3]
 8011f72:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8011f74:	2300      	movs	r3, #0
}
 8011f76:	4618      	mov	r0, r3
 8011f78:	3710      	adds	r7, #16
 8011f7a:	46bd      	mov	sp, r7
 8011f7c:	bd80      	pop	{r7, pc}

08011f7e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011f7e:	b580      	push	{r7, lr}
 8011f80:	b084      	sub	sp, #16
 8011f82:	af00      	add	r7, sp, #0
 8011f84:	6078      	str	r0, [r7, #4]
 8011f86:	460b      	mov	r3, r1
 8011f88:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	32b0      	adds	r2, #176	@ 0xb0
 8011f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011f98:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	32b0      	adds	r2, #176	@ 0xb0
 8011fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	d101      	bne.n	8011fb0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8011fac:	2303      	movs	r3, #3
 8011fae:	e01a      	b.n	8011fe6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011fb0:	78fb      	ldrb	r3, [r7, #3]
 8011fb2:	4619      	mov	r1, r3
 8011fb4:	6878      	ldr	r0, [r7, #4]
 8011fb6:	f002 fa02 	bl	80143be <USBD_LL_GetRxDataSize>
 8011fba:	4602      	mov	r2, r0
 8011fbc:	68fb      	ldr	r3, [r7, #12]
 8011fbe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011fc8:	687a      	ldr	r2, [r7, #4]
 8011fca:	33b0      	adds	r3, #176	@ 0xb0
 8011fcc:	009b      	lsls	r3, r3, #2
 8011fce:	4413      	add	r3, r2
 8011fd0:	685b      	ldr	r3, [r3, #4]
 8011fd2:	68db      	ldr	r3, [r3, #12]
 8011fd4:	68fa      	ldr	r2, [r7, #12]
 8011fd6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8011fda:	68fa      	ldr	r2, [r7, #12]
 8011fdc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8011fe0:	4611      	mov	r1, r2
 8011fe2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011fe4:	2300      	movs	r3, #0
}
 8011fe6:	4618      	mov	r0, r3
 8011fe8:	3710      	adds	r7, #16
 8011fea:	46bd      	mov	sp, r7
 8011fec:	bd80      	pop	{r7, pc}

08011fee <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011fee:	b580      	push	{r7, lr}
 8011ff0:	b084      	sub	sp, #16
 8011ff2:	af00      	add	r7, sp, #0
 8011ff4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	32b0      	adds	r2, #176	@ 0xb0
 8012000:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012004:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012006:	68fb      	ldr	r3, [r7, #12]
 8012008:	2b00      	cmp	r3, #0
 801200a:	d101      	bne.n	8012010 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801200c:	2303      	movs	r3, #3
 801200e:	e024      	b.n	801205a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012016:	687a      	ldr	r2, [r7, #4]
 8012018:	33b0      	adds	r3, #176	@ 0xb0
 801201a:	009b      	lsls	r3, r3, #2
 801201c:	4413      	add	r3, r2
 801201e:	685b      	ldr	r3, [r3, #4]
 8012020:	2b00      	cmp	r3, #0
 8012022:	d019      	beq.n	8012058 <USBD_CDC_EP0_RxReady+0x6a>
 8012024:	68fb      	ldr	r3, [r7, #12]
 8012026:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801202a:	2bff      	cmp	r3, #255	@ 0xff
 801202c:	d014      	beq.n	8012058 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012034:	687a      	ldr	r2, [r7, #4]
 8012036:	33b0      	adds	r3, #176	@ 0xb0
 8012038:	009b      	lsls	r3, r3, #2
 801203a:	4413      	add	r3, r2
 801203c:	685b      	ldr	r3, [r3, #4]
 801203e:	689b      	ldr	r3, [r3, #8]
 8012040:	68fa      	ldr	r2, [r7, #12]
 8012042:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8012046:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8012048:	68fa      	ldr	r2, [r7, #12]
 801204a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801204e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	22ff      	movs	r2, #255	@ 0xff
 8012054:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8012058:	2300      	movs	r3, #0
}
 801205a:	4618      	mov	r0, r3
 801205c:	3710      	adds	r7, #16
 801205e:	46bd      	mov	sp, r7
 8012060:	bd80      	pop	{r7, pc}
	...

08012064 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012064:	b580      	push	{r7, lr}
 8012066:	b086      	sub	sp, #24
 8012068:	af00      	add	r7, sp, #0
 801206a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801206c:	2182      	movs	r1, #130	@ 0x82
 801206e:	4818      	ldr	r0, [pc, #96]	@ (80120d0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8012070:	f000 fd4f 	bl	8012b12 <USBD_GetEpDesc>
 8012074:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8012076:	2101      	movs	r1, #1
 8012078:	4815      	ldr	r0, [pc, #84]	@ (80120d0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801207a:	f000 fd4a 	bl	8012b12 <USBD_GetEpDesc>
 801207e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8012080:	2181      	movs	r1, #129	@ 0x81
 8012082:	4813      	ldr	r0, [pc, #76]	@ (80120d0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8012084:	f000 fd45 	bl	8012b12 <USBD_GetEpDesc>
 8012088:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801208a:	697b      	ldr	r3, [r7, #20]
 801208c:	2b00      	cmp	r3, #0
 801208e:	d002      	beq.n	8012096 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8012090:	697b      	ldr	r3, [r7, #20]
 8012092:	2210      	movs	r2, #16
 8012094:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8012096:	693b      	ldr	r3, [r7, #16]
 8012098:	2b00      	cmp	r3, #0
 801209a:	d006      	beq.n	80120aa <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801209c:	693b      	ldr	r3, [r7, #16]
 801209e:	2200      	movs	r2, #0
 80120a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80120a4:	711a      	strb	r2, [r3, #4]
 80120a6:	2200      	movs	r2, #0
 80120a8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80120aa:	68fb      	ldr	r3, [r7, #12]
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d006      	beq.n	80120be <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	2200      	movs	r2, #0
 80120b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80120b8:	711a      	strb	r2, [r3, #4]
 80120ba:	2200      	movs	r2, #0
 80120bc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	2243      	movs	r2, #67	@ 0x43
 80120c2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80120c4:	4b02      	ldr	r3, [pc, #8]	@ (80120d0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80120c6:	4618      	mov	r0, r3
 80120c8:	3718      	adds	r7, #24
 80120ca:	46bd      	mov	sp, r7
 80120cc:	bd80      	pop	{r7, pc}
 80120ce:	bf00      	nop
 80120d0:	24000090 	.word	0x24000090

080120d4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80120d4:	b580      	push	{r7, lr}
 80120d6:	b086      	sub	sp, #24
 80120d8:	af00      	add	r7, sp, #0
 80120da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80120dc:	2182      	movs	r1, #130	@ 0x82
 80120de:	4818      	ldr	r0, [pc, #96]	@ (8012140 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80120e0:	f000 fd17 	bl	8012b12 <USBD_GetEpDesc>
 80120e4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80120e6:	2101      	movs	r1, #1
 80120e8:	4815      	ldr	r0, [pc, #84]	@ (8012140 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80120ea:	f000 fd12 	bl	8012b12 <USBD_GetEpDesc>
 80120ee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80120f0:	2181      	movs	r1, #129	@ 0x81
 80120f2:	4813      	ldr	r0, [pc, #76]	@ (8012140 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80120f4:	f000 fd0d 	bl	8012b12 <USBD_GetEpDesc>
 80120f8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80120fa:	697b      	ldr	r3, [r7, #20]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d002      	beq.n	8012106 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8012100:	697b      	ldr	r3, [r7, #20]
 8012102:	2210      	movs	r2, #16
 8012104:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8012106:	693b      	ldr	r3, [r7, #16]
 8012108:	2b00      	cmp	r3, #0
 801210a:	d006      	beq.n	801211a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801210c:	693b      	ldr	r3, [r7, #16]
 801210e:	2200      	movs	r2, #0
 8012110:	711a      	strb	r2, [r3, #4]
 8012112:	2200      	movs	r2, #0
 8012114:	f042 0202 	orr.w	r2, r2, #2
 8012118:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801211a:	68fb      	ldr	r3, [r7, #12]
 801211c:	2b00      	cmp	r3, #0
 801211e:	d006      	beq.n	801212e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	2200      	movs	r2, #0
 8012124:	711a      	strb	r2, [r3, #4]
 8012126:	2200      	movs	r2, #0
 8012128:	f042 0202 	orr.w	r2, r2, #2
 801212c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	2243      	movs	r2, #67	@ 0x43
 8012132:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8012134:	4b02      	ldr	r3, [pc, #8]	@ (8012140 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8012136:	4618      	mov	r0, r3
 8012138:	3718      	adds	r7, #24
 801213a:	46bd      	mov	sp, r7
 801213c:	bd80      	pop	{r7, pc}
 801213e:	bf00      	nop
 8012140:	24000090 	.word	0x24000090

08012144 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012144:	b580      	push	{r7, lr}
 8012146:	b086      	sub	sp, #24
 8012148:	af00      	add	r7, sp, #0
 801214a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801214c:	2182      	movs	r1, #130	@ 0x82
 801214e:	4818      	ldr	r0, [pc, #96]	@ (80121b0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8012150:	f000 fcdf 	bl	8012b12 <USBD_GetEpDesc>
 8012154:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8012156:	2101      	movs	r1, #1
 8012158:	4815      	ldr	r0, [pc, #84]	@ (80121b0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801215a:	f000 fcda 	bl	8012b12 <USBD_GetEpDesc>
 801215e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8012160:	2181      	movs	r1, #129	@ 0x81
 8012162:	4813      	ldr	r0, [pc, #76]	@ (80121b0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8012164:	f000 fcd5 	bl	8012b12 <USBD_GetEpDesc>
 8012168:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801216a:	697b      	ldr	r3, [r7, #20]
 801216c:	2b00      	cmp	r3, #0
 801216e:	d002      	beq.n	8012176 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8012170:	697b      	ldr	r3, [r7, #20]
 8012172:	2210      	movs	r2, #16
 8012174:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8012176:	693b      	ldr	r3, [r7, #16]
 8012178:	2b00      	cmp	r3, #0
 801217a:	d006      	beq.n	801218a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801217c:	693b      	ldr	r3, [r7, #16]
 801217e:	2200      	movs	r2, #0
 8012180:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012184:	711a      	strb	r2, [r3, #4]
 8012186:	2200      	movs	r2, #0
 8012188:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	2b00      	cmp	r3, #0
 801218e:	d006      	beq.n	801219e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	2200      	movs	r2, #0
 8012194:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012198:	711a      	strb	r2, [r3, #4]
 801219a:	2200      	movs	r2, #0
 801219c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	2243      	movs	r2, #67	@ 0x43
 80121a2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80121a4:	4b02      	ldr	r3, [pc, #8]	@ (80121b0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80121a6:	4618      	mov	r0, r3
 80121a8:	3718      	adds	r7, #24
 80121aa:	46bd      	mov	sp, r7
 80121ac:	bd80      	pop	{r7, pc}
 80121ae:	bf00      	nop
 80121b0:	24000090 	.word	0x24000090

080121b4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80121b4:	b480      	push	{r7}
 80121b6:	b083      	sub	sp, #12
 80121b8:	af00      	add	r7, sp, #0
 80121ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	220a      	movs	r2, #10
 80121c0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80121c2:	4b03      	ldr	r3, [pc, #12]	@ (80121d0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80121c4:	4618      	mov	r0, r3
 80121c6:	370c      	adds	r7, #12
 80121c8:	46bd      	mov	sp, r7
 80121ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ce:	4770      	bx	lr
 80121d0:	2400004c 	.word	0x2400004c

080121d4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80121d4:	b480      	push	{r7}
 80121d6:	b083      	sub	sp, #12
 80121d8:	af00      	add	r7, sp, #0
 80121da:	6078      	str	r0, [r7, #4]
 80121dc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80121de:	683b      	ldr	r3, [r7, #0]
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d101      	bne.n	80121e8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80121e4:	2303      	movs	r3, #3
 80121e6:	e009      	b.n	80121fc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80121ee:	687a      	ldr	r2, [r7, #4]
 80121f0:	33b0      	adds	r3, #176	@ 0xb0
 80121f2:	009b      	lsls	r3, r3, #2
 80121f4:	4413      	add	r3, r2
 80121f6:	683a      	ldr	r2, [r7, #0]
 80121f8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80121fa:	2300      	movs	r3, #0
}
 80121fc:	4618      	mov	r0, r3
 80121fe:	370c      	adds	r7, #12
 8012200:	46bd      	mov	sp, r7
 8012202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012206:	4770      	bx	lr

08012208 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8012208:	b480      	push	{r7}
 801220a:	b087      	sub	sp, #28
 801220c:	af00      	add	r7, sp, #0
 801220e:	60f8      	str	r0, [r7, #12]
 8012210:	60b9      	str	r1, [r7, #8]
 8012212:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012214:	68fb      	ldr	r3, [r7, #12]
 8012216:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801221a:	68fb      	ldr	r3, [r7, #12]
 801221c:	32b0      	adds	r2, #176	@ 0xb0
 801221e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012222:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8012224:	697b      	ldr	r3, [r7, #20]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d101      	bne.n	801222e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801222a:	2303      	movs	r3, #3
 801222c:	e008      	b.n	8012240 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 801222e:	697b      	ldr	r3, [r7, #20]
 8012230:	68ba      	ldr	r2, [r7, #8]
 8012232:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8012236:	697b      	ldr	r3, [r7, #20]
 8012238:	687a      	ldr	r2, [r7, #4]
 801223a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801223e:	2300      	movs	r3, #0
}
 8012240:	4618      	mov	r0, r3
 8012242:	371c      	adds	r7, #28
 8012244:	46bd      	mov	sp, r7
 8012246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801224a:	4770      	bx	lr

0801224c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801224c:	b480      	push	{r7}
 801224e:	b085      	sub	sp, #20
 8012250:	af00      	add	r7, sp, #0
 8012252:	6078      	str	r0, [r7, #4]
 8012254:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	32b0      	adds	r2, #176	@ 0xb0
 8012260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012264:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	2b00      	cmp	r3, #0
 801226a:	d101      	bne.n	8012270 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 801226c:	2303      	movs	r3, #3
 801226e:	e004      	b.n	801227a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8012270:	68fb      	ldr	r3, [r7, #12]
 8012272:	683a      	ldr	r2, [r7, #0]
 8012274:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8012278:	2300      	movs	r3, #0
}
 801227a:	4618      	mov	r0, r3
 801227c:	3714      	adds	r7, #20
 801227e:	46bd      	mov	sp, r7
 8012280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012284:	4770      	bx	lr
	...

08012288 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8012288:	b580      	push	{r7, lr}
 801228a:	b084      	sub	sp, #16
 801228c:	af00      	add	r7, sp, #0
 801228e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	32b0      	adds	r2, #176	@ 0xb0
 801229a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801229e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80122a0:	2301      	movs	r3, #1
 80122a2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80122a4:	68bb      	ldr	r3, [r7, #8]
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d101      	bne.n	80122ae <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80122aa:	2303      	movs	r3, #3
 80122ac:	e025      	b.n	80122fa <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80122ae:	68bb      	ldr	r3, [r7, #8]
 80122b0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d11f      	bne.n	80122f8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80122b8:	68bb      	ldr	r3, [r7, #8]
 80122ba:	2201      	movs	r2, #1
 80122bc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80122c0:	4b10      	ldr	r3, [pc, #64]	@ (8012304 <USBD_CDC_TransmitPacket+0x7c>)
 80122c2:	781b      	ldrb	r3, [r3, #0]
 80122c4:	f003 020f 	and.w	r2, r3, #15
 80122c8:	68bb      	ldr	r3, [r7, #8]
 80122ca:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80122ce:	6878      	ldr	r0, [r7, #4]
 80122d0:	4613      	mov	r3, r2
 80122d2:	009b      	lsls	r3, r3, #2
 80122d4:	4413      	add	r3, r2
 80122d6:	009b      	lsls	r3, r3, #2
 80122d8:	4403      	add	r3, r0
 80122da:	3318      	adds	r3, #24
 80122dc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80122de:	4b09      	ldr	r3, [pc, #36]	@ (8012304 <USBD_CDC_TransmitPacket+0x7c>)
 80122e0:	7819      	ldrb	r1, [r3, #0]
 80122e2:	68bb      	ldr	r3, [r7, #8]
 80122e4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80122e8:	68bb      	ldr	r3, [r7, #8]
 80122ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80122ee:	6878      	ldr	r0, [r7, #4]
 80122f0:	f002 f823 	bl	801433a <USBD_LL_Transmit>

    ret = USBD_OK;
 80122f4:	2300      	movs	r3, #0
 80122f6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80122f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80122fa:	4618      	mov	r0, r3
 80122fc:	3710      	adds	r7, #16
 80122fe:	46bd      	mov	sp, r7
 8012300:	bd80      	pop	{r7, pc}
 8012302:	bf00      	nop
 8012304:	240000d3 	.word	0x240000d3

08012308 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012308:	b580      	push	{r7, lr}
 801230a:	b084      	sub	sp, #16
 801230c:	af00      	add	r7, sp, #0
 801230e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	32b0      	adds	r2, #176	@ 0xb0
 801231a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801231e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	32b0      	adds	r2, #176	@ 0xb0
 801232a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d101      	bne.n	8012336 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8012332:	2303      	movs	r3, #3
 8012334:	e018      	b.n	8012368 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	7c1b      	ldrb	r3, [r3, #16]
 801233a:	2b00      	cmp	r3, #0
 801233c:	d10a      	bne.n	8012354 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801233e:	4b0c      	ldr	r3, [pc, #48]	@ (8012370 <USBD_CDC_ReceivePacket+0x68>)
 8012340:	7819      	ldrb	r1, [r3, #0]
 8012342:	68fb      	ldr	r3, [r7, #12]
 8012344:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012348:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801234c:	6878      	ldr	r0, [r7, #4]
 801234e:	f002 f815 	bl	801437c <USBD_LL_PrepareReceive>
 8012352:	e008      	b.n	8012366 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012354:	4b06      	ldr	r3, [pc, #24]	@ (8012370 <USBD_CDC_ReceivePacket+0x68>)
 8012356:	7819      	ldrb	r1, [r3, #0]
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801235e:	2340      	movs	r3, #64	@ 0x40
 8012360:	6878      	ldr	r0, [r7, #4]
 8012362:	f002 f80b 	bl	801437c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012366:	2300      	movs	r3, #0
}
 8012368:	4618      	mov	r0, r3
 801236a:	3710      	adds	r7, #16
 801236c:	46bd      	mov	sp, r7
 801236e:	bd80      	pop	{r7, pc}
 8012370:	240000d4 	.word	0x240000d4

08012374 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012374:	b580      	push	{r7, lr}
 8012376:	b086      	sub	sp, #24
 8012378:	af00      	add	r7, sp, #0
 801237a:	60f8      	str	r0, [r7, #12]
 801237c:	60b9      	str	r1, [r7, #8]
 801237e:	4613      	mov	r3, r2
 8012380:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	2b00      	cmp	r3, #0
 8012386:	d101      	bne.n	801238c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012388:	2303      	movs	r3, #3
 801238a:	e01f      	b.n	80123cc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801238c:	68fb      	ldr	r3, [r7, #12]
 801238e:	2200      	movs	r2, #0
 8012390:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8012394:	68fb      	ldr	r3, [r7, #12]
 8012396:	2200      	movs	r2, #0
 8012398:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	2200      	movs	r2, #0
 80123a0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80123a4:	68bb      	ldr	r3, [r7, #8]
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	d003      	beq.n	80123b2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80123aa:	68fb      	ldr	r3, [r7, #12]
 80123ac:	68ba      	ldr	r2, [r7, #8]
 80123ae:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80123b2:	68fb      	ldr	r3, [r7, #12]
 80123b4:	2201      	movs	r2, #1
 80123b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80123ba:	68fb      	ldr	r3, [r7, #12]
 80123bc:	79fa      	ldrb	r2, [r7, #7]
 80123be:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80123c0:	68f8      	ldr	r0, [r7, #12]
 80123c2:	f001 fe81 	bl	80140c8 <USBD_LL_Init>
 80123c6:	4603      	mov	r3, r0
 80123c8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80123ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80123cc:	4618      	mov	r0, r3
 80123ce:	3718      	adds	r7, #24
 80123d0:	46bd      	mov	sp, r7
 80123d2:	bd80      	pop	{r7, pc}

080123d4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80123d4:	b580      	push	{r7, lr}
 80123d6:	b084      	sub	sp, #16
 80123d8:	af00      	add	r7, sp, #0
 80123da:	6078      	str	r0, [r7, #4]
 80123dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80123de:	2300      	movs	r3, #0
 80123e0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80123e2:	683b      	ldr	r3, [r7, #0]
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d101      	bne.n	80123ec <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80123e8:	2303      	movs	r3, #3
 80123ea:	e025      	b.n	8012438 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	683a      	ldr	r2, [r7, #0]
 80123f0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	32ae      	adds	r2, #174	@ 0xae
 80123fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012404:	2b00      	cmp	r3, #0
 8012406:	d00f      	beq.n	8012428 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	32ae      	adds	r2, #174	@ 0xae
 8012412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012418:	f107 020e 	add.w	r2, r7, #14
 801241c:	4610      	mov	r0, r2
 801241e:	4798      	blx	r3
 8012420:	4602      	mov	r2, r0
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801242e:	1c5a      	adds	r2, r3, #1
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8012436:	2300      	movs	r3, #0
}
 8012438:	4618      	mov	r0, r3
 801243a:	3710      	adds	r7, #16
 801243c:	46bd      	mov	sp, r7
 801243e:	bd80      	pop	{r7, pc}

08012440 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8012440:	b580      	push	{r7, lr}
 8012442:	b082      	sub	sp, #8
 8012444:	af00      	add	r7, sp, #0
 8012446:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8012448:	6878      	ldr	r0, [r7, #4]
 801244a:	f001 fe8d 	bl	8014168 <USBD_LL_Start>
 801244e:	4603      	mov	r3, r0
}
 8012450:	4618      	mov	r0, r3
 8012452:	3708      	adds	r7, #8
 8012454:	46bd      	mov	sp, r7
 8012456:	bd80      	pop	{r7, pc}

08012458 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8012458:	b480      	push	{r7}
 801245a:	b083      	sub	sp, #12
 801245c:	af00      	add	r7, sp, #0
 801245e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012460:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8012462:	4618      	mov	r0, r3
 8012464:	370c      	adds	r7, #12
 8012466:	46bd      	mov	sp, r7
 8012468:	f85d 7b04 	ldr.w	r7, [sp], #4
 801246c:	4770      	bx	lr

0801246e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801246e:	b580      	push	{r7, lr}
 8012470:	b084      	sub	sp, #16
 8012472:	af00      	add	r7, sp, #0
 8012474:	6078      	str	r0, [r7, #4]
 8012476:	460b      	mov	r3, r1
 8012478:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801247a:	2300      	movs	r3, #0
 801247c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012484:	2b00      	cmp	r3, #0
 8012486:	d009      	beq.n	801249c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	78fa      	ldrb	r2, [r7, #3]
 8012492:	4611      	mov	r1, r2
 8012494:	6878      	ldr	r0, [r7, #4]
 8012496:	4798      	blx	r3
 8012498:	4603      	mov	r3, r0
 801249a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801249c:	7bfb      	ldrb	r3, [r7, #15]
}
 801249e:	4618      	mov	r0, r3
 80124a0:	3710      	adds	r7, #16
 80124a2:	46bd      	mov	sp, r7
 80124a4:	bd80      	pop	{r7, pc}

080124a6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80124a6:	b580      	push	{r7, lr}
 80124a8:	b084      	sub	sp, #16
 80124aa:	af00      	add	r7, sp, #0
 80124ac:	6078      	str	r0, [r7, #4]
 80124ae:	460b      	mov	r3, r1
 80124b0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80124b2:	2300      	movs	r3, #0
 80124b4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80124bc:	685b      	ldr	r3, [r3, #4]
 80124be:	78fa      	ldrb	r2, [r7, #3]
 80124c0:	4611      	mov	r1, r2
 80124c2:	6878      	ldr	r0, [r7, #4]
 80124c4:	4798      	blx	r3
 80124c6:	4603      	mov	r3, r0
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d001      	beq.n	80124d0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80124cc:	2303      	movs	r3, #3
 80124ce:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80124d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80124d2:	4618      	mov	r0, r3
 80124d4:	3710      	adds	r7, #16
 80124d6:	46bd      	mov	sp, r7
 80124d8:	bd80      	pop	{r7, pc}

080124da <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80124da:	b580      	push	{r7, lr}
 80124dc:	b084      	sub	sp, #16
 80124de:	af00      	add	r7, sp, #0
 80124e0:	6078      	str	r0, [r7, #4]
 80124e2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80124ea:	6839      	ldr	r1, [r7, #0]
 80124ec:	4618      	mov	r0, r3
 80124ee:	f001 f936 	bl	801375e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	2201      	movs	r2, #1
 80124f6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8012500:	461a      	mov	r2, r3
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801250e:	f003 031f 	and.w	r3, r3, #31
 8012512:	2b02      	cmp	r3, #2
 8012514:	d01a      	beq.n	801254c <USBD_LL_SetupStage+0x72>
 8012516:	2b02      	cmp	r3, #2
 8012518:	d822      	bhi.n	8012560 <USBD_LL_SetupStage+0x86>
 801251a:	2b00      	cmp	r3, #0
 801251c:	d002      	beq.n	8012524 <USBD_LL_SetupStage+0x4a>
 801251e:	2b01      	cmp	r3, #1
 8012520:	d00a      	beq.n	8012538 <USBD_LL_SetupStage+0x5e>
 8012522:	e01d      	b.n	8012560 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801252a:	4619      	mov	r1, r3
 801252c:	6878      	ldr	r0, [r7, #4]
 801252e:	f000 fb63 	bl	8012bf8 <USBD_StdDevReq>
 8012532:	4603      	mov	r3, r0
 8012534:	73fb      	strb	r3, [r7, #15]
      break;
 8012536:	e020      	b.n	801257a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801253e:	4619      	mov	r1, r3
 8012540:	6878      	ldr	r0, [r7, #4]
 8012542:	f000 fbcb 	bl	8012cdc <USBD_StdItfReq>
 8012546:	4603      	mov	r3, r0
 8012548:	73fb      	strb	r3, [r7, #15]
      break;
 801254a:	e016      	b.n	801257a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012552:	4619      	mov	r1, r3
 8012554:	6878      	ldr	r0, [r7, #4]
 8012556:	f000 fc2d 	bl	8012db4 <USBD_StdEPReq>
 801255a:	4603      	mov	r3, r0
 801255c:	73fb      	strb	r3, [r7, #15]
      break;
 801255e:	e00c      	b.n	801257a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012566:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801256a:	b2db      	uxtb	r3, r3
 801256c:	4619      	mov	r1, r3
 801256e:	6878      	ldr	r0, [r7, #4]
 8012570:	f001 fe5a 	bl	8014228 <USBD_LL_StallEP>
 8012574:	4603      	mov	r3, r0
 8012576:	73fb      	strb	r3, [r7, #15]
      break;
 8012578:	bf00      	nop
  }

  return ret;
 801257a:	7bfb      	ldrb	r3, [r7, #15]
}
 801257c:	4618      	mov	r0, r3
 801257e:	3710      	adds	r7, #16
 8012580:	46bd      	mov	sp, r7
 8012582:	bd80      	pop	{r7, pc}

08012584 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012584:	b580      	push	{r7, lr}
 8012586:	b086      	sub	sp, #24
 8012588:	af00      	add	r7, sp, #0
 801258a:	60f8      	str	r0, [r7, #12]
 801258c:	460b      	mov	r3, r1
 801258e:	607a      	str	r2, [r7, #4]
 8012590:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8012592:	2300      	movs	r3, #0
 8012594:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8012596:	7afb      	ldrb	r3, [r7, #11]
 8012598:	2b00      	cmp	r3, #0
 801259a:	d16e      	bne.n	801267a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80125a2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80125a4:	68fb      	ldr	r3, [r7, #12]
 80125a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80125aa:	2b03      	cmp	r3, #3
 80125ac:	f040 8098 	bne.w	80126e0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80125b0:	693b      	ldr	r3, [r7, #16]
 80125b2:	689a      	ldr	r2, [r3, #8]
 80125b4:	693b      	ldr	r3, [r7, #16]
 80125b6:	68db      	ldr	r3, [r3, #12]
 80125b8:	429a      	cmp	r2, r3
 80125ba:	d913      	bls.n	80125e4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80125bc:	693b      	ldr	r3, [r7, #16]
 80125be:	689a      	ldr	r2, [r3, #8]
 80125c0:	693b      	ldr	r3, [r7, #16]
 80125c2:	68db      	ldr	r3, [r3, #12]
 80125c4:	1ad2      	subs	r2, r2, r3
 80125c6:	693b      	ldr	r3, [r7, #16]
 80125c8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80125ca:	693b      	ldr	r3, [r7, #16]
 80125cc:	68da      	ldr	r2, [r3, #12]
 80125ce:	693b      	ldr	r3, [r7, #16]
 80125d0:	689b      	ldr	r3, [r3, #8]
 80125d2:	4293      	cmp	r3, r2
 80125d4:	bf28      	it	cs
 80125d6:	4613      	movcs	r3, r2
 80125d8:	461a      	mov	r2, r3
 80125da:	6879      	ldr	r1, [r7, #4]
 80125dc:	68f8      	ldr	r0, [r7, #12]
 80125de:	f001 f9be 	bl	801395e <USBD_CtlContinueRx>
 80125e2:	e07d      	b.n	80126e0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80125ea:	f003 031f 	and.w	r3, r3, #31
 80125ee:	2b02      	cmp	r3, #2
 80125f0:	d014      	beq.n	801261c <USBD_LL_DataOutStage+0x98>
 80125f2:	2b02      	cmp	r3, #2
 80125f4:	d81d      	bhi.n	8012632 <USBD_LL_DataOutStage+0xae>
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d002      	beq.n	8012600 <USBD_LL_DataOutStage+0x7c>
 80125fa:	2b01      	cmp	r3, #1
 80125fc:	d003      	beq.n	8012606 <USBD_LL_DataOutStage+0x82>
 80125fe:	e018      	b.n	8012632 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8012600:	2300      	movs	r3, #0
 8012602:	75bb      	strb	r3, [r7, #22]
            break;
 8012604:	e018      	b.n	8012638 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801260c:	b2db      	uxtb	r3, r3
 801260e:	4619      	mov	r1, r3
 8012610:	68f8      	ldr	r0, [r7, #12]
 8012612:	f000 fa64 	bl	8012ade <USBD_CoreFindIF>
 8012616:	4603      	mov	r3, r0
 8012618:	75bb      	strb	r3, [r7, #22]
            break;
 801261a:	e00d      	b.n	8012638 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012622:	b2db      	uxtb	r3, r3
 8012624:	4619      	mov	r1, r3
 8012626:	68f8      	ldr	r0, [r7, #12]
 8012628:	f000 fa66 	bl	8012af8 <USBD_CoreFindEP>
 801262c:	4603      	mov	r3, r0
 801262e:	75bb      	strb	r3, [r7, #22]
            break;
 8012630:	e002      	b.n	8012638 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8012632:	2300      	movs	r3, #0
 8012634:	75bb      	strb	r3, [r7, #22]
            break;
 8012636:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8012638:	7dbb      	ldrb	r3, [r7, #22]
 801263a:	2b00      	cmp	r3, #0
 801263c:	d119      	bne.n	8012672 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012644:	b2db      	uxtb	r3, r3
 8012646:	2b03      	cmp	r3, #3
 8012648:	d113      	bne.n	8012672 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801264a:	7dba      	ldrb	r2, [r7, #22]
 801264c:	68fb      	ldr	r3, [r7, #12]
 801264e:	32ae      	adds	r2, #174	@ 0xae
 8012650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012654:	691b      	ldr	r3, [r3, #16]
 8012656:	2b00      	cmp	r3, #0
 8012658:	d00b      	beq.n	8012672 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801265a:	7dba      	ldrb	r2, [r7, #22]
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8012662:	7dba      	ldrb	r2, [r7, #22]
 8012664:	68fb      	ldr	r3, [r7, #12]
 8012666:	32ae      	adds	r2, #174	@ 0xae
 8012668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801266c:	691b      	ldr	r3, [r3, #16]
 801266e:	68f8      	ldr	r0, [r7, #12]
 8012670:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012672:	68f8      	ldr	r0, [r7, #12]
 8012674:	f001 f984 	bl	8013980 <USBD_CtlSendStatus>
 8012678:	e032      	b.n	80126e0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801267a:	7afb      	ldrb	r3, [r7, #11]
 801267c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012680:	b2db      	uxtb	r3, r3
 8012682:	4619      	mov	r1, r3
 8012684:	68f8      	ldr	r0, [r7, #12]
 8012686:	f000 fa37 	bl	8012af8 <USBD_CoreFindEP>
 801268a:	4603      	mov	r3, r0
 801268c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801268e:	7dbb      	ldrb	r3, [r7, #22]
 8012690:	2bff      	cmp	r3, #255	@ 0xff
 8012692:	d025      	beq.n	80126e0 <USBD_LL_DataOutStage+0x15c>
 8012694:	7dbb      	ldrb	r3, [r7, #22]
 8012696:	2b00      	cmp	r3, #0
 8012698:	d122      	bne.n	80126e0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80126a0:	b2db      	uxtb	r3, r3
 80126a2:	2b03      	cmp	r3, #3
 80126a4:	d117      	bne.n	80126d6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80126a6:	7dba      	ldrb	r2, [r7, #22]
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	32ae      	adds	r2, #174	@ 0xae
 80126ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80126b0:	699b      	ldr	r3, [r3, #24]
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d00f      	beq.n	80126d6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80126b6:	7dba      	ldrb	r2, [r7, #22]
 80126b8:	68fb      	ldr	r3, [r7, #12]
 80126ba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80126be:	7dba      	ldrb	r2, [r7, #22]
 80126c0:	68fb      	ldr	r3, [r7, #12]
 80126c2:	32ae      	adds	r2, #174	@ 0xae
 80126c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80126c8:	699b      	ldr	r3, [r3, #24]
 80126ca:	7afa      	ldrb	r2, [r7, #11]
 80126cc:	4611      	mov	r1, r2
 80126ce:	68f8      	ldr	r0, [r7, #12]
 80126d0:	4798      	blx	r3
 80126d2:	4603      	mov	r3, r0
 80126d4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80126d6:	7dfb      	ldrb	r3, [r7, #23]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d001      	beq.n	80126e0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80126dc:	7dfb      	ldrb	r3, [r7, #23]
 80126de:	e000      	b.n	80126e2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80126e0:	2300      	movs	r3, #0
}
 80126e2:	4618      	mov	r0, r3
 80126e4:	3718      	adds	r7, #24
 80126e6:	46bd      	mov	sp, r7
 80126e8:	bd80      	pop	{r7, pc}

080126ea <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80126ea:	b580      	push	{r7, lr}
 80126ec:	b086      	sub	sp, #24
 80126ee:	af00      	add	r7, sp, #0
 80126f0:	60f8      	str	r0, [r7, #12]
 80126f2:	460b      	mov	r3, r1
 80126f4:	607a      	str	r2, [r7, #4]
 80126f6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80126f8:	7afb      	ldrb	r3, [r7, #11]
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d16f      	bne.n	80127de <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80126fe:	68fb      	ldr	r3, [r7, #12]
 8012700:	3314      	adds	r3, #20
 8012702:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012704:	68fb      	ldr	r3, [r7, #12]
 8012706:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801270a:	2b02      	cmp	r3, #2
 801270c:	d15a      	bne.n	80127c4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801270e:	693b      	ldr	r3, [r7, #16]
 8012710:	689a      	ldr	r2, [r3, #8]
 8012712:	693b      	ldr	r3, [r7, #16]
 8012714:	68db      	ldr	r3, [r3, #12]
 8012716:	429a      	cmp	r2, r3
 8012718:	d914      	bls.n	8012744 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801271a:	693b      	ldr	r3, [r7, #16]
 801271c:	689a      	ldr	r2, [r3, #8]
 801271e:	693b      	ldr	r3, [r7, #16]
 8012720:	68db      	ldr	r3, [r3, #12]
 8012722:	1ad2      	subs	r2, r2, r3
 8012724:	693b      	ldr	r3, [r7, #16]
 8012726:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8012728:	693b      	ldr	r3, [r7, #16]
 801272a:	689b      	ldr	r3, [r3, #8]
 801272c:	461a      	mov	r2, r3
 801272e:	6879      	ldr	r1, [r7, #4]
 8012730:	68f8      	ldr	r0, [r7, #12]
 8012732:	f001 f8e6 	bl	8013902 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012736:	2300      	movs	r3, #0
 8012738:	2200      	movs	r2, #0
 801273a:	2100      	movs	r1, #0
 801273c:	68f8      	ldr	r0, [r7, #12]
 801273e:	f001 fe1d 	bl	801437c <USBD_LL_PrepareReceive>
 8012742:	e03f      	b.n	80127c4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012744:	693b      	ldr	r3, [r7, #16]
 8012746:	68da      	ldr	r2, [r3, #12]
 8012748:	693b      	ldr	r3, [r7, #16]
 801274a:	689b      	ldr	r3, [r3, #8]
 801274c:	429a      	cmp	r2, r3
 801274e:	d11c      	bne.n	801278a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8012750:	693b      	ldr	r3, [r7, #16]
 8012752:	685a      	ldr	r2, [r3, #4]
 8012754:	693b      	ldr	r3, [r7, #16]
 8012756:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012758:	429a      	cmp	r2, r3
 801275a:	d316      	bcc.n	801278a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801275c:	693b      	ldr	r3, [r7, #16]
 801275e:	685a      	ldr	r2, [r3, #4]
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012766:	429a      	cmp	r2, r3
 8012768:	d20f      	bcs.n	801278a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801276a:	2200      	movs	r2, #0
 801276c:	2100      	movs	r1, #0
 801276e:	68f8      	ldr	r0, [r7, #12]
 8012770:	f001 f8c7 	bl	8013902 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	2200      	movs	r2, #0
 8012778:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801277c:	2300      	movs	r3, #0
 801277e:	2200      	movs	r2, #0
 8012780:	2100      	movs	r1, #0
 8012782:	68f8      	ldr	r0, [r7, #12]
 8012784:	f001 fdfa 	bl	801437c <USBD_LL_PrepareReceive>
 8012788:	e01c      	b.n	80127c4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012790:	b2db      	uxtb	r3, r3
 8012792:	2b03      	cmp	r3, #3
 8012794:	d10f      	bne.n	80127b6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801279c:	68db      	ldr	r3, [r3, #12]
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d009      	beq.n	80127b6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	2200      	movs	r2, #0
 80127a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80127aa:	68fb      	ldr	r3, [r7, #12]
 80127ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80127b0:	68db      	ldr	r3, [r3, #12]
 80127b2:	68f8      	ldr	r0, [r7, #12]
 80127b4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80127b6:	2180      	movs	r1, #128	@ 0x80
 80127b8:	68f8      	ldr	r0, [r7, #12]
 80127ba:	f001 fd35 	bl	8014228 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80127be:	68f8      	ldr	r0, [r7, #12]
 80127c0:	f001 f8f1 	bl	80139a6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80127c4:	68fb      	ldr	r3, [r7, #12]
 80127c6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	d03a      	beq.n	8012844 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80127ce:	68f8      	ldr	r0, [r7, #12]
 80127d0:	f7ff fe42 	bl	8012458 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	2200      	movs	r2, #0
 80127d8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80127dc:	e032      	b.n	8012844 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80127de:	7afb      	ldrb	r3, [r7, #11]
 80127e0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80127e4:	b2db      	uxtb	r3, r3
 80127e6:	4619      	mov	r1, r3
 80127e8:	68f8      	ldr	r0, [r7, #12]
 80127ea:	f000 f985 	bl	8012af8 <USBD_CoreFindEP>
 80127ee:	4603      	mov	r3, r0
 80127f0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80127f2:	7dfb      	ldrb	r3, [r7, #23]
 80127f4:	2bff      	cmp	r3, #255	@ 0xff
 80127f6:	d025      	beq.n	8012844 <USBD_LL_DataInStage+0x15a>
 80127f8:	7dfb      	ldrb	r3, [r7, #23]
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d122      	bne.n	8012844 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012804:	b2db      	uxtb	r3, r3
 8012806:	2b03      	cmp	r3, #3
 8012808:	d11c      	bne.n	8012844 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801280a:	7dfa      	ldrb	r2, [r7, #23]
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	32ae      	adds	r2, #174	@ 0xae
 8012810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012814:	695b      	ldr	r3, [r3, #20]
 8012816:	2b00      	cmp	r3, #0
 8012818:	d014      	beq.n	8012844 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801281a:	7dfa      	ldrb	r2, [r7, #23]
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8012822:	7dfa      	ldrb	r2, [r7, #23]
 8012824:	68fb      	ldr	r3, [r7, #12]
 8012826:	32ae      	adds	r2, #174	@ 0xae
 8012828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801282c:	695b      	ldr	r3, [r3, #20]
 801282e:	7afa      	ldrb	r2, [r7, #11]
 8012830:	4611      	mov	r1, r2
 8012832:	68f8      	ldr	r0, [r7, #12]
 8012834:	4798      	blx	r3
 8012836:	4603      	mov	r3, r0
 8012838:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801283a:	7dbb      	ldrb	r3, [r7, #22]
 801283c:	2b00      	cmp	r3, #0
 801283e:	d001      	beq.n	8012844 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8012840:	7dbb      	ldrb	r3, [r7, #22]
 8012842:	e000      	b.n	8012846 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8012844:	2300      	movs	r3, #0
}
 8012846:	4618      	mov	r0, r3
 8012848:	3718      	adds	r7, #24
 801284a:	46bd      	mov	sp, r7
 801284c:	bd80      	pop	{r7, pc}

0801284e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801284e:	b580      	push	{r7, lr}
 8012850:	b084      	sub	sp, #16
 8012852:	af00      	add	r7, sp, #0
 8012854:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8012856:	2300      	movs	r3, #0
 8012858:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	2201      	movs	r2, #1
 801285e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	2200      	movs	r2, #0
 8012866:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	2200      	movs	r2, #0
 801286e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	2200      	movs	r2, #0
 8012874:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	2200      	movs	r2, #0
 801287c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012886:	2b00      	cmp	r3, #0
 8012888:	d014      	beq.n	80128b4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012890:	685b      	ldr	r3, [r3, #4]
 8012892:	2b00      	cmp	r3, #0
 8012894:	d00e      	beq.n	80128b4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801289c:	685b      	ldr	r3, [r3, #4]
 801289e:	687a      	ldr	r2, [r7, #4]
 80128a0:	6852      	ldr	r2, [r2, #4]
 80128a2:	b2d2      	uxtb	r2, r2
 80128a4:	4611      	mov	r1, r2
 80128a6:	6878      	ldr	r0, [r7, #4]
 80128a8:	4798      	blx	r3
 80128aa:	4603      	mov	r3, r0
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	d001      	beq.n	80128b4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80128b0:	2303      	movs	r3, #3
 80128b2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80128b4:	2340      	movs	r3, #64	@ 0x40
 80128b6:	2200      	movs	r2, #0
 80128b8:	2100      	movs	r1, #0
 80128ba:	6878      	ldr	r0, [r7, #4]
 80128bc:	f001 fc6f 	bl	801419e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	2201      	movs	r2, #1
 80128c4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	2240      	movs	r2, #64	@ 0x40
 80128cc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80128d0:	2340      	movs	r3, #64	@ 0x40
 80128d2:	2200      	movs	r2, #0
 80128d4:	2180      	movs	r1, #128	@ 0x80
 80128d6:	6878      	ldr	r0, [r7, #4]
 80128d8:	f001 fc61 	bl	801419e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	2201      	movs	r2, #1
 80128e0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	2240      	movs	r2, #64	@ 0x40
 80128e6:	621a      	str	r2, [r3, #32]

  return ret;
 80128e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80128ea:	4618      	mov	r0, r3
 80128ec:	3710      	adds	r7, #16
 80128ee:	46bd      	mov	sp, r7
 80128f0:	bd80      	pop	{r7, pc}

080128f2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80128f2:	b480      	push	{r7}
 80128f4:	b083      	sub	sp, #12
 80128f6:	af00      	add	r7, sp, #0
 80128f8:	6078      	str	r0, [r7, #4]
 80128fa:	460b      	mov	r3, r1
 80128fc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	78fa      	ldrb	r2, [r7, #3]
 8012902:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012904:	2300      	movs	r3, #0
}
 8012906:	4618      	mov	r0, r3
 8012908:	370c      	adds	r7, #12
 801290a:	46bd      	mov	sp, r7
 801290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012910:	4770      	bx	lr

08012912 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012912:	b480      	push	{r7}
 8012914:	b083      	sub	sp, #12
 8012916:	af00      	add	r7, sp, #0
 8012918:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012920:	b2db      	uxtb	r3, r3
 8012922:	2b04      	cmp	r3, #4
 8012924:	d006      	beq.n	8012934 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801292c:	b2da      	uxtb	r2, r3
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	2204      	movs	r2, #4
 8012938:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801293c:	2300      	movs	r3, #0
}
 801293e:	4618      	mov	r0, r3
 8012940:	370c      	adds	r7, #12
 8012942:	46bd      	mov	sp, r7
 8012944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012948:	4770      	bx	lr

0801294a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801294a:	b480      	push	{r7}
 801294c:	b083      	sub	sp, #12
 801294e:	af00      	add	r7, sp, #0
 8012950:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012958:	b2db      	uxtb	r3, r3
 801295a:	2b04      	cmp	r3, #4
 801295c:	d106      	bne.n	801296c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012964:	b2da      	uxtb	r2, r3
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801296c:	2300      	movs	r3, #0
}
 801296e:	4618      	mov	r0, r3
 8012970:	370c      	adds	r7, #12
 8012972:	46bd      	mov	sp, r7
 8012974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012978:	4770      	bx	lr

0801297a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801297a:	b580      	push	{r7, lr}
 801297c:	b082      	sub	sp, #8
 801297e:	af00      	add	r7, sp, #0
 8012980:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012988:	b2db      	uxtb	r3, r3
 801298a:	2b03      	cmp	r3, #3
 801298c:	d110      	bne.n	80129b0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012994:	2b00      	cmp	r3, #0
 8012996:	d00b      	beq.n	80129b0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801299e:	69db      	ldr	r3, [r3, #28]
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	d005      	beq.n	80129b0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80129aa:	69db      	ldr	r3, [r3, #28]
 80129ac:	6878      	ldr	r0, [r7, #4]
 80129ae:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80129b0:	2300      	movs	r3, #0
}
 80129b2:	4618      	mov	r0, r3
 80129b4:	3708      	adds	r7, #8
 80129b6:	46bd      	mov	sp, r7
 80129b8:	bd80      	pop	{r7, pc}

080129ba <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80129ba:	b580      	push	{r7, lr}
 80129bc:	b082      	sub	sp, #8
 80129be:	af00      	add	r7, sp, #0
 80129c0:	6078      	str	r0, [r7, #4]
 80129c2:	460b      	mov	r3, r1
 80129c4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	32ae      	adds	r2, #174	@ 0xae
 80129d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d101      	bne.n	80129dc <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80129d8:	2303      	movs	r3, #3
 80129da:	e01c      	b.n	8012a16 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80129e2:	b2db      	uxtb	r3, r3
 80129e4:	2b03      	cmp	r3, #3
 80129e6:	d115      	bne.n	8012a14 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	32ae      	adds	r2, #174	@ 0xae
 80129f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129f6:	6a1b      	ldr	r3, [r3, #32]
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d00b      	beq.n	8012a14 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	32ae      	adds	r2, #174	@ 0xae
 8012a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012a0a:	6a1b      	ldr	r3, [r3, #32]
 8012a0c:	78fa      	ldrb	r2, [r7, #3]
 8012a0e:	4611      	mov	r1, r2
 8012a10:	6878      	ldr	r0, [r7, #4]
 8012a12:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012a14:	2300      	movs	r3, #0
}
 8012a16:	4618      	mov	r0, r3
 8012a18:	3708      	adds	r7, #8
 8012a1a:	46bd      	mov	sp, r7
 8012a1c:	bd80      	pop	{r7, pc}

08012a1e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8012a1e:	b580      	push	{r7, lr}
 8012a20:	b082      	sub	sp, #8
 8012a22:	af00      	add	r7, sp, #0
 8012a24:	6078      	str	r0, [r7, #4]
 8012a26:	460b      	mov	r3, r1
 8012a28:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	32ae      	adds	r2, #174	@ 0xae
 8012a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d101      	bne.n	8012a40 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8012a3c:	2303      	movs	r3, #3
 8012a3e:	e01c      	b.n	8012a7a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a46:	b2db      	uxtb	r3, r3
 8012a48:	2b03      	cmp	r3, #3
 8012a4a:	d115      	bne.n	8012a78 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	32ae      	adds	r2, #174	@ 0xae
 8012a56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	d00b      	beq.n	8012a78 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	32ae      	adds	r2, #174	@ 0xae
 8012a6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a70:	78fa      	ldrb	r2, [r7, #3]
 8012a72:	4611      	mov	r1, r2
 8012a74:	6878      	ldr	r0, [r7, #4]
 8012a76:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012a78:	2300      	movs	r3, #0
}
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	3708      	adds	r7, #8
 8012a7e:	46bd      	mov	sp, r7
 8012a80:	bd80      	pop	{r7, pc}

08012a82 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8012a82:	b480      	push	{r7}
 8012a84:	b083      	sub	sp, #12
 8012a86:	af00      	add	r7, sp, #0
 8012a88:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012a8a:	2300      	movs	r3, #0
}
 8012a8c:	4618      	mov	r0, r3
 8012a8e:	370c      	adds	r7, #12
 8012a90:	46bd      	mov	sp, r7
 8012a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a96:	4770      	bx	lr

08012a98 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8012a98:	b580      	push	{r7, lr}
 8012a9a:	b084      	sub	sp, #16
 8012a9c:	af00      	add	r7, sp, #0
 8012a9e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8012aa0:	2300      	movs	r3, #0
 8012aa2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	2201      	movs	r2, #1
 8012aa8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d00e      	beq.n	8012ad4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012abc:	685b      	ldr	r3, [r3, #4]
 8012abe:	687a      	ldr	r2, [r7, #4]
 8012ac0:	6852      	ldr	r2, [r2, #4]
 8012ac2:	b2d2      	uxtb	r2, r2
 8012ac4:	4611      	mov	r1, r2
 8012ac6:	6878      	ldr	r0, [r7, #4]
 8012ac8:	4798      	blx	r3
 8012aca:	4603      	mov	r3, r0
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d001      	beq.n	8012ad4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8012ad0:	2303      	movs	r3, #3
 8012ad2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ad6:	4618      	mov	r0, r3
 8012ad8:	3710      	adds	r7, #16
 8012ada:	46bd      	mov	sp, r7
 8012adc:	bd80      	pop	{r7, pc}

08012ade <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012ade:	b480      	push	{r7}
 8012ae0:	b083      	sub	sp, #12
 8012ae2:	af00      	add	r7, sp, #0
 8012ae4:	6078      	str	r0, [r7, #4]
 8012ae6:	460b      	mov	r3, r1
 8012ae8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012aea:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012aec:	4618      	mov	r0, r3
 8012aee:	370c      	adds	r7, #12
 8012af0:	46bd      	mov	sp, r7
 8012af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012af6:	4770      	bx	lr

08012af8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012af8:	b480      	push	{r7}
 8012afa:	b083      	sub	sp, #12
 8012afc:	af00      	add	r7, sp, #0
 8012afe:	6078      	str	r0, [r7, #4]
 8012b00:	460b      	mov	r3, r1
 8012b02:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012b04:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012b06:	4618      	mov	r0, r3
 8012b08:	370c      	adds	r7, #12
 8012b0a:	46bd      	mov	sp, r7
 8012b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b10:	4770      	bx	lr

08012b12 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8012b12:	b580      	push	{r7, lr}
 8012b14:	b086      	sub	sp, #24
 8012b16:	af00      	add	r7, sp, #0
 8012b18:	6078      	str	r0, [r7, #4]
 8012b1a:	460b      	mov	r3, r1
 8012b1c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8012b26:	2300      	movs	r3, #0
 8012b28:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	885b      	ldrh	r3, [r3, #2]
 8012b2e:	b29b      	uxth	r3, r3
 8012b30:	68fa      	ldr	r2, [r7, #12]
 8012b32:	7812      	ldrb	r2, [r2, #0]
 8012b34:	4293      	cmp	r3, r2
 8012b36:	d91f      	bls.n	8012b78 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	781b      	ldrb	r3, [r3, #0]
 8012b3c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8012b3e:	e013      	b.n	8012b68 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8012b40:	f107 030a 	add.w	r3, r7, #10
 8012b44:	4619      	mov	r1, r3
 8012b46:	6978      	ldr	r0, [r7, #20]
 8012b48:	f000 f81b 	bl	8012b82 <USBD_GetNextDesc>
 8012b4c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8012b4e:	697b      	ldr	r3, [r7, #20]
 8012b50:	785b      	ldrb	r3, [r3, #1]
 8012b52:	2b05      	cmp	r3, #5
 8012b54:	d108      	bne.n	8012b68 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8012b56:	697b      	ldr	r3, [r7, #20]
 8012b58:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8012b5a:	693b      	ldr	r3, [r7, #16]
 8012b5c:	789b      	ldrb	r3, [r3, #2]
 8012b5e:	78fa      	ldrb	r2, [r7, #3]
 8012b60:	429a      	cmp	r2, r3
 8012b62:	d008      	beq.n	8012b76 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8012b64:	2300      	movs	r3, #0
 8012b66:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8012b68:	68fb      	ldr	r3, [r7, #12]
 8012b6a:	885b      	ldrh	r3, [r3, #2]
 8012b6c:	b29a      	uxth	r2, r3
 8012b6e:	897b      	ldrh	r3, [r7, #10]
 8012b70:	429a      	cmp	r2, r3
 8012b72:	d8e5      	bhi.n	8012b40 <USBD_GetEpDesc+0x2e>
 8012b74:	e000      	b.n	8012b78 <USBD_GetEpDesc+0x66>
          break;
 8012b76:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8012b78:	693b      	ldr	r3, [r7, #16]
}
 8012b7a:	4618      	mov	r0, r3
 8012b7c:	3718      	adds	r7, #24
 8012b7e:	46bd      	mov	sp, r7
 8012b80:	bd80      	pop	{r7, pc}

08012b82 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8012b82:	b480      	push	{r7}
 8012b84:	b085      	sub	sp, #20
 8012b86:	af00      	add	r7, sp, #0
 8012b88:	6078      	str	r0, [r7, #4]
 8012b8a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8012b90:	683b      	ldr	r3, [r7, #0]
 8012b92:	881b      	ldrh	r3, [r3, #0]
 8012b94:	68fa      	ldr	r2, [r7, #12]
 8012b96:	7812      	ldrb	r2, [r2, #0]
 8012b98:	4413      	add	r3, r2
 8012b9a:	b29a      	uxth	r2, r3
 8012b9c:	683b      	ldr	r3, [r7, #0]
 8012b9e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8012ba0:	68fb      	ldr	r3, [r7, #12]
 8012ba2:	781b      	ldrb	r3, [r3, #0]
 8012ba4:	461a      	mov	r2, r3
 8012ba6:	687b      	ldr	r3, [r7, #4]
 8012ba8:	4413      	add	r3, r2
 8012baa:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8012bac:	68fb      	ldr	r3, [r7, #12]
}
 8012bae:	4618      	mov	r0, r3
 8012bb0:	3714      	adds	r7, #20
 8012bb2:	46bd      	mov	sp, r7
 8012bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bb8:	4770      	bx	lr

08012bba <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8012bba:	b480      	push	{r7}
 8012bbc:	b087      	sub	sp, #28
 8012bbe:	af00      	add	r7, sp, #0
 8012bc0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012bc6:	697b      	ldr	r3, [r7, #20]
 8012bc8:	781b      	ldrb	r3, [r3, #0]
 8012bca:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8012bcc:	697b      	ldr	r3, [r7, #20]
 8012bce:	3301      	adds	r3, #1
 8012bd0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012bd2:	697b      	ldr	r3, [r7, #20]
 8012bd4:	781b      	ldrb	r3, [r3, #0]
 8012bd6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012bd8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8012bdc:	021b      	lsls	r3, r3, #8
 8012bde:	b21a      	sxth	r2, r3
 8012be0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012be4:	4313      	orrs	r3, r2
 8012be6:	b21b      	sxth	r3, r3
 8012be8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012bea:	89fb      	ldrh	r3, [r7, #14]
}
 8012bec:	4618      	mov	r0, r3
 8012bee:	371c      	adds	r7, #28
 8012bf0:	46bd      	mov	sp, r7
 8012bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf6:	4770      	bx	lr

08012bf8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012bf8:	b580      	push	{r7, lr}
 8012bfa:	b084      	sub	sp, #16
 8012bfc:	af00      	add	r7, sp, #0
 8012bfe:	6078      	str	r0, [r7, #4]
 8012c00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012c02:	2300      	movs	r3, #0
 8012c04:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012c06:	683b      	ldr	r3, [r7, #0]
 8012c08:	781b      	ldrb	r3, [r3, #0]
 8012c0a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012c0e:	2b40      	cmp	r3, #64	@ 0x40
 8012c10:	d005      	beq.n	8012c1e <USBD_StdDevReq+0x26>
 8012c12:	2b40      	cmp	r3, #64	@ 0x40
 8012c14:	d857      	bhi.n	8012cc6 <USBD_StdDevReq+0xce>
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d00f      	beq.n	8012c3a <USBD_StdDevReq+0x42>
 8012c1a:	2b20      	cmp	r3, #32
 8012c1c:	d153      	bne.n	8012cc6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	32ae      	adds	r2, #174	@ 0xae
 8012c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c2c:	689b      	ldr	r3, [r3, #8]
 8012c2e:	6839      	ldr	r1, [r7, #0]
 8012c30:	6878      	ldr	r0, [r7, #4]
 8012c32:	4798      	blx	r3
 8012c34:	4603      	mov	r3, r0
 8012c36:	73fb      	strb	r3, [r7, #15]
      break;
 8012c38:	e04a      	b.n	8012cd0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012c3a:	683b      	ldr	r3, [r7, #0]
 8012c3c:	785b      	ldrb	r3, [r3, #1]
 8012c3e:	2b09      	cmp	r3, #9
 8012c40:	d83b      	bhi.n	8012cba <USBD_StdDevReq+0xc2>
 8012c42:	a201      	add	r2, pc, #4	@ (adr r2, 8012c48 <USBD_StdDevReq+0x50>)
 8012c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c48:	08012c9d 	.word	0x08012c9d
 8012c4c:	08012cb1 	.word	0x08012cb1
 8012c50:	08012cbb 	.word	0x08012cbb
 8012c54:	08012ca7 	.word	0x08012ca7
 8012c58:	08012cbb 	.word	0x08012cbb
 8012c5c:	08012c7b 	.word	0x08012c7b
 8012c60:	08012c71 	.word	0x08012c71
 8012c64:	08012cbb 	.word	0x08012cbb
 8012c68:	08012c93 	.word	0x08012c93
 8012c6c:	08012c85 	.word	0x08012c85
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012c70:	6839      	ldr	r1, [r7, #0]
 8012c72:	6878      	ldr	r0, [r7, #4]
 8012c74:	f000 fa3c 	bl	80130f0 <USBD_GetDescriptor>
          break;
 8012c78:	e024      	b.n	8012cc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012c7a:	6839      	ldr	r1, [r7, #0]
 8012c7c:	6878      	ldr	r0, [r7, #4]
 8012c7e:	f000 fbcb 	bl	8013418 <USBD_SetAddress>
          break;
 8012c82:	e01f      	b.n	8012cc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012c84:	6839      	ldr	r1, [r7, #0]
 8012c86:	6878      	ldr	r0, [r7, #4]
 8012c88:	f000 fc0a 	bl	80134a0 <USBD_SetConfig>
 8012c8c:	4603      	mov	r3, r0
 8012c8e:	73fb      	strb	r3, [r7, #15]
          break;
 8012c90:	e018      	b.n	8012cc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012c92:	6839      	ldr	r1, [r7, #0]
 8012c94:	6878      	ldr	r0, [r7, #4]
 8012c96:	f000 fcad 	bl	80135f4 <USBD_GetConfig>
          break;
 8012c9a:	e013      	b.n	8012cc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012c9c:	6839      	ldr	r1, [r7, #0]
 8012c9e:	6878      	ldr	r0, [r7, #4]
 8012ca0:	f000 fcde 	bl	8013660 <USBD_GetStatus>
          break;
 8012ca4:	e00e      	b.n	8012cc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012ca6:	6839      	ldr	r1, [r7, #0]
 8012ca8:	6878      	ldr	r0, [r7, #4]
 8012caa:	f000 fd0d 	bl	80136c8 <USBD_SetFeature>
          break;
 8012cae:	e009      	b.n	8012cc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012cb0:	6839      	ldr	r1, [r7, #0]
 8012cb2:	6878      	ldr	r0, [r7, #4]
 8012cb4:	f000 fd31 	bl	801371a <USBD_ClrFeature>
          break;
 8012cb8:	e004      	b.n	8012cc4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8012cba:	6839      	ldr	r1, [r7, #0]
 8012cbc:	6878      	ldr	r0, [r7, #4]
 8012cbe:	f000 fd88 	bl	80137d2 <USBD_CtlError>
          break;
 8012cc2:	bf00      	nop
      }
      break;
 8012cc4:	e004      	b.n	8012cd0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8012cc6:	6839      	ldr	r1, [r7, #0]
 8012cc8:	6878      	ldr	r0, [r7, #4]
 8012cca:	f000 fd82 	bl	80137d2 <USBD_CtlError>
      break;
 8012cce:	bf00      	nop
  }

  return ret;
 8012cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8012cd2:	4618      	mov	r0, r3
 8012cd4:	3710      	adds	r7, #16
 8012cd6:	46bd      	mov	sp, r7
 8012cd8:	bd80      	pop	{r7, pc}
 8012cda:	bf00      	nop

08012cdc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012cdc:	b580      	push	{r7, lr}
 8012cde:	b084      	sub	sp, #16
 8012ce0:	af00      	add	r7, sp, #0
 8012ce2:	6078      	str	r0, [r7, #4]
 8012ce4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012ce6:	2300      	movs	r3, #0
 8012ce8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012cea:	683b      	ldr	r3, [r7, #0]
 8012cec:	781b      	ldrb	r3, [r3, #0]
 8012cee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012cf2:	2b40      	cmp	r3, #64	@ 0x40
 8012cf4:	d005      	beq.n	8012d02 <USBD_StdItfReq+0x26>
 8012cf6:	2b40      	cmp	r3, #64	@ 0x40
 8012cf8:	d852      	bhi.n	8012da0 <USBD_StdItfReq+0xc4>
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d001      	beq.n	8012d02 <USBD_StdItfReq+0x26>
 8012cfe:	2b20      	cmp	r3, #32
 8012d00:	d14e      	bne.n	8012da0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012d08:	b2db      	uxtb	r3, r3
 8012d0a:	3b01      	subs	r3, #1
 8012d0c:	2b02      	cmp	r3, #2
 8012d0e:	d840      	bhi.n	8012d92 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012d10:	683b      	ldr	r3, [r7, #0]
 8012d12:	889b      	ldrh	r3, [r3, #4]
 8012d14:	b2db      	uxtb	r3, r3
 8012d16:	2b01      	cmp	r3, #1
 8012d18:	d836      	bhi.n	8012d88 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8012d1a:	683b      	ldr	r3, [r7, #0]
 8012d1c:	889b      	ldrh	r3, [r3, #4]
 8012d1e:	b2db      	uxtb	r3, r3
 8012d20:	4619      	mov	r1, r3
 8012d22:	6878      	ldr	r0, [r7, #4]
 8012d24:	f7ff fedb 	bl	8012ade <USBD_CoreFindIF>
 8012d28:	4603      	mov	r3, r0
 8012d2a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012d2c:	7bbb      	ldrb	r3, [r7, #14]
 8012d2e:	2bff      	cmp	r3, #255	@ 0xff
 8012d30:	d01d      	beq.n	8012d6e <USBD_StdItfReq+0x92>
 8012d32:	7bbb      	ldrb	r3, [r7, #14]
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	d11a      	bne.n	8012d6e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8012d38:	7bba      	ldrb	r2, [r7, #14]
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	32ae      	adds	r2, #174	@ 0xae
 8012d3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d42:	689b      	ldr	r3, [r3, #8]
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d00f      	beq.n	8012d68 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8012d48:	7bba      	ldrb	r2, [r7, #14]
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8012d50:	7bba      	ldrb	r2, [r7, #14]
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	32ae      	adds	r2, #174	@ 0xae
 8012d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d5a:	689b      	ldr	r3, [r3, #8]
 8012d5c:	6839      	ldr	r1, [r7, #0]
 8012d5e:	6878      	ldr	r0, [r7, #4]
 8012d60:	4798      	blx	r3
 8012d62:	4603      	mov	r3, r0
 8012d64:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012d66:	e004      	b.n	8012d72 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8012d68:	2303      	movs	r3, #3
 8012d6a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012d6c:	e001      	b.n	8012d72 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8012d6e:	2303      	movs	r3, #3
 8012d70:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012d72:	683b      	ldr	r3, [r7, #0]
 8012d74:	88db      	ldrh	r3, [r3, #6]
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d110      	bne.n	8012d9c <USBD_StdItfReq+0xc0>
 8012d7a:	7bfb      	ldrb	r3, [r7, #15]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d10d      	bne.n	8012d9c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012d80:	6878      	ldr	r0, [r7, #4]
 8012d82:	f000 fdfd 	bl	8013980 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012d86:	e009      	b.n	8012d9c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8012d88:	6839      	ldr	r1, [r7, #0]
 8012d8a:	6878      	ldr	r0, [r7, #4]
 8012d8c:	f000 fd21 	bl	80137d2 <USBD_CtlError>
          break;
 8012d90:	e004      	b.n	8012d9c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8012d92:	6839      	ldr	r1, [r7, #0]
 8012d94:	6878      	ldr	r0, [r7, #4]
 8012d96:	f000 fd1c 	bl	80137d2 <USBD_CtlError>
          break;
 8012d9a:	e000      	b.n	8012d9e <USBD_StdItfReq+0xc2>
          break;
 8012d9c:	bf00      	nop
      }
      break;
 8012d9e:	e004      	b.n	8012daa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8012da0:	6839      	ldr	r1, [r7, #0]
 8012da2:	6878      	ldr	r0, [r7, #4]
 8012da4:	f000 fd15 	bl	80137d2 <USBD_CtlError>
      break;
 8012da8:	bf00      	nop
  }

  return ret;
 8012daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8012dac:	4618      	mov	r0, r3
 8012dae:	3710      	adds	r7, #16
 8012db0:	46bd      	mov	sp, r7
 8012db2:	bd80      	pop	{r7, pc}

08012db4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012db4:	b580      	push	{r7, lr}
 8012db6:	b084      	sub	sp, #16
 8012db8:	af00      	add	r7, sp, #0
 8012dba:	6078      	str	r0, [r7, #4]
 8012dbc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8012dbe:	2300      	movs	r3, #0
 8012dc0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8012dc2:	683b      	ldr	r3, [r7, #0]
 8012dc4:	889b      	ldrh	r3, [r3, #4]
 8012dc6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012dc8:	683b      	ldr	r3, [r7, #0]
 8012dca:	781b      	ldrb	r3, [r3, #0]
 8012dcc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012dd0:	2b40      	cmp	r3, #64	@ 0x40
 8012dd2:	d007      	beq.n	8012de4 <USBD_StdEPReq+0x30>
 8012dd4:	2b40      	cmp	r3, #64	@ 0x40
 8012dd6:	f200 817f 	bhi.w	80130d8 <USBD_StdEPReq+0x324>
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d02a      	beq.n	8012e34 <USBD_StdEPReq+0x80>
 8012dde:	2b20      	cmp	r3, #32
 8012de0:	f040 817a 	bne.w	80130d8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8012de4:	7bbb      	ldrb	r3, [r7, #14]
 8012de6:	4619      	mov	r1, r3
 8012de8:	6878      	ldr	r0, [r7, #4]
 8012dea:	f7ff fe85 	bl	8012af8 <USBD_CoreFindEP>
 8012dee:	4603      	mov	r3, r0
 8012df0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012df2:	7b7b      	ldrb	r3, [r7, #13]
 8012df4:	2bff      	cmp	r3, #255	@ 0xff
 8012df6:	f000 8174 	beq.w	80130e2 <USBD_StdEPReq+0x32e>
 8012dfa:	7b7b      	ldrb	r3, [r7, #13]
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	f040 8170 	bne.w	80130e2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8012e02:	7b7a      	ldrb	r2, [r7, #13]
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8012e0a:	7b7a      	ldrb	r2, [r7, #13]
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	32ae      	adds	r2, #174	@ 0xae
 8012e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012e14:	689b      	ldr	r3, [r3, #8]
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	f000 8163 	beq.w	80130e2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8012e1c:	7b7a      	ldrb	r2, [r7, #13]
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	32ae      	adds	r2, #174	@ 0xae
 8012e22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012e26:	689b      	ldr	r3, [r3, #8]
 8012e28:	6839      	ldr	r1, [r7, #0]
 8012e2a:	6878      	ldr	r0, [r7, #4]
 8012e2c:	4798      	blx	r3
 8012e2e:	4603      	mov	r3, r0
 8012e30:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8012e32:	e156      	b.n	80130e2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012e34:	683b      	ldr	r3, [r7, #0]
 8012e36:	785b      	ldrb	r3, [r3, #1]
 8012e38:	2b03      	cmp	r3, #3
 8012e3a:	d008      	beq.n	8012e4e <USBD_StdEPReq+0x9a>
 8012e3c:	2b03      	cmp	r3, #3
 8012e3e:	f300 8145 	bgt.w	80130cc <USBD_StdEPReq+0x318>
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	f000 809b 	beq.w	8012f7e <USBD_StdEPReq+0x1ca>
 8012e48:	2b01      	cmp	r3, #1
 8012e4a:	d03c      	beq.n	8012ec6 <USBD_StdEPReq+0x112>
 8012e4c:	e13e      	b.n	80130cc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e54:	b2db      	uxtb	r3, r3
 8012e56:	2b02      	cmp	r3, #2
 8012e58:	d002      	beq.n	8012e60 <USBD_StdEPReq+0xac>
 8012e5a:	2b03      	cmp	r3, #3
 8012e5c:	d016      	beq.n	8012e8c <USBD_StdEPReq+0xd8>
 8012e5e:	e02c      	b.n	8012eba <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012e60:	7bbb      	ldrb	r3, [r7, #14]
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d00d      	beq.n	8012e82 <USBD_StdEPReq+0xce>
 8012e66:	7bbb      	ldrb	r3, [r7, #14]
 8012e68:	2b80      	cmp	r3, #128	@ 0x80
 8012e6a:	d00a      	beq.n	8012e82 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012e6c:	7bbb      	ldrb	r3, [r7, #14]
 8012e6e:	4619      	mov	r1, r3
 8012e70:	6878      	ldr	r0, [r7, #4]
 8012e72:	f001 f9d9 	bl	8014228 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012e76:	2180      	movs	r1, #128	@ 0x80
 8012e78:	6878      	ldr	r0, [r7, #4]
 8012e7a:	f001 f9d5 	bl	8014228 <USBD_LL_StallEP>
 8012e7e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012e80:	e020      	b.n	8012ec4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8012e82:	6839      	ldr	r1, [r7, #0]
 8012e84:	6878      	ldr	r0, [r7, #4]
 8012e86:	f000 fca4 	bl	80137d2 <USBD_CtlError>
              break;
 8012e8a:	e01b      	b.n	8012ec4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012e8c:	683b      	ldr	r3, [r7, #0]
 8012e8e:	885b      	ldrh	r3, [r3, #2]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d10e      	bne.n	8012eb2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012e94:	7bbb      	ldrb	r3, [r7, #14]
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d00b      	beq.n	8012eb2 <USBD_StdEPReq+0xfe>
 8012e9a:	7bbb      	ldrb	r3, [r7, #14]
 8012e9c:	2b80      	cmp	r3, #128	@ 0x80
 8012e9e:	d008      	beq.n	8012eb2 <USBD_StdEPReq+0xfe>
 8012ea0:	683b      	ldr	r3, [r7, #0]
 8012ea2:	88db      	ldrh	r3, [r3, #6]
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d104      	bne.n	8012eb2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012ea8:	7bbb      	ldrb	r3, [r7, #14]
 8012eaa:	4619      	mov	r1, r3
 8012eac:	6878      	ldr	r0, [r7, #4]
 8012eae:	f001 f9bb 	bl	8014228 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012eb2:	6878      	ldr	r0, [r7, #4]
 8012eb4:	f000 fd64 	bl	8013980 <USBD_CtlSendStatus>

              break;
 8012eb8:	e004      	b.n	8012ec4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8012eba:	6839      	ldr	r1, [r7, #0]
 8012ebc:	6878      	ldr	r0, [r7, #4]
 8012ebe:	f000 fc88 	bl	80137d2 <USBD_CtlError>
              break;
 8012ec2:	bf00      	nop
          }
          break;
 8012ec4:	e107      	b.n	80130d6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ecc:	b2db      	uxtb	r3, r3
 8012ece:	2b02      	cmp	r3, #2
 8012ed0:	d002      	beq.n	8012ed8 <USBD_StdEPReq+0x124>
 8012ed2:	2b03      	cmp	r3, #3
 8012ed4:	d016      	beq.n	8012f04 <USBD_StdEPReq+0x150>
 8012ed6:	e04b      	b.n	8012f70 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012ed8:	7bbb      	ldrb	r3, [r7, #14]
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d00d      	beq.n	8012efa <USBD_StdEPReq+0x146>
 8012ede:	7bbb      	ldrb	r3, [r7, #14]
 8012ee0:	2b80      	cmp	r3, #128	@ 0x80
 8012ee2:	d00a      	beq.n	8012efa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012ee4:	7bbb      	ldrb	r3, [r7, #14]
 8012ee6:	4619      	mov	r1, r3
 8012ee8:	6878      	ldr	r0, [r7, #4]
 8012eea:	f001 f99d 	bl	8014228 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012eee:	2180      	movs	r1, #128	@ 0x80
 8012ef0:	6878      	ldr	r0, [r7, #4]
 8012ef2:	f001 f999 	bl	8014228 <USBD_LL_StallEP>
 8012ef6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012ef8:	e040      	b.n	8012f7c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8012efa:	6839      	ldr	r1, [r7, #0]
 8012efc:	6878      	ldr	r0, [r7, #4]
 8012efe:	f000 fc68 	bl	80137d2 <USBD_CtlError>
              break;
 8012f02:	e03b      	b.n	8012f7c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012f04:	683b      	ldr	r3, [r7, #0]
 8012f06:	885b      	ldrh	r3, [r3, #2]
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	d136      	bne.n	8012f7a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012f0c:	7bbb      	ldrb	r3, [r7, #14]
 8012f0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	d004      	beq.n	8012f20 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8012f16:	7bbb      	ldrb	r3, [r7, #14]
 8012f18:	4619      	mov	r1, r3
 8012f1a:	6878      	ldr	r0, [r7, #4]
 8012f1c:	f001 f9a3 	bl	8014266 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8012f20:	6878      	ldr	r0, [r7, #4]
 8012f22:	f000 fd2d 	bl	8013980 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8012f26:	7bbb      	ldrb	r3, [r7, #14]
 8012f28:	4619      	mov	r1, r3
 8012f2a:	6878      	ldr	r0, [r7, #4]
 8012f2c:	f7ff fde4 	bl	8012af8 <USBD_CoreFindEP>
 8012f30:	4603      	mov	r3, r0
 8012f32:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012f34:	7b7b      	ldrb	r3, [r7, #13]
 8012f36:	2bff      	cmp	r3, #255	@ 0xff
 8012f38:	d01f      	beq.n	8012f7a <USBD_StdEPReq+0x1c6>
 8012f3a:	7b7b      	ldrb	r3, [r7, #13]
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	d11c      	bne.n	8012f7a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8012f40:	7b7a      	ldrb	r2, [r7, #13]
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8012f48:	7b7a      	ldrb	r2, [r7, #13]
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	32ae      	adds	r2, #174	@ 0xae
 8012f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f52:	689b      	ldr	r3, [r3, #8]
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d010      	beq.n	8012f7a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8012f58:	7b7a      	ldrb	r2, [r7, #13]
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	32ae      	adds	r2, #174	@ 0xae
 8012f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f62:	689b      	ldr	r3, [r3, #8]
 8012f64:	6839      	ldr	r1, [r7, #0]
 8012f66:	6878      	ldr	r0, [r7, #4]
 8012f68:	4798      	blx	r3
 8012f6a:	4603      	mov	r3, r0
 8012f6c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8012f6e:	e004      	b.n	8012f7a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8012f70:	6839      	ldr	r1, [r7, #0]
 8012f72:	6878      	ldr	r0, [r7, #4]
 8012f74:	f000 fc2d 	bl	80137d2 <USBD_CtlError>
              break;
 8012f78:	e000      	b.n	8012f7c <USBD_StdEPReq+0x1c8>
              break;
 8012f7a:	bf00      	nop
          }
          break;
 8012f7c:	e0ab      	b.n	80130d6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f84:	b2db      	uxtb	r3, r3
 8012f86:	2b02      	cmp	r3, #2
 8012f88:	d002      	beq.n	8012f90 <USBD_StdEPReq+0x1dc>
 8012f8a:	2b03      	cmp	r3, #3
 8012f8c:	d032      	beq.n	8012ff4 <USBD_StdEPReq+0x240>
 8012f8e:	e097      	b.n	80130c0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012f90:	7bbb      	ldrb	r3, [r7, #14]
 8012f92:	2b00      	cmp	r3, #0
 8012f94:	d007      	beq.n	8012fa6 <USBD_StdEPReq+0x1f2>
 8012f96:	7bbb      	ldrb	r3, [r7, #14]
 8012f98:	2b80      	cmp	r3, #128	@ 0x80
 8012f9a:	d004      	beq.n	8012fa6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8012f9c:	6839      	ldr	r1, [r7, #0]
 8012f9e:	6878      	ldr	r0, [r7, #4]
 8012fa0:	f000 fc17 	bl	80137d2 <USBD_CtlError>
                break;
 8012fa4:	e091      	b.n	80130ca <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012fa6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	da0b      	bge.n	8012fc6 <USBD_StdEPReq+0x212>
 8012fae:	7bbb      	ldrb	r3, [r7, #14]
 8012fb0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012fb4:	4613      	mov	r3, r2
 8012fb6:	009b      	lsls	r3, r3, #2
 8012fb8:	4413      	add	r3, r2
 8012fba:	009b      	lsls	r3, r3, #2
 8012fbc:	3310      	adds	r3, #16
 8012fbe:	687a      	ldr	r2, [r7, #4]
 8012fc0:	4413      	add	r3, r2
 8012fc2:	3304      	adds	r3, #4
 8012fc4:	e00b      	b.n	8012fde <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012fc6:	7bbb      	ldrb	r3, [r7, #14]
 8012fc8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012fcc:	4613      	mov	r3, r2
 8012fce:	009b      	lsls	r3, r3, #2
 8012fd0:	4413      	add	r3, r2
 8012fd2:	009b      	lsls	r3, r3, #2
 8012fd4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8012fd8:	687a      	ldr	r2, [r7, #4]
 8012fda:	4413      	add	r3, r2
 8012fdc:	3304      	adds	r3, #4
 8012fde:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8012fe0:	68bb      	ldr	r3, [r7, #8]
 8012fe2:	2200      	movs	r2, #0
 8012fe4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012fe6:	68bb      	ldr	r3, [r7, #8]
 8012fe8:	2202      	movs	r2, #2
 8012fea:	4619      	mov	r1, r3
 8012fec:	6878      	ldr	r0, [r7, #4]
 8012fee:	f000 fc6d 	bl	80138cc <USBD_CtlSendData>
              break;
 8012ff2:	e06a      	b.n	80130ca <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012ff4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	da11      	bge.n	8013020 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8012ffc:	7bbb      	ldrb	r3, [r7, #14]
 8012ffe:	f003 020f 	and.w	r2, r3, #15
 8013002:	6879      	ldr	r1, [r7, #4]
 8013004:	4613      	mov	r3, r2
 8013006:	009b      	lsls	r3, r3, #2
 8013008:	4413      	add	r3, r2
 801300a:	009b      	lsls	r3, r3, #2
 801300c:	440b      	add	r3, r1
 801300e:	3324      	adds	r3, #36	@ 0x24
 8013010:	881b      	ldrh	r3, [r3, #0]
 8013012:	2b00      	cmp	r3, #0
 8013014:	d117      	bne.n	8013046 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8013016:	6839      	ldr	r1, [r7, #0]
 8013018:	6878      	ldr	r0, [r7, #4]
 801301a:	f000 fbda 	bl	80137d2 <USBD_CtlError>
                  break;
 801301e:	e054      	b.n	80130ca <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8013020:	7bbb      	ldrb	r3, [r7, #14]
 8013022:	f003 020f 	and.w	r2, r3, #15
 8013026:	6879      	ldr	r1, [r7, #4]
 8013028:	4613      	mov	r3, r2
 801302a:	009b      	lsls	r3, r3, #2
 801302c:	4413      	add	r3, r2
 801302e:	009b      	lsls	r3, r3, #2
 8013030:	440b      	add	r3, r1
 8013032:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013036:	881b      	ldrh	r3, [r3, #0]
 8013038:	2b00      	cmp	r3, #0
 801303a:	d104      	bne.n	8013046 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801303c:	6839      	ldr	r1, [r7, #0]
 801303e:	6878      	ldr	r0, [r7, #4]
 8013040:	f000 fbc7 	bl	80137d2 <USBD_CtlError>
                  break;
 8013044:	e041      	b.n	80130ca <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013046:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801304a:	2b00      	cmp	r3, #0
 801304c:	da0b      	bge.n	8013066 <USBD_StdEPReq+0x2b2>
 801304e:	7bbb      	ldrb	r3, [r7, #14]
 8013050:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013054:	4613      	mov	r3, r2
 8013056:	009b      	lsls	r3, r3, #2
 8013058:	4413      	add	r3, r2
 801305a:	009b      	lsls	r3, r3, #2
 801305c:	3310      	adds	r3, #16
 801305e:	687a      	ldr	r2, [r7, #4]
 8013060:	4413      	add	r3, r2
 8013062:	3304      	adds	r3, #4
 8013064:	e00b      	b.n	801307e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013066:	7bbb      	ldrb	r3, [r7, #14]
 8013068:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801306c:	4613      	mov	r3, r2
 801306e:	009b      	lsls	r3, r3, #2
 8013070:	4413      	add	r3, r2
 8013072:	009b      	lsls	r3, r3, #2
 8013074:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013078:	687a      	ldr	r2, [r7, #4]
 801307a:	4413      	add	r3, r2
 801307c:	3304      	adds	r3, #4
 801307e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8013080:	7bbb      	ldrb	r3, [r7, #14]
 8013082:	2b00      	cmp	r3, #0
 8013084:	d002      	beq.n	801308c <USBD_StdEPReq+0x2d8>
 8013086:	7bbb      	ldrb	r3, [r7, #14]
 8013088:	2b80      	cmp	r3, #128	@ 0x80
 801308a:	d103      	bne.n	8013094 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801308c:	68bb      	ldr	r3, [r7, #8]
 801308e:	2200      	movs	r2, #0
 8013090:	601a      	str	r2, [r3, #0]
 8013092:	e00e      	b.n	80130b2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013094:	7bbb      	ldrb	r3, [r7, #14]
 8013096:	4619      	mov	r1, r3
 8013098:	6878      	ldr	r0, [r7, #4]
 801309a:	f001 f903 	bl	80142a4 <USBD_LL_IsStallEP>
 801309e:	4603      	mov	r3, r0
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d003      	beq.n	80130ac <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80130a4:	68bb      	ldr	r3, [r7, #8]
 80130a6:	2201      	movs	r2, #1
 80130a8:	601a      	str	r2, [r3, #0]
 80130aa:	e002      	b.n	80130b2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80130ac:	68bb      	ldr	r3, [r7, #8]
 80130ae:	2200      	movs	r2, #0
 80130b0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80130b2:	68bb      	ldr	r3, [r7, #8]
 80130b4:	2202      	movs	r2, #2
 80130b6:	4619      	mov	r1, r3
 80130b8:	6878      	ldr	r0, [r7, #4]
 80130ba:	f000 fc07 	bl	80138cc <USBD_CtlSendData>
              break;
 80130be:	e004      	b.n	80130ca <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80130c0:	6839      	ldr	r1, [r7, #0]
 80130c2:	6878      	ldr	r0, [r7, #4]
 80130c4:	f000 fb85 	bl	80137d2 <USBD_CtlError>
              break;
 80130c8:	bf00      	nop
          }
          break;
 80130ca:	e004      	b.n	80130d6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80130cc:	6839      	ldr	r1, [r7, #0]
 80130ce:	6878      	ldr	r0, [r7, #4]
 80130d0:	f000 fb7f 	bl	80137d2 <USBD_CtlError>
          break;
 80130d4:	bf00      	nop
      }
      break;
 80130d6:	e005      	b.n	80130e4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80130d8:	6839      	ldr	r1, [r7, #0]
 80130da:	6878      	ldr	r0, [r7, #4]
 80130dc:	f000 fb79 	bl	80137d2 <USBD_CtlError>
      break;
 80130e0:	e000      	b.n	80130e4 <USBD_StdEPReq+0x330>
      break;
 80130e2:	bf00      	nop
  }

  return ret;
 80130e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80130e6:	4618      	mov	r0, r3
 80130e8:	3710      	adds	r7, #16
 80130ea:	46bd      	mov	sp, r7
 80130ec:	bd80      	pop	{r7, pc}
	...

080130f0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80130f0:	b580      	push	{r7, lr}
 80130f2:	b084      	sub	sp, #16
 80130f4:	af00      	add	r7, sp, #0
 80130f6:	6078      	str	r0, [r7, #4]
 80130f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80130fa:	2300      	movs	r3, #0
 80130fc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80130fe:	2300      	movs	r3, #0
 8013100:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8013102:	2300      	movs	r3, #0
 8013104:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8013106:	683b      	ldr	r3, [r7, #0]
 8013108:	885b      	ldrh	r3, [r3, #2]
 801310a:	0a1b      	lsrs	r3, r3, #8
 801310c:	b29b      	uxth	r3, r3
 801310e:	3b01      	subs	r3, #1
 8013110:	2b0e      	cmp	r3, #14
 8013112:	f200 8152 	bhi.w	80133ba <USBD_GetDescriptor+0x2ca>
 8013116:	a201      	add	r2, pc, #4	@ (adr r2, 801311c <USBD_GetDescriptor+0x2c>)
 8013118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801311c:	0801318d 	.word	0x0801318d
 8013120:	080131a5 	.word	0x080131a5
 8013124:	080131e5 	.word	0x080131e5
 8013128:	080133bb 	.word	0x080133bb
 801312c:	080133bb 	.word	0x080133bb
 8013130:	0801335b 	.word	0x0801335b
 8013134:	08013387 	.word	0x08013387
 8013138:	080133bb 	.word	0x080133bb
 801313c:	080133bb 	.word	0x080133bb
 8013140:	080133bb 	.word	0x080133bb
 8013144:	080133bb 	.word	0x080133bb
 8013148:	080133bb 	.word	0x080133bb
 801314c:	080133bb 	.word	0x080133bb
 8013150:	080133bb 	.word	0x080133bb
 8013154:	08013159 	.word	0x08013159
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801315e:	69db      	ldr	r3, [r3, #28]
 8013160:	2b00      	cmp	r3, #0
 8013162:	d00b      	beq.n	801317c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801316a:	69db      	ldr	r3, [r3, #28]
 801316c:	687a      	ldr	r2, [r7, #4]
 801316e:	7c12      	ldrb	r2, [r2, #16]
 8013170:	f107 0108 	add.w	r1, r7, #8
 8013174:	4610      	mov	r0, r2
 8013176:	4798      	blx	r3
 8013178:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801317a:	e126      	b.n	80133ca <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801317c:	6839      	ldr	r1, [r7, #0]
 801317e:	6878      	ldr	r0, [r7, #4]
 8013180:	f000 fb27 	bl	80137d2 <USBD_CtlError>
        err++;
 8013184:	7afb      	ldrb	r3, [r7, #11]
 8013186:	3301      	adds	r3, #1
 8013188:	72fb      	strb	r3, [r7, #11]
      break;
 801318a:	e11e      	b.n	80133ca <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	687a      	ldr	r2, [r7, #4]
 8013196:	7c12      	ldrb	r2, [r2, #16]
 8013198:	f107 0108 	add.w	r1, r7, #8
 801319c:	4610      	mov	r0, r2
 801319e:	4798      	blx	r3
 80131a0:	60f8      	str	r0, [r7, #12]
      break;
 80131a2:	e112      	b.n	80133ca <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	7c1b      	ldrb	r3, [r3, #16]
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d10d      	bne.n	80131c8 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80131b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80131b4:	f107 0208 	add.w	r2, r7, #8
 80131b8:	4610      	mov	r0, r2
 80131ba:	4798      	blx	r3
 80131bc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	3301      	adds	r3, #1
 80131c2:	2202      	movs	r2, #2
 80131c4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80131c6:	e100      	b.n	80133ca <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80131ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131d0:	f107 0208 	add.w	r2, r7, #8
 80131d4:	4610      	mov	r0, r2
 80131d6:	4798      	blx	r3
 80131d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80131da:	68fb      	ldr	r3, [r7, #12]
 80131dc:	3301      	adds	r3, #1
 80131de:	2202      	movs	r2, #2
 80131e0:	701a      	strb	r2, [r3, #0]
      break;
 80131e2:	e0f2      	b.n	80133ca <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80131e4:	683b      	ldr	r3, [r7, #0]
 80131e6:	885b      	ldrh	r3, [r3, #2]
 80131e8:	b2db      	uxtb	r3, r3
 80131ea:	2b05      	cmp	r3, #5
 80131ec:	f200 80ac 	bhi.w	8013348 <USBD_GetDescriptor+0x258>
 80131f0:	a201      	add	r2, pc, #4	@ (adr r2, 80131f8 <USBD_GetDescriptor+0x108>)
 80131f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131f6:	bf00      	nop
 80131f8:	08013211 	.word	0x08013211
 80131fc:	08013245 	.word	0x08013245
 8013200:	08013279 	.word	0x08013279
 8013204:	080132ad 	.word	0x080132ad
 8013208:	080132e1 	.word	0x080132e1
 801320c:	08013315 	.word	0x08013315
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013216:	685b      	ldr	r3, [r3, #4]
 8013218:	2b00      	cmp	r3, #0
 801321a:	d00b      	beq.n	8013234 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013222:	685b      	ldr	r3, [r3, #4]
 8013224:	687a      	ldr	r2, [r7, #4]
 8013226:	7c12      	ldrb	r2, [r2, #16]
 8013228:	f107 0108 	add.w	r1, r7, #8
 801322c:	4610      	mov	r0, r2
 801322e:	4798      	blx	r3
 8013230:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013232:	e091      	b.n	8013358 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013234:	6839      	ldr	r1, [r7, #0]
 8013236:	6878      	ldr	r0, [r7, #4]
 8013238:	f000 facb 	bl	80137d2 <USBD_CtlError>
            err++;
 801323c:	7afb      	ldrb	r3, [r7, #11]
 801323e:	3301      	adds	r3, #1
 8013240:	72fb      	strb	r3, [r7, #11]
          break;
 8013242:	e089      	b.n	8013358 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801324a:	689b      	ldr	r3, [r3, #8]
 801324c:	2b00      	cmp	r3, #0
 801324e:	d00b      	beq.n	8013268 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013256:	689b      	ldr	r3, [r3, #8]
 8013258:	687a      	ldr	r2, [r7, #4]
 801325a:	7c12      	ldrb	r2, [r2, #16]
 801325c:	f107 0108 	add.w	r1, r7, #8
 8013260:	4610      	mov	r0, r2
 8013262:	4798      	blx	r3
 8013264:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013266:	e077      	b.n	8013358 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013268:	6839      	ldr	r1, [r7, #0]
 801326a:	6878      	ldr	r0, [r7, #4]
 801326c:	f000 fab1 	bl	80137d2 <USBD_CtlError>
            err++;
 8013270:	7afb      	ldrb	r3, [r7, #11]
 8013272:	3301      	adds	r3, #1
 8013274:	72fb      	strb	r3, [r7, #11]
          break;
 8013276:	e06f      	b.n	8013358 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801327e:	68db      	ldr	r3, [r3, #12]
 8013280:	2b00      	cmp	r3, #0
 8013282:	d00b      	beq.n	801329c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801328a:	68db      	ldr	r3, [r3, #12]
 801328c:	687a      	ldr	r2, [r7, #4]
 801328e:	7c12      	ldrb	r2, [r2, #16]
 8013290:	f107 0108 	add.w	r1, r7, #8
 8013294:	4610      	mov	r0, r2
 8013296:	4798      	blx	r3
 8013298:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801329a:	e05d      	b.n	8013358 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801329c:	6839      	ldr	r1, [r7, #0]
 801329e:	6878      	ldr	r0, [r7, #4]
 80132a0:	f000 fa97 	bl	80137d2 <USBD_CtlError>
            err++;
 80132a4:	7afb      	ldrb	r3, [r7, #11]
 80132a6:	3301      	adds	r3, #1
 80132a8:	72fb      	strb	r3, [r7, #11]
          break;
 80132aa:	e055      	b.n	8013358 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132b2:	691b      	ldr	r3, [r3, #16]
 80132b4:	2b00      	cmp	r3, #0
 80132b6:	d00b      	beq.n	80132d0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132be:	691b      	ldr	r3, [r3, #16]
 80132c0:	687a      	ldr	r2, [r7, #4]
 80132c2:	7c12      	ldrb	r2, [r2, #16]
 80132c4:	f107 0108 	add.w	r1, r7, #8
 80132c8:	4610      	mov	r0, r2
 80132ca:	4798      	blx	r3
 80132cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80132ce:	e043      	b.n	8013358 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80132d0:	6839      	ldr	r1, [r7, #0]
 80132d2:	6878      	ldr	r0, [r7, #4]
 80132d4:	f000 fa7d 	bl	80137d2 <USBD_CtlError>
            err++;
 80132d8:	7afb      	ldrb	r3, [r7, #11]
 80132da:	3301      	adds	r3, #1
 80132dc:	72fb      	strb	r3, [r7, #11]
          break;
 80132de:	e03b      	b.n	8013358 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132e6:	695b      	ldr	r3, [r3, #20]
 80132e8:	2b00      	cmp	r3, #0
 80132ea:	d00b      	beq.n	8013304 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132f2:	695b      	ldr	r3, [r3, #20]
 80132f4:	687a      	ldr	r2, [r7, #4]
 80132f6:	7c12      	ldrb	r2, [r2, #16]
 80132f8:	f107 0108 	add.w	r1, r7, #8
 80132fc:	4610      	mov	r0, r2
 80132fe:	4798      	blx	r3
 8013300:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013302:	e029      	b.n	8013358 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013304:	6839      	ldr	r1, [r7, #0]
 8013306:	6878      	ldr	r0, [r7, #4]
 8013308:	f000 fa63 	bl	80137d2 <USBD_CtlError>
            err++;
 801330c:	7afb      	ldrb	r3, [r7, #11]
 801330e:	3301      	adds	r3, #1
 8013310:	72fb      	strb	r3, [r7, #11]
          break;
 8013312:	e021      	b.n	8013358 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801331a:	699b      	ldr	r3, [r3, #24]
 801331c:	2b00      	cmp	r3, #0
 801331e:	d00b      	beq.n	8013338 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013326:	699b      	ldr	r3, [r3, #24]
 8013328:	687a      	ldr	r2, [r7, #4]
 801332a:	7c12      	ldrb	r2, [r2, #16]
 801332c:	f107 0108 	add.w	r1, r7, #8
 8013330:	4610      	mov	r0, r2
 8013332:	4798      	blx	r3
 8013334:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013336:	e00f      	b.n	8013358 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013338:	6839      	ldr	r1, [r7, #0]
 801333a:	6878      	ldr	r0, [r7, #4]
 801333c:	f000 fa49 	bl	80137d2 <USBD_CtlError>
            err++;
 8013340:	7afb      	ldrb	r3, [r7, #11]
 8013342:	3301      	adds	r3, #1
 8013344:	72fb      	strb	r3, [r7, #11]
          break;
 8013346:	e007      	b.n	8013358 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013348:	6839      	ldr	r1, [r7, #0]
 801334a:	6878      	ldr	r0, [r7, #4]
 801334c:	f000 fa41 	bl	80137d2 <USBD_CtlError>
          err++;
 8013350:	7afb      	ldrb	r3, [r7, #11]
 8013352:	3301      	adds	r3, #1
 8013354:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8013356:	bf00      	nop
      }
      break;
 8013358:	e037      	b.n	80133ca <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	7c1b      	ldrb	r3, [r3, #16]
 801335e:	2b00      	cmp	r3, #0
 8013360:	d109      	bne.n	8013376 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801336a:	f107 0208 	add.w	r2, r7, #8
 801336e:	4610      	mov	r0, r2
 8013370:	4798      	blx	r3
 8013372:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013374:	e029      	b.n	80133ca <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013376:	6839      	ldr	r1, [r7, #0]
 8013378:	6878      	ldr	r0, [r7, #4]
 801337a:	f000 fa2a 	bl	80137d2 <USBD_CtlError>
        err++;
 801337e:	7afb      	ldrb	r3, [r7, #11]
 8013380:	3301      	adds	r3, #1
 8013382:	72fb      	strb	r3, [r7, #11]
      break;
 8013384:	e021      	b.n	80133ca <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	7c1b      	ldrb	r3, [r3, #16]
 801338a:	2b00      	cmp	r3, #0
 801338c:	d10d      	bne.n	80133aa <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013396:	f107 0208 	add.w	r2, r7, #8
 801339a:	4610      	mov	r0, r2
 801339c:	4798      	blx	r3
 801339e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80133a0:	68fb      	ldr	r3, [r7, #12]
 80133a2:	3301      	adds	r3, #1
 80133a4:	2207      	movs	r2, #7
 80133a6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80133a8:	e00f      	b.n	80133ca <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80133aa:	6839      	ldr	r1, [r7, #0]
 80133ac:	6878      	ldr	r0, [r7, #4]
 80133ae:	f000 fa10 	bl	80137d2 <USBD_CtlError>
        err++;
 80133b2:	7afb      	ldrb	r3, [r7, #11]
 80133b4:	3301      	adds	r3, #1
 80133b6:	72fb      	strb	r3, [r7, #11]
      break;
 80133b8:	e007      	b.n	80133ca <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80133ba:	6839      	ldr	r1, [r7, #0]
 80133bc:	6878      	ldr	r0, [r7, #4]
 80133be:	f000 fa08 	bl	80137d2 <USBD_CtlError>
      err++;
 80133c2:	7afb      	ldrb	r3, [r7, #11]
 80133c4:	3301      	adds	r3, #1
 80133c6:	72fb      	strb	r3, [r7, #11]
      break;
 80133c8:	bf00      	nop
  }

  if (err != 0U)
 80133ca:	7afb      	ldrb	r3, [r7, #11]
 80133cc:	2b00      	cmp	r3, #0
 80133ce:	d11e      	bne.n	801340e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80133d0:	683b      	ldr	r3, [r7, #0]
 80133d2:	88db      	ldrh	r3, [r3, #6]
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	d016      	beq.n	8013406 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80133d8:	893b      	ldrh	r3, [r7, #8]
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d00e      	beq.n	80133fc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80133de:	683b      	ldr	r3, [r7, #0]
 80133e0:	88da      	ldrh	r2, [r3, #6]
 80133e2:	893b      	ldrh	r3, [r7, #8]
 80133e4:	4293      	cmp	r3, r2
 80133e6:	bf28      	it	cs
 80133e8:	4613      	movcs	r3, r2
 80133ea:	b29b      	uxth	r3, r3
 80133ec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80133ee:	893b      	ldrh	r3, [r7, #8]
 80133f0:	461a      	mov	r2, r3
 80133f2:	68f9      	ldr	r1, [r7, #12]
 80133f4:	6878      	ldr	r0, [r7, #4]
 80133f6:	f000 fa69 	bl	80138cc <USBD_CtlSendData>
 80133fa:	e009      	b.n	8013410 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80133fc:	6839      	ldr	r1, [r7, #0]
 80133fe:	6878      	ldr	r0, [r7, #4]
 8013400:	f000 f9e7 	bl	80137d2 <USBD_CtlError>
 8013404:	e004      	b.n	8013410 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8013406:	6878      	ldr	r0, [r7, #4]
 8013408:	f000 faba 	bl	8013980 <USBD_CtlSendStatus>
 801340c:	e000      	b.n	8013410 <USBD_GetDescriptor+0x320>
    return;
 801340e:	bf00      	nop
  }
}
 8013410:	3710      	adds	r7, #16
 8013412:	46bd      	mov	sp, r7
 8013414:	bd80      	pop	{r7, pc}
 8013416:	bf00      	nop

08013418 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013418:	b580      	push	{r7, lr}
 801341a:	b084      	sub	sp, #16
 801341c:	af00      	add	r7, sp, #0
 801341e:	6078      	str	r0, [r7, #4]
 8013420:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8013422:	683b      	ldr	r3, [r7, #0]
 8013424:	889b      	ldrh	r3, [r3, #4]
 8013426:	2b00      	cmp	r3, #0
 8013428:	d131      	bne.n	801348e <USBD_SetAddress+0x76>
 801342a:	683b      	ldr	r3, [r7, #0]
 801342c:	88db      	ldrh	r3, [r3, #6]
 801342e:	2b00      	cmp	r3, #0
 8013430:	d12d      	bne.n	801348e <USBD_SetAddress+0x76>
 8013432:	683b      	ldr	r3, [r7, #0]
 8013434:	885b      	ldrh	r3, [r3, #2]
 8013436:	2b7f      	cmp	r3, #127	@ 0x7f
 8013438:	d829      	bhi.n	801348e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801343a:	683b      	ldr	r3, [r7, #0]
 801343c:	885b      	ldrh	r3, [r3, #2]
 801343e:	b2db      	uxtb	r3, r3
 8013440:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013444:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801344c:	b2db      	uxtb	r3, r3
 801344e:	2b03      	cmp	r3, #3
 8013450:	d104      	bne.n	801345c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8013452:	6839      	ldr	r1, [r7, #0]
 8013454:	6878      	ldr	r0, [r7, #4]
 8013456:	f000 f9bc 	bl	80137d2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801345a:	e01d      	b.n	8013498 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	7bfa      	ldrb	r2, [r7, #15]
 8013460:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013464:	7bfb      	ldrb	r3, [r7, #15]
 8013466:	4619      	mov	r1, r3
 8013468:	6878      	ldr	r0, [r7, #4]
 801346a:	f000 ff47 	bl	80142fc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801346e:	6878      	ldr	r0, [r7, #4]
 8013470:	f000 fa86 	bl	8013980 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013474:	7bfb      	ldrb	r3, [r7, #15]
 8013476:	2b00      	cmp	r3, #0
 8013478:	d004      	beq.n	8013484 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	2202      	movs	r2, #2
 801347e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013482:	e009      	b.n	8013498 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	2201      	movs	r2, #1
 8013488:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801348c:	e004      	b.n	8013498 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801348e:	6839      	ldr	r1, [r7, #0]
 8013490:	6878      	ldr	r0, [r7, #4]
 8013492:	f000 f99e 	bl	80137d2 <USBD_CtlError>
  }
}
 8013496:	bf00      	nop
 8013498:	bf00      	nop
 801349a:	3710      	adds	r7, #16
 801349c:	46bd      	mov	sp, r7
 801349e:	bd80      	pop	{r7, pc}

080134a0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80134a0:	b580      	push	{r7, lr}
 80134a2:	b084      	sub	sp, #16
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	6078      	str	r0, [r7, #4]
 80134a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80134aa:	2300      	movs	r3, #0
 80134ac:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80134ae:	683b      	ldr	r3, [r7, #0]
 80134b0:	885b      	ldrh	r3, [r3, #2]
 80134b2:	b2da      	uxtb	r2, r3
 80134b4:	4b4e      	ldr	r3, [pc, #312]	@ (80135f0 <USBD_SetConfig+0x150>)
 80134b6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80134b8:	4b4d      	ldr	r3, [pc, #308]	@ (80135f0 <USBD_SetConfig+0x150>)
 80134ba:	781b      	ldrb	r3, [r3, #0]
 80134bc:	2b01      	cmp	r3, #1
 80134be:	d905      	bls.n	80134cc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80134c0:	6839      	ldr	r1, [r7, #0]
 80134c2:	6878      	ldr	r0, [r7, #4]
 80134c4:	f000 f985 	bl	80137d2 <USBD_CtlError>
    return USBD_FAIL;
 80134c8:	2303      	movs	r3, #3
 80134ca:	e08c      	b.n	80135e6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80134d2:	b2db      	uxtb	r3, r3
 80134d4:	2b02      	cmp	r3, #2
 80134d6:	d002      	beq.n	80134de <USBD_SetConfig+0x3e>
 80134d8:	2b03      	cmp	r3, #3
 80134da:	d029      	beq.n	8013530 <USBD_SetConfig+0x90>
 80134dc:	e075      	b.n	80135ca <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80134de:	4b44      	ldr	r3, [pc, #272]	@ (80135f0 <USBD_SetConfig+0x150>)
 80134e0:	781b      	ldrb	r3, [r3, #0]
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d020      	beq.n	8013528 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80134e6:	4b42      	ldr	r3, [pc, #264]	@ (80135f0 <USBD_SetConfig+0x150>)
 80134e8:	781b      	ldrb	r3, [r3, #0]
 80134ea:	461a      	mov	r2, r3
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80134f0:	4b3f      	ldr	r3, [pc, #252]	@ (80135f0 <USBD_SetConfig+0x150>)
 80134f2:	781b      	ldrb	r3, [r3, #0]
 80134f4:	4619      	mov	r1, r3
 80134f6:	6878      	ldr	r0, [r7, #4]
 80134f8:	f7fe ffb9 	bl	801246e <USBD_SetClassConfig>
 80134fc:	4603      	mov	r3, r0
 80134fe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8013500:	7bfb      	ldrb	r3, [r7, #15]
 8013502:	2b00      	cmp	r3, #0
 8013504:	d008      	beq.n	8013518 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8013506:	6839      	ldr	r1, [r7, #0]
 8013508:	6878      	ldr	r0, [r7, #4]
 801350a:	f000 f962 	bl	80137d2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	2202      	movs	r2, #2
 8013512:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013516:	e065      	b.n	80135e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8013518:	6878      	ldr	r0, [r7, #4]
 801351a:	f000 fa31 	bl	8013980 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	2203      	movs	r2, #3
 8013522:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013526:	e05d      	b.n	80135e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8013528:	6878      	ldr	r0, [r7, #4]
 801352a:	f000 fa29 	bl	8013980 <USBD_CtlSendStatus>
      break;
 801352e:	e059      	b.n	80135e4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013530:	4b2f      	ldr	r3, [pc, #188]	@ (80135f0 <USBD_SetConfig+0x150>)
 8013532:	781b      	ldrb	r3, [r3, #0]
 8013534:	2b00      	cmp	r3, #0
 8013536:	d112      	bne.n	801355e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	2202      	movs	r2, #2
 801353c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8013540:	4b2b      	ldr	r3, [pc, #172]	@ (80135f0 <USBD_SetConfig+0x150>)
 8013542:	781b      	ldrb	r3, [r3, #0]
 8013544:	461a      	mov	r2, r3
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801354a:	4b29      	ldr	r3, [pc, #164]	@ (80135f0 <USBD_SetConfig+0x150>)
 801354c:	781b      	ldrb	r3, [r3, #0]
 801354e:	4619      	mov	r1, r3
 8013550:	6878      	ldr	r0, [r7, #4]
 8013552:	f7fe ffa8 	bl	80124a6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013556:	6878      	ldr	r0, [r7, #4]
 8013558:	f000 fa12 	bl	8013980 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801355c:	e042      	b.n	80135e4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801355e:	4b24      	ldr	r3, [pc, #144]	@ (80135f0 <USBD_SetConfig+0x150>)
 8013560:	781b      	ldrb	r3, [r3, #0]
 8013562:	461a      	mov	r2, r3
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	685b      	ldr	r3, [r3, #4]
 8013568:	429a      	cmp	r2, r3
 801356a:	d02a      	beq.n	80135c2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	685b      	ldr	r3, [r3, #4]
 8013570:	b2db      	uxtb	r3, r3
 8013572:	4619      	mov	r1, r3
 8013574:	6878      	ldr	r0, [r7, #4]
 8013576:	f7fe ff96 	bl	80124a6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801357a:	4b1d      	ldr	r3, [pc, #116]	@ (80135f0 <USBD_SetConfig+0x150>)
 801357c:	781b      	ldrb	r3, [r3, #0]
 801357e:	461a      	mov	r2, r3
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013584:	4b1a      	ldr	r3, [pc, #104]	@ (80135f0 <USBD_SetConfig+0x150>)
 8013586:	781b      	ldrb	r3, [r3, #0]
 8013588:	4619      	mov	r1, r3
 801358a:	6878      	ldr	r0, [r7, #4]
 801358c:	f7fe ff6f 	bl	801246e <USBD_SetClassConfig>
 8013590:	4603      	mov	r3, r0
 8013592:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013594:	7bfb      	ldrb	r3, [r7, #15]
 8013596:	2b00      	cmp	r3, #0
 8013598:	d00f      	beq.n	80135ba <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801359a:	6839      	ldr	r1, [r7, #0]
 801359c:	6878      	ldr	r0, [r7, #4]
 801359e:	f000 f918 	bl	80137d2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	685b      	ldr	r3, [r3, #4]
 80135a6:	b2db      	uxtb	r3, r3
 80135a8:	4619      	mov	r1, r3
 80135aa:	6878      	ldr	r0, [r7, #4]
 80135ac:	f7fe ff7b 	bl	80124a6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	2202      	movs	r2, #2
 80135b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80135b8:	e014      	b.n	80135e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80135ba:	6878      	ldr	r0, [r7, #4]
 80135bc:	f000 f9e0 	bl	8013980 <USBD_CtlSendStatus>
      break;
 80135c0:	e010      	b.n	80135e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80135c2:	6878      	ldr	r0, [r7, #4]
 80135c4:	f000 f9dc 	bl	8013980 <USBD_CtlSendStatus>
      break;
 80135c8:	e00c      	b.n	80135e4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80135ca:	6839      	ldr	r1, [r7, #0]
 80135cc:	6878      	ldr	r0, [r7, #4]
 80135ce:	f000 f900 	bl	80137d2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80135d2:	4b07      	ldr	r3, [pc, #28]	@ (80135f0 <USBD_SetConfig+0x150>)
 80135d4:	781b      	ldrb	r3, [r3, #0]
 80135d6:	4619      	mov	r1, r3
 80135d8:	6878      	ldr	r0, [r7, #4]
 80135da:	f7fe ff64 	bl	80124a6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80135de:	2303      	movs	r3, #3
 80135e0:	73fb      	strb	r3, [r7, #15]
      break;
 80135e2:	bf00      	nop
  }

  return ret;
 80135e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80135e6:	4618      	mov	r0, r3
 80135e8:	3710      	adds	r7, #16
 80135ea:	46bd      	mov	sp, r7
 80135ec:	bd80      	pop	{r7, pc}
 80135ee:	bf00      	nop
 80135f0:	240012f4 	.word	0x240012f4

080135f4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80135f4:	b580      	push	{r7, lr}
 80135f6:	b082      	sub	sp, #8
 80135f8:	af00      	add	r7, sp, #0
 80135fa:	6078      	str	r0, [r7, #4]
 80135fc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80135fe:	683b      	ldr	r3, [r7, #0]
 8013600:	88db      	ldrh	r3, [r3, #6]
 8013602:	2b01      	cmp	r3, #1
 8013604:	d004      	beq.n	8013610 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8013606:	6839      	ldr	r1, [r7, #0]
 8013608:	6878      	ldr	r0, [r7, #4]
 801360a:	f000 f8e2 	bl	80137d2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801360e:	e023      	b.n	8013658 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013616:	b2db      	uxtb	r3, r3
 8013618:	2b02      	cmp	r3, #2
 801361a:	dc02      	bgt.n	8013622 <USBD_GetConfig+0x2e>
 801361c:	2b00      	cmp	r3, #0
 801361e:	dc03      	bgt.n	8013628 <USBD_GetConfig+0x34>
 8013620:	e015      	b.n	801364e <USBD_GetConfig+0x5a>
 8013622:	2b03      	cmp	r3, #3
 8013624:	d00b      	beq.n	801363e <USBD_GetConfig+0x4a>
 8013626:	e012      	b.n	801364e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	2200      	movs	r2, #0
 801362c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	3308      	adds	r3, #8
 8013632:	2201      	movs	r2, #1
 8013634:	4619      	mov	r1, r3
 8013636:	6878      	ldr	r0, [r7, #4]
 8013638:	f000 f948 	bl	80138cc <USBD_CtlSendData>
        break;
 801363c:	e00c      	b.n	8013658 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	3304      	adds	r3, #4
 8013642:	2201      	movs	r2, #1
 8013644:	4619      	mov	r1, r3
 8013646:	6878      	ldr	r0, [r7, #4]
 8013648:	f000 f940 	bl	80138cc <USBD_CtlSendData>
        break;
 801364c:	e004      	b.n	8013658 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801364e:	6839      	ldr	r1, [r7, #0]
 8013650:	6878      	ldr	r0, [r7, #4]
 8013652:	f000 f8be 	bl	80137d2 <USBD_CtlError>
        break;
 8013656:	bf00      	nop
}
 8013658:	bf00      	nop
 801365a:	3708      	adds	r7, #8
 801365c:	46bd      	mov	sp, r7
 801365e:	bd80      	pop	{r7, pc}

08013660 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013660:	b580      	push	{r7, lr}
 8013662:	b082      	sub	sp, #8
 8013664:	af00      	add	r7, sp, #0
 8013666:	6078      	str	r0, [r7, #4]
 8013668:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013670:	b2db      	uxtb	r3, r3
 8013672:	3b01      	subs	r3, #1
 8013674:	2b02      	cmp	r3, #2
 8013676:	d81e      	bhi.n	80136b6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013678:	683b      	ldr	r3, [r7, #0]
 801367a:	88db      	ldrh	r3, [r3, #6]
 801367c:	2b02      	cmp	r3, #2
 801367e:	d004      	beq.n	801368a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013680:	6839      	ldr	r1, [r7, #0]
 8013682:	6878      	ldr	r0, [r7, #4]
 8013684:	f000 f8a5 	bl	80137d2 <USBD_CtlError>
        break;
 8013688:	e01a      	b.n	80136c0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	2201      	movs	r2, #1
 801368e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013696:	2b00      	cmp	r3, #0
 8013698:	d005      	beq.n	80136a6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	68db      	ldr	r3, [r3, #12]
 801369e:	f043 0202 	orr.w	r2, r3, #2
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	330c      	adds	r3, #12
 80136aa:	2202      	movs	r2, #2
 80136ac:	4619      	mov	r1, r3
 80136ae:	6878      	ldr	r0, [r7, #4]
 80136b0:	f000 f90c 	bl	80138cc <USBD_CtlSendData>
      break;
 80136b4:	e004      	b.n	80136c0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80136b6:	6839      	ldr	r1, [r7, #0]
 80136b8:	6878      	ldr	r0, [r7, #4]
 80136ba:	f000 f88a 	bl	80137d2 <USBD_CtlError>
      break;
 80136be:	bf00      	nop
  }
}
 80136c0:	bf00      	nop
 80136c2:	3708      	adds	r7, #8
 80136c4:	46bd      	mov	sp, r7
 80136c6:	bd80      	pop	{r7, pc}

080136c8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80136c8:	b580      	push	{r7, lr}
 80136ca:	b082      	sub	sp, #8
 80136cc:	af00      	add	r7, sp, #0
 80136ce:	6078      	str	r0, [r7, #4]
 80136d0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80136d2:	683b      	ldr	r3, [r7, #0]
 80136d4:	885b      	ldrh	r3, [r3, #2]
 80136d6:	2b01      	cmp	r3, #1
 80136d8:	d107      	bne.n	80136ea <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80136da:	687b      	ldr	r3, [r7, #4]
 80136dc:	2201      	movs	r2, #1
 80136de:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80136e2:	6878      	ldr	r0, [r7, #4]
 80136e4:	f000 f94c 	bl	8013980 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80136e8:	e013      	b.n	8013712 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80136ea:	683b      	ldr	r3, [r7, #0]
 80136ec:	885b      	ldrh	r3, [r3, #2]
 80136ee:	2b02      	cmp	r3, #2
 80136f0:	d10b      	bne.n	801370a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80136f2:	683b      	ldr	r3, [r7, #0]
 80136f4:	889b      	ldrh	r3, [r3, #4]
 80136f6:	0a1b      	lsrs	r3, r3, #8
 80136f8:	b29b      	uxth	r3, r3
 80136fa:	b2da      	uxtb	r2, r3
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8013702:	6878      	ldr	r0, [r7, #4]
 8013704:	f000 f93c 	bl	8013980 <USBD_CtlSendStatus>
}
 8013708:	e003      	b.n	8013712 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801370a:	6839      	ldr	r1, [r7, #0]
 801370c:	6878      	ldr	r0, [r7, #4]
 801370e:	f000 f860 	bl	80137d2 <USBD_CtlError>
}
 8013712:	bf00      	nop
 8013714:	3708      	adds	r7, #8
 8013716:	46bd      	mov	sp, r7
 8013718:	bd80      	pop	{r7, pc}

0801371a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801371a:	b580      	push	{r7, lr}
 801371c:	b082      	sub	sp, #8
 801371e:	af00      	add	r7, sp, #0
 8013720:	6078      	str	r0, [r7, #4]
 8013722:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801372a:	b2db      	uxtb	r3, r3
 801372c:	3b01      	subs	r3, #1
 801372e:	2b02      	cmp	r3, #2
 8013730:	d80b      	bhi.n	801374a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013732:	683b      	ldr	r3, [r7, #0]
 8013734:	885b      	ldrh	r3, [r3, #2]
 8013736:	2b01      	cmp	r3, #1
 8013738:	d10c      	bne.n	8013754 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	2200      	movs	r2, #0
 801373e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8013742:	6878      	ldr	r0, [r7, #4]
 8013744:	f000 f91c 	bl	8013980 <USBD_CtlSendStatus>
      }
      break;
 8013748:	e004      	b.n	8013754 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801374a:	6839      	ldr	r1, [r7, #0]
 801374c:	6878      	ldr	r0, [r7, #4]
 801374e:	f000 f840 	bl	80137d2 <USBD_CtlError>
      break;
 8013752:	e000      	b.n	8013756 <USBD_ClrFeature+0x3c>
      break;
 8013754:	bf00      	nop
  }
}
 8013756:	bf00      	nop
 8013758:	3708      	adds	r7, #8
 801375a:	46bd      	mov	sp, r7
 801375c:	bd80      	pop	{r7, pc}

0801375e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801375e:	b580      	push	{r7, lr}
 8013760:	b084      	sub	sp, #16
 8013762:	af00      	add	r7, sp, #0
 8013764:	6078      	str	r0, [r7, #4]
 8013766:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013768:	683b      	ldr	r3, [r7, #0]
 801376a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	781a      	ldrb	r2, [r3, #0]
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013774:	68fb      	ldr	r3, [r7, #12]
 8013776:	3301      	adds	r3, #1
 8013778:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	781a      	ldrb	r2, [r3, #0]
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013782:	68fb      	ldr	r3, [r7, #12]
 8013784:	3301      	adds	r3, #1
 8013786:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013788:	68f8      	ldr	r0, [r7, #12]
 801378a:	f7ff fa16 	bl	8012bba <SWAPBYTE>
 801378e:	4603      	mov	r3, r0
 8013790:	461a      	mov	r2, r3
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013796:	68fb      	ldr	r3, [r7, #12]
 8013798:	3301      	adds	r3, #1
 801379a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	3301      	adds	r3, #1
 80137a0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80137a2:	68f8      	ldr	r0, [r7, #12]
 80137a4:	f7ff fa09 	bl	8012bba <SWAPBYTE>
 80137a8:	4603      	mov	r3, r0
 80137aa:	461a      	mov	r2, r3
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	3301      	adds	r3, #1
 80137b4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80137b6:	68fb      	ldr	r3, [r7, #12]
 80137b8:	3301      	adds	r3, #1
 80137ba:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80137bc:	68f8      	ldr	r0, [r7, #12]
 80137be:	f7ff f9fc 	bl	8012bba <SWAPBYTE>
 80137c2:	4603      	mov	r3, r0
 80137c4:	461a      	mov	r2, r3
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	80da      	strh	r2, [r3, #6]
}
 80137ca:	bf00      	nop
 80137cc:	3710      	adds	r7, #16
 80137ce:	46bd      	mov	sp, r7
 80137d0:	bd80      	pop	{r7, pc}

080137d2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80137d2:	b580      	push	{r7, lr}
 80137d4:	b082      	sub	sp, #8
 80137d6:	af00      	add	r7, sp, #0
 80137d8:	6078      	str	r0, [r7, #4]
 80137da:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80137dc:	2180      	movs	r1, #128	@ 0x80
 80137de:	6878      	ldr	r0, [r7, #4]
 80137e0:	f000 fd22 	bl	8014228 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80137e4:	2100      	movs	r1, #0
 80137e6:	6878      	ldr	r0, [r7, #4]
 80137e8:	f000 fd1e 	bl	8014228 <USBD_LL_StallEP>
}
 80137ec:	bf00      	nop
 80137ee:	3708      	adds	r7, #8
 80137f0:	46bd      	mov	sp, r7
 80137f2:	bd80      	pop	{r7, pc}

080137f4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80137f4:	b580      	push	{r7, lr}
 80137f6:	b086      	sub	sp, #24
 80137f8:	af00      	add	r7, sp, #0
 80137fa:	60f8      	str	r0, [r7, #12]
 80137fc:	60b9      	str	r1, [r7, #8]
 80137fe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013800:	2300      	movs	r3, #0
 8013802:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013804:	68fb      	ldr	r3, [r7, #12]
 8013806:	2b00      	cmp	r3, #0
 8013808:	d042      	beq.n	8013890 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801380a:	68fb      	ldr	r3, [r7, #12]
 801380c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801380e:	6938      	ldr	r0, [r7, #16]
 8013810:	f000 f842 	bl	8013898 <USBD_GetLen>
 8013814:	4603      	mov	r3, r0
 8013816:	3301      	adds	r3, #1
 8013818:	005b      	lsls	r3, r3, #1
 801381a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801381e:	d808      	bhi.n	8013832 <USBD_GetString+0x3e>
 8013820:	6938      	ldr	r0, [r7, #16]
 8013822:	f000 f839 	bl	8013898 <USBD_GetLen>
 8013826:	4603      	mov	r3, r0
 8013828:	3301      	adds	r3, #1
 801382a:	b29b      	uxth	r3, r3
 801382c:	005b      	lsls	r3, r3, #1
 801382e:	b29a      	uxth	r2, r3
 8013830:	e001      	b.n	8013836 <USBD_GetString+0x42>
 8013832:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801383a:	7dfb      	ldrb	r3, [r7, #23]
 801383c:	68ba      	ldr	r2, [r7, #8]
 801383e:	4413      	add	r3, r2
 8013840:	687a      	ldr	r2, [r7, #4]
 8013842:	7812      	ldrb	r2, [r2, #0]
 8013844:	701a      	strb	r2, [r3, #0]
  idx++;
 8013846:	7dfb      	ldrb	r3, [r7, #23]
 8013848:	3301      	adds	r3, #1
 801384a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801384c:	7dfb      	ldrb	r3, [r7, #23]
 801384e:	68ba      	ldr	r2, [r7, #8]
 8013850:	4413      	add	r3, r2
 8013852:	2203      	movs	r2, #3
 8013854:	701a      	strb	r2, [r3, #0]
  idx++;
 8013856:	7dfb      	ldrb	r3, [r7, #23]
 8013858:	3301      	adds	r3, #1
 801385a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801385c:	e013      	b.n	8013886 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801385e:	7dfb      	ldrb	r3, [r7, #23]
 8013860:	68ba      	ldr	r2, [r7, #8]
 8013862:	4413      	add	r3, r2
 8013864:	693a      	ldr	r2, [r7, #16]
 8013866:	7812      	ldrb	r2, [r2, #0]
 8013868:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801386a:	693b      	ldr	r3, [r7, #16]
 801386c:	3301      	adds	r3, #1
 801386e:	613b      	str	r3, [r7, #16]
    idx++;
 8013870:	7dfb      	ldrb	r3, [r7, #23]
 8013872:	3301      	adds	r3, #1
 8013874:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013876:	7dfb      	ldrb	r3, [r7, #23]
 8013878:	68ba      	ldr	r2, [r7, #8]
 801387a:	4413      	add	r3, r2
 801387c:	2200      	movs	r2, #0
 801387e:	701a      	strb	r2, [r3, #0]
    idx++;
 8013880:	7dfb      	ldrb	r3, [r7, #23]
 8013882:	3301      	adds	r3, #1
 8013884:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013886:	693b      	ldr	r3, [r7, #16]
 8013888:	781b      	ldrb	r3, [r3, #0]
 801388a:	2b00      	cmp	r3, #0
 801388c:	d1e7      	bne.n	801385e <USBD_GetString+0x6a>
 801388e:	e000      	b.n	8013892 <USBD_GetString+0x9e>
    return;
 8013890:	bf00      	nop
  }
}
 8013892:	3718      	adds	r7, #24
 8013894:	46bd      	mov	sp, r7
 8013896:	bd80      	pop	{r7, pc}

08013898 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013898:	b480      	push	{r7}
 801389a:	b085      	sub	sp, #20
 801389c:	af00      	add	r7, sp, #0
 801389e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80138a0:	2300      	movs	r3, #0
 80138a2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80138a8:	e005      	b.n	80138b6 <USBD_GetLen+0x1e>
  {
    len++;
 80138aa:	7bfb      	ldrb	r3, [r7, #15]
 80138ac:	3301      	adds	r3, #1
 80138ae:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80138b0:	68bb      	ldr	r3, [r7, #8]
 80138b2:	3301      	adds	r3, #1
 80138b4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80138b6:	68bb      	ldr	r3, [r7, #8]
 80138b8:	781b      	ldrb	r3, [r3, #0]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d1f5      	bne.n	80138aa <USBD_GetLen+0x12>
  }

  return len;
 80138be:	7bfb      	ldrb	r3, [r7, #15]
}
 80138c0:	4618      	mov	r0, r3
 80138c2:	3714      	adds	r7, #20
 80138c4:	46bd      	mov	sp, r7
 80138c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138ca:	4770      	bx	lr

080138cc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80138cc:	b580      	push	{r7, lr}
 80138ce:	b084      	sub	sp, #16
 80138d0:	af00      	add	r7, sp, #0
 80138d2:	60f8      	str	r0, [r7, #12]
 80138d4:	60b9      	str	r1, [r7, #8]
 80138d6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	2202      	movs	r2, #2
 80138dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	687a      	ldr	r2, [r7, #4]
 80138e4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80138e6:	68fb      	ldr	r3, [r7, #12]
 80138e8:	687a      	ldr	r2, [r7, #4]
 80138ea:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	68ba      	ldr	r2, [r7, #8]
 80138f0:	2100      	movs	r1, #0
 80138f2:	68f8      	ldr	r0, [r7, #12]
 80138f4:	f000 fd21 	bl	801433a <USBD_LL_Transmit>

  return USBD_OK;
 80138f8:	2300      	movs	r3, #0
}
 80138fa:	4618      	mov	r0, r3
 80138fc:	3710      	adds	r7, #16
 80138fe:	46bd      	mov	sp, r7
 8013900:	bd80      	pop	{r7, pc}

08013902 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013902:	b580      	push	{r7, lr}
 8013904:	b084      	sub	sp, #16
 8013906:	af00      	add	r7, sp, #0
 8013908:	60f8      	str	r0, [r7, #12]
 801390a:	60b9      	str	r1, [r7, #8]
 801390c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	68ba      	ldr	r2, [r7, #8]
 8013912:	2100      	movs	r1, #0
 8013914:	68f8      	ldr	r0, [r7, #12]
 8013916:	f000 fd10 	bl	801433a <USBD_LL_Transmit>

  return USBD_OK;
 801391a:	2300      	movs	r3, #0
}
 801391c:	4618      	mov	r0, r3
 801391e:	3710      	adds	r7, #16
 8013920:	46bd      	mov	sp, r7
 8013922:	bd80      	pop	{r7, pc}

08013924 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8013924:	b580      	push	{r7, lr}
 8013926:	b084      	sub	sp, #16
 8013928:	af00      	add	r7, sp, #0
 801392a:	60f8      	str	r0, [r7, #12]
 801392c:	60b9      	str	r1, [r7, #8]
 801392e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013930:	68fb      	ldr	r3, [r7, #12]
 8013932:	2203      	movs	r2, #3
 8013934:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8013938:	68fb      	ldr	r3, [r7, #12]
 801393a:	687a      	ldr	r2, [r7, #4]
 801393c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8013940:	68fb      	ldr	r3, [r7, #12]
 8013942:	687a      	ldr	r2, [r7, #4]
 8013944:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	68ba      	ldr	r2, [r7, #8]
 801394c:	2100      	movs	r1, #0
 801394e:	68f8      	ldr	r0, [r7, #12]
 8013950:	f000 fd14 	bl	801437c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013954:	2300      	movs	r3, #0
}
 8013956:	4618      	mov	r0, r3
 8013958:	3710      	adds	r7, #16
 801395a:	46bd      	mov	sp, r7
 801395c:	bd80      	pop	{r7, pc}

0801395e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801395e:	b580      	push	{r7, lr}
 8013960:	b084      	sub	sp, #16
 8013962:	af00      	add	r7, sp, #0
 8013964:	60f8      	str	r0, [r7, #12]
 8013966:	60b9      	str	r1, [r7, #8]
 8013968:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	68ba      	ldr	r2, [r7, #8]
 801396e:	2100      	movs	r1, #0
 8013970:	68f8      	ldr	r0, [r7, #12]
 8013972:	f000 fd03 	bl	801437c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013976:	2300      	movs	r3, #0
}
 8013978:	4618      	mov	r0, r3
 801397a:	3710      	adds	r7, #16
 801397c:	46bd      	mov	sp, r7
 801397e:	bd80      	pop	{r7, pc}

08013980 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013980:	b580      	push	{r7, lr}
 8013982:	b082      	sub	sp, #8
 8013984:	af00      	add	r7, sp, #0
 8013986:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	2204      	movs	r2, #4
 801398c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013990:	2300      	movs	r3, #0
 8013992:	2200      	movs	r2, #0
 8013994:	2100      	movs	r1, #0
 8013996:	6878      	ldr	r0, [r7, #4]
 8013998:	f000 fccf 	bl	801433a <USBD_LL_Transmit>

  return USBD_OK;
 801399c:	2300      	movs	r3, #0
}
 801399e:	4618      	mov	r0, r3
 80139a0:	3708      	adds	r7, #8
 80139a2:	46bd      	mov	sp, r7
 80139a4:	bd80      	pop	{r7, pc}

080139a6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80139a6:	b580      	push	{r7, lr}
 80139a8:	b082      	sub	sp, #8
 80139aa:	af00      	add	r7, sp, #0
 80139ac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	2205      	movs	r2, #5
 80139b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80139b6:	2300      	movs	r3, #0
 80139b8:	2200      	movs	r2, #0
 80139ba:	2100      	movs	r1, #0
 80139bc:	6878      	ldr	r0, [r7, #4]
 80139be:	f000 fcdd 	bl	801437c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80139c2:	2300      	movs	r3, #0
}
 80139c4:	4618      	mov	r0, r3
 80139c6:	3708      	adds	r7, #8
 80139c8:	46bd      	mov	sp, r7
 80139ca:	bd80      	pop	{r7, pc}

080139cc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80139cc:	b580      	push	{r7, lr}
 80139ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80139d0:	2200      	movs	r2, #0
 80139d2:	4913      	ldr	r1, [pc, #76]	@ (8013a20 <MX_USB_DEVICE_Init+0x54>)
 80139d4:	4813      	ldr	r0, [pc, #76]	@ (8013a24 <MX_USB_DEVICE_Init+0x58>)
 80139d6:	f7fe fccd 	bl	8012374 <USBD_Init>
 80139da:	4603      	mov	r3, r0
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d001      	beq.n	80139e4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80139e0:	f7ee f9b2 	bl	8001d48 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80139e4:	4910      	ldr	r1, [pc, #64]	@ (8013a28 <MX_USB_DEVICE_Init+0x5c>)
 80139e6:	480f      	ldr	r0, [pc, #60]	@ (8013a24 <MX_USB_DEVICE_Init+0x58>)
 80139e8:	f7fe fcf4 	bl	80123d4 <USBD_RegisterClass>
 80139ec:	4603      	mov	r3, r0
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	d001      	beq.n	80139f6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80139f2:	f7ee f9a9 	bl	8001d48 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80139f6:	490d      	ldr	r1, [pc, #52]	@ (8013a2c <MX_USB_DEVICE_Init+0x60>)
 80139f8:	480a      	ldr	r0, [pc, #40]	@ (8013a24 <MX_USB_DEVICE_Init+0x58>)
 80139fa:	f7fe fbeb 	bl	80121d4 <USBD_CDC_RegisterInterface>
 80139fe:	4603      	mov	r3, r0
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	d001      	beq.n	8013a08 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8013a04:	f7ee f9a0 	bl	8001d48 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8013a08:	4806      	ldr	r0, [pc, #24]	@ (8013a24 <MX_USB_DEVICE_Init+0x58>)
 8013a0a:	f7fe fd19 	bl	8012440 <USBD_Start>
 8013a0e:	4603      	mov	r3, r0
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d001      	beq.n	8013a18 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8013a14:	f7ee f998 	bl	8001d48 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8013a18:	f7f6 fc78 	bl	800a30c <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8013a1c:	bf00      	nop
 8013a1e:	bd80      	pop	{r7, pc}
 8013a20:	240000ec 	.word	0x240000ec
 8013a24:	240012f8 	.word	0x240012f8
 8013a28:	24000058 	.word	0x24000058
 8013a2c:	240000d8 	.word	0x240000d8

08013a30 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8013a30:	b580      	push	{r7, lr}
 8013a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8013a34:	2200      	movs	r2, #0
 8013a36:	4905      	ldr	r1, [pc, #20]	@ (8013a4c <CDC_Init_FS+0x1c>)
 8013a38:	4805      	ldr	r0, [pc, #20]	@ (8013a50 <CDC_Init_FS+0x20>)
 8013a3a:	f7fe fbe5 	bl	8012208 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8013a3e:	4905      	ldr	r1, [pc, #20]	@ (8013a54 <CDC_Init_FS+0x24>)
 8013a40:	4803      	ldr	r0, [pc, #12]	@ (8013a50 <CDC_Init_FS+0x20>)
 8013a42:	f7fe fc03 	bl	801224c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8013a46:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8013a48:	4618      	mov	r0, r3
 8013a4a:	bd80      	pop	{r7, pc}
 8013a4c:	24001dd4 	.word	0x24001dd4
 8013a50:	240012f8 	.word	0x240012f8
 8013a54:	240015d4 	.word	0x240015d4

08013a58 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8013a58:	b480      	push	{r7}
 8013a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8013a5c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8013a5e:	4618      	mov	r0, r3
 8013a60:	46bd      	mov	sp, r7
 8013a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a66:	4770      	bx	lr

08013a68 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8013a68:	b480      	push	{r7}
 8013a6a:	b083      	sub	sp, #12
 8013a6c:	af00      	add	r7, sp, #0
 8013a6e:	4603      	mov	r3, r0
 8013a70:	6039      	str	r1, [r7, #0]
 8013a72:	71fb      	strb	r3, [r7, #7]
 8013a74:	4613      	mov	r3, r2
 8013a76:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8013a78:	79fb      	ldrb	r3, [r7, #7]
 8013a7a:	2b23      	cmp	r3, #35	@ 0x23
 8013a7c:	d84a      	bhi.n	8013b14 <CDC_Control_FS+0xac>
 8013a7e:	a201      	add	r2, pc, #4	@ (adr r2, 8013a84 <CDC_Control_FS+0x1c>)
 8013a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a84:	08013b15 	.word	0x08013b15
 8013a88:	08013b15 	.word	0x08013b15
 8013a8c:	08013b15 	.word	0x08013b15
 8013a90:	08013b15 	.word	0x08013b15
 8013a94:	08013b15 	.word	0x08013b15
 8013a98:	08013b15 	.word	0x08013b15
 8013a9c:	08013b15 	.word	0x08013b15
 8013aa0:	08013b15 	.word	0x08013b15
 8013aa4:	08013b15 	.word	0x08013b15
 8013aa8:	08013b15 	.word	0x08013b15
 8013aac:	08013b15 	.word	0x08013b15
 8013ab0:	08013b15 	.word	0x08013b15
 8013ab4:	08013b15 	.word	0x08013b15
 8013ab8:	08013b15 	.word	0x08013b15
 8013abc:	08013b15 	.word	0x08013b15
 8013ac0:	08013b15 	.word	0x08013b15
 8013ac4:	08013b15 	.word	0x08013b15
 8013ac8:	08013b15 	.word	0x08013b15
 8013acc:	08013b15 	.word	0x08013b15
 8013ad0:	08013b15 	.word	0x08013b15
 8013ad4:	08013b15 	.word	0x08013b15
 8013ad8:	08013b15 	.word	0x08013b15
 8013adc:	08013b15 	.word	0x08013b15
 8013ae0:	08013b15 	.word	0x08013b15
 8013ae4:	08013b15 	.word	0x08013b15
 8013ae8:	08013b15 	.word	0x08013b15
 8013aec:	08013b15 	.word	0x08013b15
 8013af0:	08013b15 	.word	0x08013b15
 8013af4:	08013b15 	.word	0x08013b15
 8013af8:	08013b15 	.word	0x08013b15
 8013afc:	08013b15 	.word	0x08013b15
 8013b00:	08013b15 	.word	0x08013b15
 8013b04:	08013b15 	.word	0x08013b15
 8013b08:	08013b15 	.word	0x08013b15
 8013b0c:	08013b15 	.word	0x08013b15
 8013b10:	08013b15 	.word	0x08013b15
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8013b14:	bf00      	nop
  }

  return (USBD_OK);
 8013b16:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8013b18:	4618      	mov	r0, r3
 8013b1a:	370c      	adds	r7, #12
 8013b1c:	46bd      	mov	sp, r7
 8013b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b22:	4770      	bx	lr

08013b24 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8013b24:	b580      	push	{r7, lr}
 8013b26:	b082      	sub	sp, #8
 8013b28:	af00      	add	r7, sp, #0
 8013b2a:	6078      	str	r0, [r7, #4]
 8013b2c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8013b2e:	6879      	ldr	r1, [r7, #4]
 8013b30:	4805      	ldr	r0, [pc, #20]	@ (8013b48 <CDC_Receive_FS+0x24>)
 8013b32:	f7fe fb8b 	bl	801224c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013b36:	4804      	ldr	r0, [pc, #16]	@ (8013b48 <CDC_Receive_FS+0x24>)
 8013b38:	f7fe fbe6 	bl	8012308 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8013b3c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8013b3e:	4618      	mov	r0, r3
 8013b40:	3708      	adds	r7, #8
 8013b42:	46bd      	mov	sp, r7
 8013b44:	bd80      	pop	{r7, pc}
 8013b46:	bf00      	nop
 8013b48:	240012f8 	.word	0x240012f8

08013b4c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8013b4c:	b580      	push	{r7, lr}
 8013b4e:	b084      	sub	sp, #16
 8013b50:	af00      	add	r7, sp, #0
 8013b52:	6078      	str	r0, [r7, #4]
 8013b54:	460b      	mov	r3, r1
 8013b56:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8013b58:	2300      	movs	r3, #0
 8013b5a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8013b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8013b94 <CDC_Transmit_FS+0x48>)
 8013b5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013b62:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8013b64:	68bb      	ldr	r3, [r7, #8]
 8013b66:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d001      	beq.n	8013b72 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8013b6e:	2301      	movs	r3, #1
 8013b70:	e00b      	b.n	8013b8a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8013b72:	887b      	ldrh	r3, [r7, #2]
 8013b74:	461a      	mov	r2, r3
 8013b76:	6879      	ldr	r1, [r7, #4]
 8013b78:	4806      	ldr	r0, [pc, #24]	@ (8013b94 <CDC_Transmit_FS+0x48>)
 8013b7a:	f7fe fb45 	bl	8012208 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8013b7e:	4805      	ldr	r0, [pc, #20]	@ (8013b94 <CDC_Transmit_FS+0x48>)
 8013b80:	f7fe fb82 	bl	8012288 <USBD_CDC_TransmitPacket>
 8013b84:	4603      	mov	r3, r0
 8013b86:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8013b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b8a:	4618      	mov	r0, r3
 8013b8c:	3710      	adds	r7, #16
 8013b8e:	46bd      	mov	sp, r7
 8013b90:	bd80      	pop	{r7, pc}
 8013b92:	bf00      	nop
 8013b94:	240012f8 	.word	0x240012f8

08013b98 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8013b98:	b480      	push	{r7}
 8013b9a:	b087      	sub	sp, #28
 8013b9c:	af00      	add	r7, sp, #0
 8013b9e:	60f8      	str	r0, [r7, #12]
 8013ba0:	60b9      	str	r1, [r7, #8]
 8013ba2:	4613      	mov	r3, r2
 8013ba4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8013ba6:	2300      	movs	r3, #0
 8013ba8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8013baa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013bae:	4618      	mov	r0, r3
 8013bb0:	371c      	adds	r7, #28
 8013bb2:	46bd      	mov	sp, r7
 8013bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bb8:	4770      	bx	lr
	...

08013bbc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013bbc:	b480      	push	{r7}
 8013bbe:	b083      	sub	sp, #12
 8013bc0:	af00      	add	r7, sp, #0
 8013bc2:	4603      	mov	r3, r0
 8013bc4:	6039      	str	r1, [r7, #0]
 8013bc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8013bc8:	683b      	ldr	r3, [r7, #0]
 8013bca:	2212      	movs	r2, #18
 8013bcc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8013bce:	4b03      	ldr	r3, [pc, #12]	@ (8013bdc <USBD_FS_DeviceDescriptor+0x20>)
}
 8013bd0:	4618      	mov	r0, r3
 8013bd2:	370c      	adds	r7, #12
 8013bd4:	46bd      	mov	sp, r7
 8013bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bda:	4770      	bx	lr
 8013bdc:	2400010c 	.word	0x2400010c

08013be0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013be0:	b480      	push	{r7}
 8013be2:	b083      	sub	sp, #12
 8013be4:	af00      	add	r7, sp, #0
 8013be6:	4603      	mov	r3, r0
 8013be8:	6039      	str	r1, [r7, #0]
 8013bea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013bec:	683b      	ldr	r3, [r7, #0]
 8013bee:	2204      	movs	r2, #4
 8013bf0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8013bf2:	4b03      	ldr	r3, [pc, #12]	@ (8013c00 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8013bf4:	4618      	mov	r0, r3
 8013bf6:	370c      	adds	r7, #12
 8013bf8:	46bd      	mov	sp, r7
 8013bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bfe:	4770      	bx	lr
 8013c00:	24000120 	.word	0x24000120

08013c04 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013c04:	b580      	push	{r7, lr}
 8013c06:	b082      	sub	sp, #8
 8013c08:	af00      	add	r7, sp, #0
 8013c0a:	4603      	mov	r3, r0
 8013c0c:	6039      	str	r1, [r7, #0]
 8013c0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013c10:	79fb      	ldrb	r3, [r7, #7]
 8013c12:	2b00      	cmp	r3, #0
 8013c14:	d105      	bne.n	8013c22 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013c16:	683a      	ldr	r2, [r7, #0]
 8013c18:	4907      	ldr	r1, [pc, #28]	@ (8013c38 <USBD_FS_ProductStrDescriptor+0x34>)
 8013c1a:	4808      	ldr	r0, [pc, #32]	@ (8013c3c <USBD_FS_ProductStrDescriptor+0x38>)
 8013c1c:	f7ff fdea 	bl	80137f4 <USBD_GetString>
 8013c20:	e004      	b.n	8013c2c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013c22:	683a      	ldr	r2, [r7, #0]
 8013c24:	4904      	ldr	r1, [pc, #16]	@ (8013c38 <USBD_FS_ProductStrDescriptor+0x34>)
 8013c26:	4805      	ldr	r0, [pc, #20]	@ (8013c3c <USBD_FS_ProductStrDescriptor+0x38>)
 8013c28:	f7ff fde4 	bl	80137f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013c2c:	4b02      	ldr	r3, [pc, #8]	@ (8013c38 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8013c2e:	4618      	mov	r0, r3
 8013c30:	3708      	adds	r7, #8
 8013c32:	46bd      	mov	sp, r7
 8013c34:	bd80      	pop	{r7, pc}
 8013c36:	bf00      	nop
 8013c38:	240025d4 	.word	0x240025d4
 8013c3c:	08015868 	.word	0x08015868

08013c40 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013c40:	b580      	push	{r7, lr}
 8013c42:	b082      	sub	sp, #8
 8013c44:	af00      	add	r7, sp, #0
 8013c46:	4603      	mov	r3, r0
 8013c48:	6039      	str	r1, [r7, #0]
 8013c4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013c4c:	683a      	ldr	r2, [r7, #0]
 8013c4e:	4904      	ldr	r1, [pc, #16]	@ (8013c60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8013c50:	4804      	ldr	r0, [pc, #16]	@ (8013c64 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8013c52:	f7ff fdcf 	bl	80137f4 <USBD_GetString>
  return USBD_StrDesc;
 8013c56:	4b02      	ldr	r3, [pc, #8]	@ (8013c60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8013c58:	4618      	mov	r0, r3
 8013c5a:	3708      	adds	r7, #8
 8013c5c:	46bd      	mov	sp, r7
 8013c5e:	bd80      	pop	{r7, pc}
 8013c60:	240025d4 	.word	0x240025d4
 8013c64:	08015880 	.word	0x08015880

08013c68 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013c68:	b580      	push	{r7, lr}
 8013c6a:	b082      	sub	sp, #8
 8013c6c:	af00      	add	r7, sp, #0
 8013c6e:	4603      	mov	r3, r0
 8013c70:	6039      	str	r1, [r7, #0]
 8013c72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8013c74:	683b      	ldr	r3, [r7, #0]
 8013c76:	221a      	movs	r2, #26
 8013c78:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8013c7a:	f000 f843 	bl	8013d04 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8013c7e:	4b02      	ldr	r3, [pc, #8]	@ (8013c88 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8013c80:	4618      	mov	r0, r3
 8013c82:	3708      	adds	r7, #8
 8013c84:	46bd      	mov	sp, r7
 8013c86:	bd80      	pop	{r7, pc}
 8013c88:	24000124 	.word	0x24000124

08013c8c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013c8c:	b580      	push	{r7, lr}
 8013c8e:	b082      	sub	sp, #8
 8013c90:	af00      	add	r7, sp, #0
 8013c92:	4603      	mov	r3, r0
 8013c94:	6039      	str	r1, [r7, #0]
 8013c96:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8013c98:	79fb      	ldrb	r3, [r7, #7]
 8013c9a:	2b00      	cmp	r3, #0
 8013c9c:	d105      	bne.n	8013caa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013c9e:	683a      	ldr	r2, [r7, #0]
 8013ca0:	4907      	ldr	r1, [pc, #28]	@ (8013cc0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8013ca2:	4808      	ldr	r0, [pc, #32]	@ (8013cc4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8013ca4:	f7ff fda6 	bl	80137f4 <USBD_GetString>
 8013ca8:	e004      	b.n	8013cb4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013caa:	683a      	ldr	r2, [r7, #0]
 8013cac:	4904      	ldr	r1, [pc, #16]	@ (8013cc0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8013cae:	4805      	ldr	r0, [pc, #20]	@ (8013cc4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8013cb0:	f7ff fda0 	bl	80137f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013cb4:	4b02      	ldr	r3, [pc, #8]	@ (8013cc0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8013cb6:	4618      	mov	r0, r3
 8013cb8:	3708      	adds	r7, #8
 8013cba:	46bd      	mov	sp, r7
 8013cbc:	bd80      	pop	{r7, pc}
 8013cbe:	bf00      	nop
 8013cc0:	240025d4 	.word	0x240025d4
 8013cc4:	08015894 	.word	0x08015894

08013cc8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013cc8:	b580      	push	{r7, lr}
 8013cca:	b082      	sub	sp, #8
 8013ccc:	af00      	add	r7, sp, #0
 8013cce:	4603      	mov	r3, r0
 8013cd0:	6039      	str	r1, [r7, #0]
 8013cd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013cd4:	79fb      	ldrb	r3, [r7, #7]
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d105      	bne.n	8013ce6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013cda:	683a      	ldr	r2, [r7, #0]
 8013cdc:	4907      	ldr	r1, [pc, #28]	@ (8013cfc <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013cde:	4808      	ldr	r0, [pc, #32]	@ (8013d00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013ce0:	f7ff fd88 	bl	80137f4 <USBD_GetString>
 8013ce4:	e004      	b.n	8013cf0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013ce6:	683a      	ldr	r2, [r7, #0]
 8013ce8:	4904      	ldr	r1, [pc, #16]	@ (8013cfc <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013cea:	4805      	ldr	r0, [pc, #20]	@ (8013d00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013cec:	f7ff fd82 	bl	80137f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013cf0:	4b02      	ldr	r3, [pc, #8]	@ (8013cfc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8013cf2:	4618      	mov	r0, r3
 8013cf4:	3708      	adds	r7, #8
 8013cf6:	46bd      	mov	sp, r7
 8013cf8:	bd80      	pop	{r7, pc}
 8013cfa:	bf00      	nop
 8013cfc:	240025d4 	.word	0x240025d4
 8013d00:	080158a0 	.word	0x080158a0

08013d04 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8013d04:	b580      	push	{r7, lr}
 8013d06:	b084      	sub	sp, #16
 8013d08:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8013d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8013d48 <Get_SerialNum+0x44>)
 8013d0c:	681b      	ldr	r3, [r3, #0]
 8013d0e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8013d10:	4b0e      	ldr	r3, [pc, #56]	@ (8013d4c <Get_SerialNum+0x48>)
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8013d16:	4b0e      	ldr	r3, [pc, #56]	@ (8013d50 <Get_SerialNum+0x4c>)
 8013d18:	681b      	ldr	r3, [r3, #0]
 8013d1a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8013d1c:	68fa      	ldr	r2, [r7, #12]
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	4413      	add	r3, r2
 8013d22:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8013d24:	68fb      	ldr	r3, [r7, #12]
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d009      	beq.n	8013d3e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8013d2a:	2208      	movs	r2, #8
 8013d2c:	4909      	ldr	r1, [pc, #36]	@ (8013d54 <Get_SerialNum+0x50>)
 8013d2e:	68f8      	ldr	r0, [r7, #12]
 8013d30:	f000 f814 	bl	8013d5c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8013d34:	2204      	movs	r2, #4
 8013d36:	4908      	ldr	r1, [pc, #32]	@ (8013d58 <Get_SerialNum+0x54>)
 8013d38:	68b8      	ldr	r0, [r7, #8]
 8013d3a:	f000 f80f 	bl	8013d5c <IntToUnicode>
  }
}
 8013d3e:	bf00      	nop
 8013d40:	3710      	adds	r7, #16
 8013d42:	46bd      	mov	sp, r7
 8013d44:	bd80      	pop	{r7, pc}
 8013d46:	bf00      	nop
 8013d48:	1ff1e800 	.word	0x1ff1e800
 8013d4c:	1ff1e804 	.word	0x1ff1e804
 8013d50:	1ff1e808 	.word	0x1ff1e808
 8013d54:	24000126 	.word	0x24000126
 8013d58:	24000136 	.word	0x24000136

08013d5c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8013d5c:	b480      	push	{r7}
 8013d5e:	b087      	sub	sp, #28
 8013d60:	af00      	add	r7, sp, #0
 8013d62:	60f8      	str	r0, [r7, #12]
 8013d64:	60b9      	str	r1, [r7, #8]
 8013d66:	4613      	mov	r3, r2
 8013d68:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8013d6a:	2300      	movs	r3, #0
 8013d6c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8013d6e:	2300      	movs	r3, #0
 8013d70:	75fb      	strb	r3, [r7, #23]
 8013d72:	e027      	b.n	8013dc4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	0f1b      	lsrs	r3, r3, #28
 8013d78:	2b09      	cmp	r3, #9
 8013d7a:	d80b      	bhi.n	8013d94 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8013d7c:	68fb      	ldr	r3, [r7, #12]
 8013d7e:	0f1b      	lsrs	r3, r3, #28
 8013d80:	b2da      	uxtb	r2, r3
 8013d82:	7dfb      	ldrb	r3, [r7, #23]
 8013d84:	005b      	lsls	r3, r3, #1
 8013d86:	4619      	mov	r1, r3
 8013d88:	68bb      	ldr	r3, [r7, #8]
 8013d8a:	440b      	add	r3, r1
 8013d8c:	3230      	adds	r2, #48	@ 0x30
 8013d8e:	b2d2      	uxtb	r2, r2
 8013d90:	701a      	strb	r2, [r3, #0]
 8013d92:	e00a      	b.n	8013daa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	0f1b      	lsrs	r3, r3, #28
 8013d98:	b2da      	uxtb	r2, r3
 8013d9a:	7dfb      	ldrb	r3, [r7, #23]
 8013d9c:	005b      	lsls	r3, r3, #1
 8013d9e:	4619      	mov	r1, r3
 8013da0:	68bb      	ldr	r3, [r7, #8]
 8013da2:	440b      	add	r3, r1
 8013da4:	3237      	adds	r2, #55	@ 0x37
 8013da6:	b2d2      	uxtb	r2, r2
 8013da8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8013daa:	68fb      	ldr	r3, [r7, #12]
 8013dac:	011b      	lsls	r3, r3, #4
 8013dae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8013db0:	7dfb      	ldrb	r3, [r7, #23]
 8013db2:	005b      	lsls	r3, r3, #1
 8013db4:	3301      	adds	r3, #1
 8013db6:	68ba      	ldr	r2, [r7, #8]
 8013db8:	4413      	add	r3, r2
 8013dba:	2200      	movs	r2, #0
 8013dbc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8013dbe:	7dfb      	ldrb	r3, [r7, #23]
 8013dc0:	3301      	adds	r3, #1
 8013dc2:	75fb      	strb	r3, [r7, #23]
 8013dc4:	7dfa      	ldrb	r2, [r7, #23]
 8013dc6:	79fb      	ldrb	r3, [r7, #7]
 8013dc8:	429a      	cmp	r2, r3
 8013dca:	d3d3      	bcc.n	8013d74 <IntToUnicode+0x18>
  }
}
 8013dcc:	bf00      	nop
 8013dce:	bf00      	nop
 8013dd0:	371c      	adds	r7, #28
 8013dd2:	46bd      	mov	sp, r7
 8013dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dd8:	4770      	bx	lr
	...

08013ddc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8013ddc:	b580      	push	{r7, lr}
 8013dde:	b0ba      	sub	sp, #232	@ 0xe8
 8013de0:	af00      	add	r7, sp, #0
 8013de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013de4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8013de8:	2200      	movs	r2, #0
 8013dea:	601a      	str	r2, [r3, #0]
 8013dec:	605a      	str	r2, [r3, #4]
 8013dee:	609a      	str	r2, [r3, #8]
 8013df0:	60da      	str	r2, [r3, #12]
 8013df2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8013df4:	f107 0310 	add.w	r3, r7, #16
 8013df8:	22c0      	movs	r2, #192	@ 0xc0
 8013dfa:	2100      	movs	r1, #0
 8013dfc:	4618      	mov	r0, r3
 8013dfe:	f000 fc55 	bl	80146ac <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	681b      	ldr	r3, [r3, #0]
 8013e06:	4a34      	ldr	r2, [pc, #208]	@ (8013ed8 <HAL_PCD_MspInit+0xfc>)
 8013e08:	4293      	cmp	r3, r2
 8013e0a:	d161      	bne.n	8013ed0 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8013e0c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8013e10:	f04f 0300 	mov.w	r3, #0
 8013e14:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8013e18:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8013e1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8013e20:	f107 0310 	add.w	r3, r7, #16
 8013e24:	4618      	mov	r0, r3
 8013e26:	f7f7 fa67 	bl	800b2f8 <HAL_RCCEx_PeriphCLKConfig>
 8013e2a:	4603      	mov	r3, r0
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	d001      	beq.n	8013e34 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8013e30:	f7ed ff8a 	bl	8001d48 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8013e34:	f7f6 fa6a 	bl	800a30c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8013e38:	4b28      	ldr	r3, [pc, #160]	@ (8013edc <HAL_PCD_MspInit+0x100>)
 8013e3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013e3e:	4a27      	ldr	r2, [pc, #156]	@ (8013edc <HAL_PCD_MspInit+0x100>)
 8013e40:	f043 0301 	orr.w	r3, r3, #1
 8013e44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8013e48:	4b24      	ldr	r3, [pc, #144]	@ (8013edc <HAL_PCD_MspInit+0x100>)
 8013e4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013e4e:	f003 0301 	and.w	r3, r3, #1
 8013e52:	60fb      	str	r3, [r7, #12]
 8013e54:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8013e56:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8013e5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013e5e:	2302      	movs	r3, #2
 8013e60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013e64:	2300      	movs	r3, #0
 8013e66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8013e6a:	2302      	movs	r3, #2
 8013e6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8013e70:	230a      	movs	r3, #10
 8013e72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8013e76:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8013e7a:	4619      	mov	r1, r3
 8013e7c:	4818      	ldr	r0, [pc, #96]	@ (8013ee0 <HAL_PCD_MspInit+0x104>)
 8013e7e:	f7f3 f881 	bl	8006f84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8013e82:	4b16      	ldr	r3, [pc, #88]	@ (8013edc <HAL_PCD_MspInit+0x100>)
 8013e84:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8013e88:	4a14      	ldr	r2, [pc, #80]	@ (8013edc <HAL_PCD_MspInit+0x100>)
 8013e8a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8013e8e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8013e92:	4b12      	ldr	r3, [pc, #72]	@ (8013edc <HAL_PCD_MspInit+0x100>)
 8013e94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8013e98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013e9c:	60bb      	str	r3, [r7, #8]
 8013e9e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 8013ea0:	2200      	movs	r2, #0
 8013ea2:	2105      	movs	r1, #5
 8013ea4:	2062      	movs	r0, #98	@ 0x62
 8013ea6:	f7f0 f96a 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 8013eaa:	2062      	movs	r0, #98	@ 0x62
 8013eac:	f7f0 f981 	bl	80041b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 8013eb0:	2200      	movs	r2, #0
 8013eb2:	2105      	movs	r1, #5
 8013eb4:	2063      	movs	r0, #99	@ 0x63
 8013eb6:	f7f0 f962 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 8013eba:	2063      	movs	r0, #99	@ 0x63
 8013ebc:	f7f0 f979 	bl	80041b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8013ec0:	2200      	movs	r2, #0
 8013ec2:	2105      	movs	r1, #5
 8013ec4:	2065      	movs	r0, #101	@ 0x65
 8013ec6:	f7f0 f95a 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8013eca:	2065      	movs	r0, #101	@ 0x65
 8013ecc:	f7f0 f971 	bl	80041b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8013ed0:	bf00      	nop
 8013ed2:	37e8      	adds	r7, #232	@ 0xe8
 8013ed4:	46bd      	mov	sp, r7
 8013ed6:	bd80      	pop	{r7, pc}
 8013ed8:	40080000 	.word	0x40080000
 8013edc:	58024400 	.word	0x58024400
 8013ee0:	58020000 	.word	0x58020000

08013ee4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013ee4:	b580      	push	{r7, lr}
 8013ee6:	b082      	sub	sp, #8
 8013ee8:	af00      	add	r7, sp, #0
 8013eea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8013ef8:	4619      	mov	r1, r3
 8013efa:	4610      	mov	r0, r2
 8013efc:	f7fe faed 	bl	80124da <USBD_LL_SetupStage>
}
 8013f00:	bf00      	nop
 8013f02:	3708      	adds	r7, #8
 8013f04:	46bd      	mov	sp, r7
 8013f06:	bd80      	pop	{r7, pc}

08013f08 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013f08:	b580      	push	{r7, lr}
 8013f0a:	b082      	sub	sp, #8
 8013f0c:	af00      	add	r7, sp, #0
 8013f0e:	6078      	str	r0, [r7, #4]
 8013f10:	460b      	mov	r3, r1
 8013f12:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8013f1a:	78fa      	ldrb	r2, [r7, #3]
 8013f1c:	6879      	ldr	r1, [r7, #4]
 8013f1e:	4613      	mov	r3, r2
 8013f20:	00db      	lsls	r3, r3, #3
 8013f22:	4413      	add	r3, r2
 8013f24:	009b      	lsls	r3, r3, #2
 8013f26:	440b      	add	r3, r1
 8013f28:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8013f2c:	681a      	ldr	r2, [r3, #0]
 8013f2e:	78fb      	ldrb	r3, [r7, #3]
 8013f30:	4619      	mov	r1, r3
 8013f32:	f7fe fb27 	bl	8012584 <USBD_LL_DataOutStage>
}
 8013f36:	bf00      	nop
 8013f38:	3708      	adds	r7, #8
 8013f3a:	46bd      	mov	sp, r7
 8013f3c:	bd80      	pop	{r7, pc}

08013f3e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013f3e:	b580      	push	{r7, lr}
 8013f40:	b082      	sub	sp, #8
 8013f42:	af00      	add	r7, sp, #0
 8013f44:	6078      	str	r0, [r7, #4]
 8013f46:	460b      	mov	r3, r1
 8013f48:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8013f50:	78fa      	ldrb	r2, [r7, #3]
 8013f52:	6879      	ldr	r1, [r7, #4]
 8013f54:	4613      	mov	r3, r2
 8013f56:	00db      	lsls	r3, r3, #3
 8013f58:	4413      	add	r3, r2
 8013f5a:	009b      	lsls	r3, r3, #2
 8013f5c:	440b      	add	r3, r1
 8013f5e:	3320      	adds	r3, #32
 8013f60:	681a      	ldr	r2, [r3, #0]
 8013f62:	78fb      	ldrb	r3, [r7, #3]
 8013f64:	4619      	mov	r1, r3
 8013f66:	f7fe fbc0 	bl	80126ea <USBD_LL_DataInStage>
}
 8013f6a:	bf00      	nop
 8013f6c:	3708      	adds	r7, #8
 8013f6e:	46bd      	mov	sp, r7
 8013f70:	bd80      	pop	{r7, pc}

08013f72 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013f72:	b580      	push	{r7, lr}
 8013f74:	b082      	sub	sp, #8
 8013f76:	af00      	add	r7, sp, #0
 8013f78:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013f80:	4618      	mov	r0, r3
 8013f82:	f7fe fcfa 	bl	801297a <USBD_LL_SOF>
}
 8013f86:	bf00      	nop
 8013f88:	3708      	adds	r7, #8
 8013f8a:	46bd      	mov	sp, r7
 8013f8c:	bd80      	pop	{r7, pc}

08013f8e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013f8e:	b580      	push	{r7, lr}
 8013f90:	b084      	sub	sp, #16
 8013f92:	af00      	add	r7, sp, #0
 8013f94:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8013f96:	2301      	movs	r3, #1
 8013f98:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	79db      	ldrb	r3, [r3, #7]
 8013f9e:	2b00      	cmp	r3, #0
 8013fa0:	d102      	bne.n	8013fa8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8013fa2:	2300      	movs	r3, #0
 8013fa4:	73fb      	strb	r3, [r7, #15]
 8013fa6:	e008      	b.n	8013fba <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	79db      	ldrb	r3, [r3, #7]
 8013fac:	2b02      	cmp	r3, #2
 8013fae:	d102      	bne.n	8013fb6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8013fb0:	2301      	movs	r3, #1
 8013fb2:	73fb      	strb	r3, [r7, #15]
 8013fb4:	e001      	b.n	8013fba <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8013fb6:	f7ed fec7 	bl	8001d48 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013fc0:	7bfa      	ldrb	r2, [r7, #15]
 8013fc2:	4611      	mov	r1, r2
 8013fc4:	4618      	mov	r0, r3
 8013fc6:	f7fe fc94 	bl	80128f2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013fd0:	4618      	mov	r0, r3
 8013fd2:	f7fe fc3c 	bl	801284e <USBD_LL_Reset>
}
 8013fd6:	bf00      	nop
 8013fd8:	3710      	adds	r7, #16
 8013fda:	46bd      	mov	sp, r7
 8013fdc:	bd80      	pop	{r7, pc}
	...

08013fe0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013fe0:	b580      	push	{r7, lr}
 8013fe2:	b082      	sub	sp, #8
 8013fe4:	af00      	add	r7, sp, #0
 8013fe6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013fee:	4618      	mov	r0, r3
 8013ff0:	f7fe fc8f 	bl	8012912 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	681b      	ldr	r3, [r3, #0]
 8013ff8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8013ffc:	681b      	ldr	r3, [r3, #0]
 8013ffe:	687a      	ldr	r2, [r7, #4]
 8014000:	6812      	ldr	r2, [r2, #0]
 8014002:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014006:	f043 0301 	orr.w	r3, r3, #1
 801400a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	7adb      	ldrb	r3, [r3, #11]
 8014010:	2b00      	cmp	r3, #0
 8014012:	d005      	beq.n	8014020 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014014:	4b04      	ldr	r3, [pc, #16]	@ (8014028 <HAL_PCD_SuspendCallback+0x48>)
 8014016:	691b      	ldr	r3, [r3, #16]
 8014018:	4a03      	ldr	r2, [pc, #12]	@ (8014028 <HAL_PCD_SuspendCallback+0x48>)
 801401a:	f043 0306 	orr.w	r3, r3, #6
 801401e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8014020:	bf00      	nop
 8014022:	3708      	adds	r7, #8
 8014024:	46bd      	mov	sp, r7
 8014026:	bd80      	pop	{r7, pc}
 8014028:	e000ed00 	.word	0xe000ed00

0801402c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801402c:	b580      	push	{r7, lr}
 801402e:	b082      	sub	sp, #8
 8014030:	af00      	add	r7, sp, #0
 8014032:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801403a:	4618      	mov	r0, r3
 801403c:	f7fe fc85 	bl	801294a <USBD_LL_Resume>
}
 8014040:	bf00      	nop
 8014042:	3708      	adds	r7, #8
 8014044:	46bd      	mov	sp, r7
 8014046:	bd80      	pop	{r7, pc}

08014048 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014048:	b580      	push	{r7, lr}
 801404a:	b082      	sub	sp, #8
 801404c:	af00      	add	r7, sp, #0
 801404e:	6078      	str	r0, [r7, #4]
 8014050:	460b      	mov	r3, r1
 8014052:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801405a:	78fa      	ldrb	r2, [r7, #3]
 801405c:	4611      	mov	r1, r2
 801405e:	4618      	mov	r0, r3
 8014060:	f7fe fcdd 	bl	8012a1e <USBD_LL_IsoOUTIncomplete>
}
 8014064:	bf00      	nop
 8014066:	3708      	adds	r7, #8
 8014068:	46bd      	mov	sp, r7
 801406a:	bd80      	pop	{r7, pc}

0801406c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801406c:	b580      	push	{r7, lr}
 801406e:	b082      	sub	sp, #8
 8014070:	af00      	add	r7, sp, #0
 8014072:	6078      	str	r0, [r7, #4]
 8014074:	460b      	mov	r3, r1
 8014076:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014078:	687b      	ldr	r3, [r7, #4]
 801407a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801407e:	78fa      	ldrb	r2, [r7, #3]
 8014080:	4611      	mov	r1, r2
 8014082:	4618      	mov	r0, r3
 8014084:	f7fe fc99 	bl	80129ba <USBD_LL_IsoINIncomplete>
}
 8014088:	bf00      	nop
 801408a:	3708      	adds	r7, #8
 801408c:	46bd      	mov	sp, r7
 801408e:	bd80      	pop	{r7, pc}

08014090 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014090:	b580      	push	{r7, lr}
 8014092:	b082      	sub	sp, #8
 8014094:	af00      	add	r7, sp, #0
 8014096:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801409e:	4618      	mov	r0, r3
 80140a0:	f7fe fcef 	bl	8012a82 <USBD_LL_DevConnected>
}
 80140a4:	bf00      	nop
 80140a6:	3708      	adds	r7, #8
 80140a8:	46bd      	mov	sp, r7
 80140aa:	bd80      	pop	{r7, pc}

080140ac <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80140ac:	b580      	push	{r7, lr}
 80140ae:	b082      	sub	sp, #8
 80140b0:	af00      	add	r7, sp, #0
 80140b2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80140b4:	687b      	ldr	r3, [r7, #4]
 80140b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80140ba:	4618      	mov	r0, r3
 80140bc:	f7fe fcec 	bl	8012a98 <USBD_LL_DevDisconnected>
}
 80140c0:	bf00      	nop
 80140c2:	3708      	adds	r7, #8
 80140c4:	46bd      	mov	sp, r7
 80140c6:	bd80      	pop	{r7, pc}

080140c8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80140c8:	b580      	push	{r7, lr}
 80140ca:	b082      	sub	sp, #8
 80140cc:	af00      	add	r7, sp, #0
 80140ce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	781b      	ldrb	r3, [r3, #0]
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d13e      	bne.n	8014156 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80140d8:	4a21      	ldr	r2, [pc, #132]	@ (8014160 <USBD_LL_Init+0x98>)
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	4a1f      	ldr	r2, [pc, #124]	@ (8014160 <USBD_LL_Init+0x98>)
 80140e4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80140e8:	4b1d      	ldr	r3, [pc, #116]	@ (8014160 <USBD_LL_Init+0x98>)
 80140ea:	4a1e      	ldr	r2, [pc, #120]	@ (8014164 <USBD_LL_Init+0x9c>)
 80140ec:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80140ee:	4b1c      	ldr	r3, [pc, #112]	@ (8014160 <USBD_LL_Init+0x98>)
 80140f0:	2209      	movs	r2, #9
 80140f2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80140f4:	4b1a      	ldr	r3, [pc, #104]	@ (8014160 <USBD_LL_Init+0x98>)
 80140f6:	2202      	movs	r2, #2
 80140f8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80140fa:	4b19      	ldr	r3, [pc, #100]	@ (8014160 <USBD_LL_Init+0x98>)
 80140fc:	2200      	movs	r2, #0
 80140fe:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8014100:	4b17      	ldr	r3, [pc, #92]	@ (8014160 <USBD_LL_Init+0x98>)
 8014102:	2202      	movs	r2, #2
 8014104:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8014106:	4b16      	ldr	r3, [pc, #88]	@ (8014160 <USBD_LL_Init+0x98>)
 8014108:	2200      	movs	r2, #0
 801410a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801410c:	4b14      	ldr	r3, [pc, #80]	@ (8014160 <USBD_LL_Init+0x98>)
 801410e:	2200      	movs	r2, #0
 8014110:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8014112:	4b13      	ldr	r3, [pc, #76]	@ (8014160 <USBD_LL_Init+0x98>)
 8014114:	2200      	movs	r2, #0
 8014116:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8014118:	4b11      	ldr	r3, [pc, #68]	@ (8014160 <USBD_LL_Init+0x98>)
 801411a:	2200      	movs	r2, #0
 801411c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801411e:	4b10      	ldr	r3, [pc, #64]	@ (8014160 <USBD_LL_Init+0x98>)
 8014120:	2200      	movs	r2, #0
 8014122:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8014124:	4b0e      	ldr	r3, [pc, #56]	@ (8014160 <USBD_LL_Init+0x98>)
 8014126:	2200      	movs	r2, #0
 8014128:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801412a:	480d      	ldr	r0, [pc, #52]	@ (8014160 <USBD_LL_Init+0x98>)
 801412c:	f7f4 fe13 	bl	8008d56 <HAL_PCD_Init>
 8014130:	4603      	mov	r3, r0
 8014132:	2b00      	cmp	r3, #0
 8014134:	d001      	beq.n	801413a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8014136:	f7ed fe07 	bl	8001d48 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801413a:	2180      	movs	r1, #128	@ 0x80
 801413c:	4808      	ldr	r0, [pc, #32]	@ (8014160 <USBD_LL_Init+0x98>)
 801413e:	f7f6 f86a 	bl	800a216 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8014142:	2240      	movs	r2, #64	@ 0x40
 8014144:	2100      	movs	r1, #0
 8014146:	4806      	ldr	r0, [pc, #24]	@ (8014160 <USBD_LL_Init+0x98>)
 8014148:	f7f6 f81e 	bl	800a188 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801414c:	2280      	movs	r2, #128	@ 0x80
 801414e:	2101      	movs	r1, #1
 8014150:	4803      	ldr	r0, [pc, #12]	@ (8014160 <USBD_LL_Init+0x98>)
 8014152:	f7f6 f819 	bl	800a188 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8014156:	2300      	movs	r3, #0
}
 8014158:	4618      	mov	r0, r3
 801415a:	3708      	adds	r7, #8
 801415c:	46bd      	mov	sp, r7
 801415e:	bd80      	pop	{r7, pc}
 8014160:	240027d4 	.word	0x240027d4
 8014164:	40080000 	.word	0x40080000

08014168 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8014168:	b580      	push	{r7, lr}
 801416a:	b084      	sub	sp, #16
 801416c:	af00      	add	r7, sp, #0
 801416e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014170:	2300      	movs	r3, #0
 8014172:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014174:	2300      	movs	r3, #0
 8014176:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801417e:	4618      	mov	r0, r3
 8014180:	f7f4 fef5 	bl	8008f6e <HAL_PCD_Start>
 8014184:	4603      	mov	r3, r0
 8014186:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014188:	7bfb      	ldrb	r3, [r7, #15]
 801418a:	4618      	mov	r0, r3
 801418c:	f000 f942 	bl	8014414 <USBD_Get_USB_Status>
 8014190:	4603      	mov	r3, r0
 8014192:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014194:	7bbb      	ldrb	r3, [r7, #14]
}
 8014196:	4618      	mov	r0, r3
 8014198:	3710      	adds	r7, #16
 801419a:	46bd      	mov	sp, r7
 801419c:	bd80      	pop	{r7, pc}

0801419e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801419e:	b580      	push	{r7, lr}
 80141a0:	b084      	sub	sp, #16
 80141a2:	af00      	add	r7, sp, #0
 80141a4:	6078      	str	r0, [r7, #4]
 80141a6:	4608      	mov	r0, r1
 80141a8:	4611      	mov	r1, r2
 80141aa:	461a      	mov	r2, r3
 80141ac:	4603      	mov	r3, r0
 80141ae:	70fb      	strb	r3, [r7, #3]
 80141b0:	460b      	mov	r3, r1
 80141b2:	70bb      	strb	r3, [r7, #2]
 80141b4:	4613      	mov	r3, r2
 80141b6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80141b8:	2300      	movs	r3, #0
 80141ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80141bc:	2300      	movs	r3, #0
 80141be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80141c6:	78bb      	ldrb	r3, [r7, #2]
 80141c8:	883a      	ldrh	r2, [r7, #0]
 80141ca:	78f9      	ldrb	r1, [r7, #3]
 80141cc:	f7f5 fbf6 	bl	80099bc <HAL_PCD_EP_Open>
 80141d0:	4603      	mov	r3, r0
 80141d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80141d4:	7bfb      	ldrb	r3, [r7, #15]
 80141d6:	4618      	mov	r0, r3
 80141d8:	f000 f91c 	bl	8014414 <USBD_Get_USB_Status>
 80141dc:	4603      	mov	r3, r0
 80141de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80141e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80141e2:	4618      	mov	r0, r3
 80141e4:	3710      	adds	r7, #16
 80141e6:	46bd      	mov	sp, r7
 80141e8:	bd80      	pop	{r7, pc}

080141ea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80141ea:	b580      	push	{r7, lr}
 80141ec:	b084      	sub	sp, #16
 80141ee:	af00      	add	r7, sp, #0
 80141f0:	6078      	str	r0, [r7, #4]
 80141f2:	460b      	mov	r3, r1
 80141f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80141f6:	2300      	movs	r3, #0
 80141f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80141fa:	2300      	movs	r3, #0
 80141fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014204:	78fa      	ldrb	r2, [r7, #3]
 8014206:	4611      	mov	r1, r2
 8014208:	4618      	mov	r0, r3
 801420a:	f7f5 fc41 	bl	8009a90 <HAL_PCD_EP_Close>
 801420e:	4603      	mov	r3, r0
 8014210:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014212:	7bfb      	ldrb	r3, [r7, #15]
 8014214:	4618      	mov	r0, r3
 8014216:	f000 f8fd 	bl	8014414 <USBD_Get_USB_Status>
 801421a:	4603      	mov	r3, r0
 801421c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801421e:	7bbb      	ldrb	r3, [r7, #14]
}
 8014220:	4618      	mov	r0, r3
 8014222:	3710      	adds	r7, #16
 8014224:	46bd      	mov	sp, r7
 8014226:	bd80      	pop	{r7, pc}

08014228 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014228:	b580      	push	{r7, lr}
 801422a:	b084      	sub	sp, #16
 801422c:	af00      	add	r7, sp, #0
 801422e:	6078      	str	r0, [r7, #4]
 8014230:	460b      	mov	r3, r1
 8014232:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014234:	2300      	movs	r3, #0
 8014236:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014238:	2300      	movs	r3, #0
 801423a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014242:	78fa      	ldrb	r2, [r7, #3]
 8014244:	4611      	mov	r1, r2
 8014246:	4618      	mov	r0, r3
 8014248:	f7f5 fcf9 	bl	8009c3e <HAL_PCD_EP_SetStall>
 801424c:	4603      	mov	r3, r0
 801424e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014250:	7bfb      	ldrb	r3, [r7, #15]
 8014252:	4618      	mov	r0, r3
 8014254:	f000 f8de 	bl	8014414 <USBD_Get_USB_Status>
 8014258:	4603      	mov	r3, r0
 801425a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801425c:	7bbb      	ldrb	r3, [r7, #14]
}
 801425e:	4618      	mov	r0, r3
 8014260:	3710      	adds	r7, #16
 8014262:	46bd      	mov	sp, r7
 8014264:	bd80      	pop	{r7, pc}

08014266 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014266:	b580      	push	{r7, lr}
 8014268:	b084      	sub	sp, #16
 801426a:	af00      	add	r7, sp, #0
 801426c:	6078      	str	r0, [r7, #4]
 801426e:	460b      	mov	r3, r1
 8014270:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014272:	2300      	movs	r3, #0
 8014274:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014276:	2300      	movs	r3, #0
 8014278:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014280:	78fa      	ldrb	r2, [r7, #3]
 8014282:	4611      	mov	r1, r2
 8014284:	4618      	mov	r0, r3
 8014286:	f7f5 fd3d 	bl	8009d04 <HAL_PCD_EP_ClrStall>
 801428a:	4603      	mov	r3, r0
 801428c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801428e:	7bfb      	ldrb	r3, [r7, #15]
 8014290:	4618      	mov	r0, r3
 8014292:	f000 f8bf 	bl	8014414 <USBD_Get_USB_Status>
 8014296:	4603      	mov	r3, r0
 8014298:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801429a:	7bbb      	ldrb	r3, [r7, #14]
}
 801429c:	4618      	mov	r0, r3
 801429e:	3710      	adds	r7, #16
 80142a0:	46bd      	mov	sp, r7
 80142a2:	bd80      	pop	{r7, pc}

080142a4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80142a4:	b480      	push	{r7}
 80142a6:	b085      	sub	sp, #20
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	6078      	str	r0, [r7, #4]
 80142ac:	460b      	mov	r3, r1
 80142ae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80142b6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80142b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80142bc:	2b00      	cmp	r3, #0
 80142be:	da0b      	bge.n	80142d8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80142c0:	78fb      	ldrb	r3, [r7, #3]
 80142c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80142c6:	68f9      	ldr	r1, [r7, #12]
 80142c8:	4613      	mov	r3, r2
 80142ca:	00db      	lsls	r3, r3, #3
 80142cc:	4413      	add	r3, r2
 80142ce:	009b      	lsls	r3, r3, #2
 80142d0:	440b      	add	r3, r1
 80142d2:	3316      	adds	r3, #22
 80142d4:	781b      	ldrb	r3, [r3, #0]
 80142d6:	e00b      	b.n	80142f0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80142d8:	78fb      	ldrb	r3, [r7, #3]
 80142da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80142de:	68f9      	ldr	r1, [r7, #12]
 80142e0:	4613      	mov	r3, r2
 80142e2:	00db      	lsls	r3, r3, #3
 80142e4:	4413      	add	r3, r2
 80142e6:	009b      	lsls	r3, r3, #2
 80142e8:	440b      	add	r3, r1
 80142ea:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80142ee:	781b      	ldrb	r3, [r3, #0]
  }
}
 80142f0:	4618      	mov	r0, r3
 80142f2:	3714      	adds	r7, #20
 80142f4:	46bd      	mov	sp, r7
 80142f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142fa:	4770      	bx	lr

080142fc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80142fc:	b580      	push	{r7, lr}
 80142fe:	b084      	sub	sp, #16
 8014300:	af00      	add	r7, sp, #0
 8014302:	6078      	str	r0, [r7, #4]
 8014304:	460b      	mov	r3, r1
 8014306:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014308:	2300      	movs	r3, #0
 801430a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801430c:	2300      	movs	r3, #0
 801430e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014316:	78fa      	ldrb	r2, [r7, #3]
 8014318:	4611      	mov	r1, r2
 801431a:	4618      	mov	r0, r3
 801431c:	f7f5 fb2a 	bl	8009974 <HAL_PCD_SetAddress>
 8014320:	4603      	mov	r3, r0
 8014322:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014324:	7bfb      	ldrb	r3, [r7, #15]
 8014326:	4618      	mov	r0, r3
 8014328:	f000 f874 	bl	8014414 <USBD_Get_USB_Status>
 801432c:	4603      	mov	r3, r0
 801432e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014330:	7bbb      	ldrb	r3, [r7, #14]
}
 8014332:	4618      	mov	r0, r3
 8014334:	3710      	adds	r7, #16
 8014336:	46bd      	mov	sp, r7
 8014338:	bd80      	pop	{r7, pc}

0801433a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801433a:	b580      	push	{r7, lr}
 801433c:	b086      	sub	sp, #24
 801433e:	af00      	add	r7, sp, #0
 8014340:	60f8      	str	r0, [r7, #12]
 8014342:	607a      	str	r2, [r7, #4]
 8014344:	603b      	str	r3, [r7, #0]
 8014346:	460b      	mov	r3, r1
 8014348:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801434a:	2300      	movs	r3, #0
 801434c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801434e:	2300      	movs	r3, #0
 8014350:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014352:	68fb      	ldr	r3, [r7, #12]
 8014354:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014358:	7af9      	ldrb	r1, [r7, #11]
 801435a:	683b      	ldr	r3, [r7, #0]
 801435c:	687a      	ldr	r2, [r7, #4]
 801435e:	f7f5 fc34 	bl	8009bca <HAL_PCD_EP_Transmit>
 8014362:	4603      	mov	r3, r0
 8014364:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014366:	7dfb      	ldrb	r3, [r7, #23]
 8014368:	4618      	mov	r0, r3
 801436a:	f000 f853 	bl	8014414 <USBD_Get_USB_Status>
 801436e:	4603      	mov	r3, r0
 8014370:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014372:	7dbb      	ldrb	r3, [r7, #22]
}
 8014374:	4618      	mov	r0, r3
 8014376:	3718      	adds	r7, #24
 8014378:	46bd      	mov	sp, r7
 801437a:	bd80      	pop	{r7, pc}

0801437c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801437c:	b580      	push	{r7, lr}
 801437e:	b086      	sub	sp, #24
 8014380:	af00      	add	r7, sp, #0
 8014382:	60f8      	str	r0, [r7, #12]
 8014384:	607a      	str	r2, [r7, #4]
 8014386:	603b      	str	r3, [r7, #0]
 8014388:	460b      	mov	r3, r1
 801438a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801438c:	2300      	movs	r3, #0
 801438e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014390:	2300      	movs	r3, #0
 8014392:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801439a:	7af9      	ldrb	r1, [r7, #11]
 801439c:	683b      	ldr	r3, [r7, #0]
 801439e:	687a      	ldr	r2, [r7, #4]
 80143a0:	f7f5 fbc0 	bl	8009b24 <HAL_PCD_EP_Receive>
 80143a4:	4603      	mov	r3, r0
 80143a6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80143a8:	7dfb      	ldrb	r3, [r7, #23]
 80143aa:	4618      	mov	r0, r3
 80143ac:	f000 f832 	bl	8014414 <USBD_Get_USB_Status>
 80143b0:	4603      	mov	r3, r0
 80143b2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80143b4:	7dbb      	ldrb	r3, [r7, #22]
}
 80143b6:	4618      	mov	r0, r3
 80143b8:	3718      	adds	r7, #24
 80143ba:	46bd      	mov	sp, r7
 80143bc:	bd80      	pop	{r7, pc}

080143be <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80143be:	b580      	push	{r7, lr}
 80143c0:	b082      	sub	sp, #8
 80143c2:	af00      	add	r7, sp, #0
 80143c4:	6078      	str	r0, [r7, #4]
 80143c6:	460b      	mov	r3, r1
 80143c8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80143ca:	687b      	ldr	r3, [r7, #4]
 80143cc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80143d0:	78fa      	ldrb	r2, [r7, #3]
 80143d2:	4611      	mov	r1, r2
 80143d4:	4618      	mov	r0, r3
 80143d6:	f7f5 fbe0 	bl	8009b9a <HAL_PCD_EP_GetRxCount>
 80143da:	4603      	mov	r3, r0
}
 80143dc:	4618      	mov	r0, r3
 80143de:	3708      	adds	r7, #8
 80143e0:	46bd      	mov	sp, r7
 80143e2:	bd80      	pop	{r7, pc}

080143e4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80143e4:	b480      	push	{r7}
 80143e6:	b083      	sub	sp, #12
 80143e8:	af00      	add	r7, sp, #0
 80143ea:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80143ec:	4b03      	ldr	r3, [pc, #12]	@ (80143fc <USBD_static_malloc+0x18>)
}
 80143ee:	4618      	mov	r0, r3
 80143f0:	370c      	adds	r7, #12
 80143f2:	46bd      	mov	sp, r7
 80143f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143f8:	4770      	bx	lr
 80143fa:	bf00      	nop
 80143fc:	24002cb8 	.word	0x24002cb8

08014400 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8014400:	b480      	push	{r7}
 8014402:	b083      	sub	sp, #12
 8014404:	af00      	add	r7, sp, #0
 8014406:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8014408:	bf00      	nop
 801440a:	370c      	adds	r7, #12
 801440c:	46bd      	mov	sp, r7
 801440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014412:	4770      	bx	lr

08014414 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014414:	b480      	push	{r7}
 8014416:	b085      	sub	sp, #20
 8014418:	af00      	add	r7, sp, #0
 801441a:	4603      	mov	r3, r0
 801441c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801441e:	2300      	movs	r3, #0
 8014420:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8014422:	79fb      	ldrb	r3, [r7, #7]
 8014424:	2b03      	cmp	r3, #3
 8014426:	d817      	bhi.n	8014458 <USBD_Get_USB_Status+0x44>
 8014428:	a201      	add	r2, pc, #4	@ (adr r2, 8014430 <USBD_Get_USB_Status+0x1c>)
 801442a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801442e:	bf00      	nop
 8014430:	08014441 	.word	0x08014441
 8014434:	08014447 	.word	0x08014447
 8014438:	0801444d 	.word	0x0801444d
 801443c:	08014453 	.word	0x08014453
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8014440:	2300      	movs	r3, #0
 8014442:	73fb      	strb	r3, [r7, #15]
    break;
 8014444:	e00b      	b.n	801445e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014446:	2303      	movs	r3, #3
 8014448:	73fb      	strb	r3, [r7, #15]
    break;
 801444a:	e008      	b.n	801445e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801444c:	2301      	movs	r3, #1
 801444e:	73fb      	strb	r3, [r7, #15]
    break;
 8014450:	e005      	b.n	801445e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014452:	2303      	movs	r3, #3
 8014454:	73fb      	strb	r3, [r7, #15]
    break;
 8014456:	e002      	b.n	801445e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8014458:	2303      	movs	r3, #3
 801445a:	73fb      	strb	r3, [r7, #15]
    break;
 801445c:	bf00      	nop
  }
  return usb_status;
 801445e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014460:	4618      	mov	r0, r3
 8014462:	3714      	adds	r7, #20
 8014464:	46bd      	mov	sp, r7
 8014466:	f85d 7b04 	ldr.w	r7, [sp], #4
 801446a:	4770      	bx	lr

0801446c <atol>:
 801446c:	220a      	movs	r2, #10
 801446e:	2100      	movs	r1, #0
 8014470:	f000 b87a 	b.w	8014568 <strtol>

08014474 <_strtol_l.isra.0>:
 8014474:	2b24      	cmp	r3, #36	@ 0x24
 8014476:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801447a:	4686      	mov	lr, r0
 801447c:	4690      	mov	r8, r2
 801447e:	d801      	bhi.n	8014484 <_strtol_l.isra.0+0x10>
 8014480:	2b01      	cmp	r3, #1
 8014482:	d106      	bne.n	8014492 <_strtol_l.isra.0+0x1e>
 8014484:	f000 f928 	bl	80146d8 <__errno>
 8014488:	2316      	movs	r3, #22
 801448a:	6003      	str	r3, [r0, #0]
 801448c:	2000      	movs	r0, #0
 801448e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014492:	4834      	ldr	r0, [pc, #208]	@ (8014564 <_strtol_l.isra.0+0xf0>)
 8014494:	460d      	mov	r5, r1
 8014496:	462a      	mov	r2, r5
 8014498:	f815 4b01 	ldrb.w	r4, [r5], #1
 801449c:	5d06      	ldrb	r6, [r0, r4]
 801449e:	f016 0608 	ands.w	r6, r6, #8
 80144a2:	d1f8      	bne.n	8014496 <_strtol_l.isra.0+0x22>
 80144a4:	2c2d      	cmp	r4, #45	@ 0x2d
 80144a6:	d110      	bne.n	80144ca <_strtol_l.isra.0+0x56>
 80144a8:	782c      	ldrb	r4, [r5, #0]
 80144aa:	2601      	movs	r6, #1
 80144ac:	1c95      	adds	r5, r2, #2
 80144ae:	f033 0210 	bics.w	r2, r3, #16
 80144b2:	d115      	bne.n	80144e0 <_strtol_l.isra.0+0x6c>
 80144b4:	2c30      	cmp	r4, #48	@ 0x30
 80144b6:	d10d      	bne.n	80144d4 <_strtol_l.isra.0+0x60>
 80144b8:	782a      	ldrb	r2, [r5, #0]
 80144ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80144be:	2a58      	cmp	r2, #88	@ 0x58
 80144c0:	d108      	bne.n	80144d4 <_strtol_l.isra.0+0x60>
 80144c2:	786c      	ldrb	r4, [r5, #1]
 80144c4:	3502      	adds	r5, #2
 80144c6:	2310      	movs	r3, #16
 80144c8:	e00a      	b.n	80144e0 <_strtol_l.isra.0+0x6c>
 80144ca:	2c2b      	cmp	r4, #43	@ 0x2b
 80144cc:	bf04      	itt	eq
 80144ce:	782c      	ldrbeq	r4, [r5, #0]
 80144d0:	1c95      	addeq	r5, r2, #2
 80144d2:	e7ec      	b.n	80144ae <_strtol_l.isra.0+0x3a>
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d1f6      	bne.n	80144c6 <_strtol_l.isra.0+0x52>
 80144d8:	2c30      	cmp	r4, #48	@ 0x30
 80144da:	bf14      	ite	ne
 80144dc:	230a      	movne	r3, #10
 80144de:	2308      	moveq	r3, #8
 80144e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80144e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80144e8:	2200      	movs	r2, #0
 80144ea:	fbbc f9f3 	udiv	r9, ip, r3
 80144ee:	4610      	mov	r0, r2
 80144f0:	fb03 ca19 	mls	sl, r3, r9, ip
 80144f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80144f8:	2f09      	cmp	r7, #9
 80144fa:	d80f      	bhi.n	801451c <_strtol_l.isra.0+0xa8>
 80144fc:	463c      	mov	r4, r7
 80144fe:	42a3      	cmp	r3, r4
 8014500:	dd1b      	ble.n	801453a <_strtol_l.isra.0+0xc6>
 8014502:	1c57      	adds	r7, r2, #1
 8014504:	d007      	beq.n	8014516 <_strtol_l.isra.0+0xa2>
 8014506:	4581      	cmp	r9, r0
 8014508:	d314      	bcc.n	8014534 <_strtol_l.isra.0+0xc0>
 801450a:	d101      	bne.n	8014510 <_strtol_l.isra.0+0x9c>
 801450c:	45a2      	cmp	sl, r4
 801450e:	db11      	blt.n	8014534 <_strtol_l.isra.0+0xc0>
 8014510:	fb00 4003 	mla	r0, r0, r3, r4
 8014514:	2201      	movs	r2, #1
 8014516:	f815 4b01 	ldrb.w	r4, [r5], #1
 801451a:	e7eb      	b.n	80144f4 <_strtol_l.isra.0+0x80>
 801451c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8014520:	2f19      	cmp	r7, #25
 8014522:	d801      	bhi.n	8014528 <_strtol_l.isra.0+0xb4>
 8014524:	3c37      	subs	r4, #55	@ 0x37
 8014526:	e7ea      	b.n	80144fe <_strtol_l.isra.0+0x8a>
 8014528:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801452c:	2f19      	cmp	r7, #25
 801452e:	d804      	bhi.n	801453a <_strtol_l.isra.0+0xc6>
 8014530:	3c57      	subs	r4, #87	@ 0x57
 8014532:	e7e4      	b.n	80144fe <_strtol_l.isra.0+0x8a>
 8014534:	f04f 32ff 	mov.w	r2, #4294967295
 8014538:	e7ed      	b.n	8014516 <_strtol_l.isra.0+0xa2>
 801453a:	1c53      	adds	r3, r2, #1
 801453c:	d108      	bne.n	8014550 <_strtol_l.isra.0+0xdc>
 801453e:	2322      	movs	r3, #34	@ 0x22
 8014540:	f8ce 3000 	str.w	r3, [lr]
 8014544:	4660      	mov	r0, ip
 8014546:	f1b8 0f00 	cmp.w	r8, #0
 801454a:	d0a0      	beq.n	801448e <_strtol_l.isra.0+0x1a>
 801454c:	1e69      	subs	r1, r5, #1
 801454e:	e006      	b.n	801455e <_strtol_l.isra.0+0xea>
 8014550:	b106      	cbz	r6, 8014554 <_strtol_l.isra.0+0xe0>
 8014552:	4240      	negs	r0, r0
 8014554:	f1b8 0f00 	cmp.w	r8, #0
 8014558:	d099      	beq.n	801448e <_strtol_l.isra.0+0x1a>
 801455a:	2a00      	cmp	r2, #0
 801455c:	d1f6      	bne.n	801454c <_strtol_l.isra.0+0xd8>
 801455e:	f8c8 1000 	str.w	r1, [r8]
 8014562:	e794      	b.n	801448e <_strtol_l.isra.0+0x1a>
 8014564:	08015c05 	.word	0x08015c05

08014568 <strtol>:
 8014568:	4613      	mov	r3, r2
 801456a:	460a      	mov	r2, r1
 801456c:	4601      	mov	r1, r0
 801456e:	4802      	ldr	r0, [pc, #8]	@ (8014578 <strtol+0x10>)
 8014570:	6800      	ldr	r0, [r0, #0]
 8014572:	f7ff bf7f 	b.w	8014474 <_strtol_l.isra.0>
 8014576:	bf00      	nop
 8014578:	24000140 	.word	0x24000140

0801457c <atoll>:
 801457c:	220a      	movs	r2, #10
 801457e:	2100      	movs	r1, #0
 8014580:	f000 ba6a 	b.w	8014a58 <strtoll>

08014584 <sniprintf>:
 8014584:	b40c      	push	{r2, r3}
 8014586:	b530      	push	{r4, r5, lr}
 8014588:	4b18      	ldr	r3, [pc, #96]	@ (80145ec <sniprintf+0x68>)
 801458a:	1e0c      	subs	r4, r1, #0
 801458c:	681d      	ldr	r5, [r3, #0]
 801458e:	b09d      	sub	sp, #116	@ 0x74
 8014590:	da08      	bge.n	80145a4 <sniprintf+0x20>
 8014592:	238b      	movs	r3, #139	@ 0x8b
 8014594:	602b      	str	r3, [r5, #0]
 8014596:	f04f 30ff 	mov.w	r0, #4294967295
 801459a:	b01d      	add	sp, #116	@ 0x74
 801459c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80145a0:	b002      	add	sp, #8
 80145a2:	4770      	bx	lr
 80145a4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80145a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80145ac:	f04f 0300 	mov.w	r3, #0
 80145b0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80145b2:	bf14      	ite	ne
 80145b4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80145b8:	4623      	moveq	r3, r4
 80145ba:	9304      	str	r3, [sp, #16]
 80145bc:	9307      	str	r3, [sp, #28]
 80145be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80145c2:	9002      	str	r0, [sp, #8]
 80145c4:	9006      	str	r0, [sp, #24]
 80145c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80145ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80145cc:	ab21      	add	r3, sp, #132	@ 0x84
 80145ce:	a902      	add	r1, sp, #8
 80145d0:	4628      	mov	r0, r5
 80145d2:	9301      	str	r3, [sp, #4]
 80145d4:	f000 faa6 	bl	8014b24 <_svfiprintf_r>
 80145d8:	1c43      	adds	r3, r0, #1
 80145da:	bfbc      	itt	lt
 80145dc:	238b      	movlt	r3, #139	@ 0x8b
 80145de:	602b      	strlt	r3, [r5, #0]
 80145e0:	2c00      	cmp	r4, #0
 80145e2:	d0da      	beq.n	801459a <sniprintf+0x16>
 80145e4:	9b02      	ldr	r3, [sp, #8]
 80145e6:	2200      	movs	r2, #0
 80145e8:	701a      	strb	r2, [r3, #0]
 80145ea:	e7d6      	b.n	801459a <sniprintf+0x16>
 80145ec:	24000140 	.word	0x24000140

080145f0 <siprintf>:
 80145f0:	b40e      	push	{r1, r2, r3}
 80145f2:	b510      	push	{r4, lr}
 80145f4:	b09d      	sub	sp, #116	@ 0x74
 80145f6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80145f8:	9002      	str	r0, [sp, #8]
 80145fa:	9006      	str	r0, [sp, #24]
 80145fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014600:	480a      	ldr	r0, [pc, #40]	@ (801462c <siprintf+0x3c>)
 8014602:	9107      	str	r1, [sp, #28]
 8014604:	9104      	str	r1, [sp, #16]
 8014606:	490a      	ldr	r1, [pc, #40]	@ (8014630 <siprintf+0x40>)
 8014608:	f853 2b04 	ldr.w	r2, [r3], #4
 801460c:	9105      	str	r1, [sp, #20]
 801460e:	2400      	movs	r4, #0
 8014610:	a902      	add	r1, sp, #8
 8014612:	6800      	ldr	r0, [r0, #0]
 8014614:	9301      	str	r3, [sp, #4]
 8014616:	941b      	str	r4, [sp, #108]	@ 0x6c
 8014618:	f000 fa84 	bl	8014b24 <_svfiprintf_r>
 801461c:	9b02      	ldr	r3, [sp, #8]
 801461e:	701c      	strb	r4, [r3, #0]
 8014620:	b01d      	add	sp, #116	@ 0x74
 8014622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014626:	b003      	add	sp, #12
 8014628:	4770      	bx	lr
 801462a:	bf00      	nop
 801462c:	24000140 	.word	0x24000140
 8014630:	ffff0208 	.word	0xffff0208

08014634 <_vsniprintf_r>:
 8014634:	b530      	push	{r4, r5, lr}
 8014636:	4614      	mov	r4, r2
 8014638:	2c00      	cmp	r4, #0
 801463a:	b09b      	sub	sp, #108	@ 0x6c
 801463c:	4605      	mov	r5, r0
 801463e:	461a      	mov	r2, r3
 8014640:	da05      	bge.n	801464e <_vsniprintf_r+0x1a>
 8014642:	238b      	movs	r3, #139	@ 0x8b
 8014644:	6003      	str	r3, [r0, #0]
 8014646:	f04f 30ff 	mov.w	r0, #4294967295
 801464a:	b01b      	add	sp, #108	@ 0x6c
 801464c:	bd30      	pop	{r4, r5, pc}
 801464e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014652:	f8ad 300c 	strh.w	r3, [sp, #12]
 8014656:	f04f 0300 	mov.w	r3, #0
 801465a:	9319      	str	r3, [sp, #100]	@ 0x64
 801465c:	bf14      	ite	ne
 801465e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014662:	4623      	moveq	r3, r4
 8014664:	9302      	str	r3, [sp, #8]
 8014666:	9305      	str	r3, [sp, #20]
 8014668:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801466c:	9100      	str	r1, [sp, #0]
 801466e:	9104      	str	r1, [sp, #16]
 8014670:	f8ad 300e 	strh.w	r3, [sp, #14]
 8014674:	4669      	mov	r1, sp
 8014676:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8014678:	f000 fa54 	bl	8014b24 <_svfiprintf_r>
 801467c:	1c43      	adds	r3, r0, #1
 801467e:	bfbc      	itt	lt
 8014680:	238b      	movlt	r3, #139	@ 0x8b
 8014682:	602b      	strlt	r3, [r5, #0]
 8014684:	2c00      	cmp	r4, #0
 8014686:	d0e0      	beq.n	801464a <_vsniprintf_r+0x16>
 8014688:	9b00      	ldr	r3, [sp, #0]
 801468a:	2200      	movs	r2, #0
 801468c:	701a      	strb	r2, [r3, #0]
 801468e:	e7dc      	b.n	801464a <_vsniprintf_r+0x16>

08014690 <vsniprintf>:
 8014690:	b507      	push	{r0, r1, r2, lr}
 8014692:	9300      	str	r3, [sp, #0]
 8014694:	4613      	mov	r3, r2
 8014696:	460a      	mov	r2, r1
 8014698:	4601      	mov	r1, r0
 801469a:	4803      	ldr	r0, [pc, #12]	@ (80146a8 <vsniprintf+0x18>)
 801469c:	6800      	ldr	r0, [r0, #0]
 801469e:	f7ff ffc9 	bl	8014634 <_vsniprintf_r>
 80146a2:	b003      	add	sp, #12
 80146a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80146a8:	24000140 	.word	0x24000140

080146ac <memset>:
 80146ac:	4402      	add	r2, r0
 80146ae:	4603      	mov	r3, r0
 80146b0:	4293      	cmp	r3, r2
 80146b2:	d100      	bne.n	80146b6 <memset+0xa>
 80146b4:	4770      	bx	lr
 80146b6:	f803 1b01 	strb.w	r1, [r3], #1
 80146ba:	e7f9      	b.n	80146b0 <memset+0x4>

080146bc <strchr>:
 80146bc:	b2c9      	uxtb	r1, r1
 80146be:	4603      	mov	r3, r0
 80146c0:	4618      	mov	r0, r3
 80146c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80146c6:	b112      	cbz	r2, 80146ce <strchr+0x12>
 80146c8:	428a      	cmp	r2, r1
 80146ca:	d1f9      	bne.n	80146c0 <strchr+0x4>
 80146cc:	4770      	bx	lr
 80146ce:	2900      	cmp	r1, #0
 80146d0:	bf18      	it	ne
 80146d2:	2000      	movne	r0, #0
 80146d4:	4770      	bx	lr
	...

080146d8 <__errno>:
 80146d8:	4b01      	ldr	r3, [pc, #4]	@ (80146e0 <__errno+0x8>)
 80146da:	6818      	ldr	r0, [r3, #0]
 80146dc:	4770      	bx	lr
 80146de:	bf00      	nop
 80146e0:	24000140 	.word	0x24000140

080146e4 <__libc_init_array>:
 80146e4:	b570      	push	{r4, r5, r6, lr}
 80146e6:	4d0d      	ldr	r5, [pc, #52]	@ (801471c <__libc_init_array+0x38>)
 80146e8:	4c0d      	ldr	r4, [pc, #52]	@ (8014720 <__libc_init_array+0x3c>)
 80146ea:	1b64      	subs	r4, r4, r5
 80146ec:	10a4      	asrs	r4, r4, #2
 80146ee:	2600      	movs	r6, #0
 80146f0:	42a6      	cmp	r6, r4
 80146f2:	d109      	bne.n	8014708 <__libc_init_array+0x24>
 80146f4:	4d0b      	ldr	r5, [pc, #44]	@ (8014724 <__libc_init_array+0x40>)
 80146f6:	4c0c      	ldr	r4, [pc, #48]	@ (8014728 <__libc_init_array+0x44>)
 80146f8:	f000 fcfc 	bl	80150f4 <_init>
 80146fc:	1b64      	subs	r4, r4, r5
 80146fe:	10a4      	asrs	r4, r4, #2
 8014700:	2600      	movs	r6, #0
 8014702:	42a6      	cmp	r6, r4
 8014704:	d105      	bne.n	8014712 <__libc_init_array+0x2e>
 8014706:	bd70      	pop	{r4, r5, r6, pc}
 8014708:	f855 3b04 	ldr.w	r3, [r5], #4
 801470c:	4798      	blx	r3
 801470e:	3601      	adds	r6, #1
 8014710:	e7ee      	b.n	80146f0 <__libc_init_array+0xc>
 8014712:	f855 3b04 	ldr.w	r3, [r5], #4
 8014716:	4798      	blx	r3
 8014718:	3601      	adds	r6, #1
 801471a:	e7f2      	b.n	8014702 <__libc_init_array+0x1e>
 801471c:	08015d40 	.word	0x08015d40
 8014720:	08015d40 	.word	0x08015d40
 8014724:	08015d40 	.word	0x08015d40
 8014728:	08015d44 	.word	0x08015d44

0801472c <__retarget_lock_acquire_recursive>:
 801472c:	4770      	bx	lr

0801472e <__retarget_lock_release_recursive>:
 801472e:	4770      	bx	lr

08014730 <memcpy>:
 8014730:	440a      	add	r2, r1
 8014732:	4291      	cmp	r1, r2
 8014734:	f100 33ff 	add.w	r3, r0, #4294967295
 8014738:	d100      	bne.n	801473c <memcpy+0xc>
 801473a:	4770      	bx	lr
 801473c:	b510      	push	{r4, lr}
 801473e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014742:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014746:	4291      	cmp	r1, r2
 8014748:	d1f9      	bne.n	801473e <memcpy+0xe>
 801474a:	bd10      	pop	{r4, pc}

0801474c <_free_r>:
 801474c:	b538      	push	{r3, r4, r5, lr}
 801474e:	4605      	mov	r5, r0
 8014750:	2900      	cmp	r1, #0
 8014752:	d041      	beq.n	80147d8 <_free_r+0x8c>
 8014754:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014758:	1f0c      	subs	r4, r1, #4
 801475a:	2b00      	cmp	r3, #0
 801475c:	bfb8      	it	lt
 801475e:	18e4      	addlt	r4, r4, r3
 8014760:	f000 f8e0 	bl	8014924 <__malloc_lock>
 8014764:	4a1d      	ldr	r2, [pc, #116]	@ (80147dc <_free_r+0x90>)
 8014766:	6813      	ldr	r3, [r2, #0]
 8014768:	b933      	cbnz	r3, 8014778 <_free_r+0x2c>
 801476a:	6063      	str	r3, [r4, #4]
 801476c:	6014      	str	r4, [r2, #0]
 801476e:	4628      	mov	r0, r5
 8014770:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014774:	f000 b8dc 	b.w	8014930 <__malloc_unlock>
 8014778:	42a3      	cmp	r3, r4
 801477a:	d908      	bls.n	801478e <_free_r+0x42>
 801477c:	6820      	ldr	r0, [r4, #0]
 801477e:	1821      	adds	r1, r4, r0
 8014780:	428b      	cmp	r3, r1
 8014782:	bf01      	itttt	eq
 8014784:	6819      	ldreq	r1, [r3, #0]
 8014786:	685b      	ldreq	r3, [r3, #4]
 8014788:	1809      	addeq	r1, r1, r0
 801478a:	6021      	streq	r1, [r4, #0]
 801478c:	e7ed      	b.n	801476a <_free_r+0x1e>
 801478e:	461a      	mov	r2, r3
 8014790:	685b      	ldr	r3, [r3, #4]
 8014792:	b10b      	cbz	r3, 8014798 <_free_r+0x4c>
 8014794:	42a3      	cmp	r3, r4
 8014796:	d9fa      	bls.n	801478e <_free_r+0x42>
 8014798:	6811      	ldr	r1, [r2, #0]
 801479a:	1850      	adds	r0, r2, r1
 801479c:	42a0      	cmp	r0, r4
 801479e:	d10b      	bne.n	80147b8 <_free_r+0x6c>
 80147a0:	6820      	ldr	r0, [r4, #0]
 80147a2:	4401      	add	r1, r0
 80147a4:	1850      	adds	r0, r2, r1
 80147a6:	4283      	cmp	r3, r0
 80147a8:	6011      	str	r1, [r2, #0]
 80147aa:	d1e0      	bne.n	801476e <_free_r+0x22>
 80147ac:	6818      	ldr	r0, [r3, #0]
 80147ae:	685b      	ldr	r3, [r3, #4]
 80147b0:	6053      	str	r3, [r2, #4]
 80147b2:	4408      	add	r0, r1
 80147b4:	6010      	str	r0, [r2, #0]
 80147b6:	e7da      	b.n	801476e <_free_r+0x22>
 80147b8:	d902      	bls.n	80147c0 <_free_r+0x74>
 80147ba:	230c      	movs	r3, #12
 80147bc:	602b      	str	r3, [r5, #0]
 80147be:	e7d6      	b.n	801476e <_free_r+0x22>
 80147c0:	6820      	ldr	r0, [r4, #0]
 80147c2:	1821      	adds	r1, r4, r0
 80147c4:	428b      	cmp	r3, r1
 80147c6:	bf04      	itt	eq
 80147c8:	6819      	ldreq	r1, [r3, #0]
 80147ca:	685b      	ldreq	r3, [r3, #4]
 80147cc:	6063      	str	r3, [r4, #4]
 80147ce:	bf04      	itt	eq
 80147d0:	1809      	addeq	r1, r1, r0
 80147d2:	6021      	streq	r1, [r4, #0]
 80147d4:	6054      	str	r4, [r2, #4]
 80147d6:	e7ca      	b.n	801476e <_free_r+0x22>
 80147d8:	bd38      	pop	{r3, r4, r5, pc}
 80147da:	bf00      	nop
 80147dc:	2400301c 	.word	0x2400301c

080147e0 <sbrk_aligned>:
 80147e0:	b570      	push	{r4, r5, r6, lr}
 80147e2:	4e0f      	ldr	r6, [pc, #60]	@ (8014820 <sbrk_aligned+0x40>)
 80147e4:	460c      	mov	r4, r1
 80147e6:	6831      	ldr	r1, [r6, #0]
 80147e8:	4605      	mov	r5, r0
 80147ea:	b911      	cbnz	r1, 80147f2 <sbrk_aligned+0x12>
 80147ec:	f000 fc3c 	bl	8015068 <_sbrk_r>
 80147f0:	6030      	str	r0, [r6, #0]
 80147f2:	4621      	mov	r1, r4
 80147f4:	4628      	mov	r0, r5
 80147f6:	f000 fc37 	bl	8015068 <_sbrk_r>
 80147fa:	1c43      	adds	r3, r0, #1
 80147fc:	d103      	bne.n	8014806 <sbrk_aligned+0x26>
 80147fe:	f04f 34ff 	mov.w	r4, #4294967295
 8014802:	4620      	mov	r0, r4
 8014804:	bd70      	pop	{r4, r5, r6, pc}
 8014806:	1cc4      	adds	r4, r0, #3
 8014808:	f024 0403 	bic.w	r4, r4, #3
 801480c:	42a0      	cmp	r0, r4
 801480e:	d0f8      	beq.n	8014802 <sbrk_aligned+0x22>
 8014810:	1a21      	subs	r1, r4, r0
 8014812:	4628      	mov	r0, r5
 8014814:	f000 fc28 	bl	8015068 <_sbrk_r>
 8014818:	3001      	adds	r0, #1
 801481a:	d1f2      	bne.n	8014802 <sbrk_aligned+0x22>
 801481c:	e7ef      	b.n	80147fe <sbrk_aligned+0x1e>
 801481e:	bf00      	nop
 8014820:	24003018 	.word	0x24003018

08014824 <_malloc_r>:
 8014824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014828:	1ccd      	adds	r5, r1, #3
 801482a:	f025 0503 	bic.w	r5, r5, #3
 801482e:	3508      	adds	r5, #8
 8014830:	2d0c      	cmp	r5, #12
 8014832:	bf38      	it	cc
 8014834:	250c      	movcc	r5, #12
 8014836:	2d00      	cmp	r5, #0
 8014838:	4606      	mov	r6, r0
 801483a:	db01      	blt.n	8014840 <_malloc_r+0x1c>
 801483c:	42a9      	cmp	r1, r5
 801483e:	d904      	bls.n	801484a <_malloc_r+0x26>
 8014840:	230c      	movs	r3, #12
 8014842:	6033      	str	r3, [r6, #0]
 8014844:	2000      	movs	r0, #0
 8014846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801484a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014920 <_malloc_r+0xfc>
 801484e:	f000 f869 	bl	8014924 <__malloc_lock>
 8014852:	f8d8 3000 	ldr.w	r3, [r8]
 8014856:	461c      	mov	r4, r3
 8014858:	bb44      	cbnz	r4, 80148ac <_malloc_r+0x88>
 801485a:	4629      	mov	r1, r5
 801485c:	4630      	mov	r0, r6
 801485e:	f7ff ffbf 	bl	80147e0 <sbrk_aligned>
 8014862:	1c43      	adds	r3, r0, #1
 8014864:	4604      	mov	r4, r0
 8014866:	d158      	bne.n	801491a <_malloc_r+0xf6>
 8014868:	f8d8 4000 	ldr.w	r4, [r8]
 801486c:	4627      	mov	r7, r4
 801486e:	2f00      	cmp	r7, #0
 8014870:	d143      	bne.n	80148fa <_malloc_r+0xd6>
 8014872:	2c00      	cmp	r4, #0
 8014874:	d04b      	beq.n	801490e <_malloc_r+0xea>
 8014876:	6823      	ldr	r3, [r4, #0]
 8014878:	4639      	mov	r1, r7
 801487a:	4630      	mov	r0, r6
 801487c:	eb04 0903 	add.w	r9, r4, r3
 8014880:	f000 fbf2 	bl	8015068 <_sbrk_r>
 8014884:	4581      	cmp	r9, r0
 8014886:	d142      	bne.n	801490e <_malloc_r+0xea>
 8014888:	6821      	ldr	r1, [r4, #0]
 801488a:	1a6d      	subs	r5, r5, r1
 801488c:	4629      	mov	r1, r5
 801488e:	4630      	mov	r0, r6
 8014890:	f7ff ffa6 	bl	80147e0 <sbrk_aligned>
 8014894:	3001      	adds	r0, #1
 8014896:	d03a      	beq.n	801490e <_malloc_r+0xea>
 8014898:	6823      	ldr	r3, [r4, #0]
 801489a:	442b      	add	r3, r5
 801489c:	6023      	str	r3, [r4, #0]
 801489e:	f8d8 3000 	ldr.w	r3, [r8]
 80148a2:	685a      	ldr	r2, [r3, #4]
 80148a4:	bb62      	cbnz	r2, 8014900 <_malloc_r+0xdc>
 80148a6:	f8c8 7000 	str.w	r7, [r8]
 80148aa:	e00f      	b.n	80148cc <_malloc_r+0xa8>
 80148ac:	6822      	ldr	r2, [r4, #0]
 80148ae:	1b52      	subs	r2, r2, r5
 80148b0:	d420      	bmi.n	80148f4 <_malloc_r+0xd0>
 80148b2:	2a0b      	cmp	r2, #11
 80148b4:	d917      	bls.n	80148e6 <_malloc_r+0xc2>
 80148b6:	1961      	adds	r1, r4, r5
 80148b8:	42a3      	cmp	r3, r4
 80148ba:	6025      	str	r5, [r4, #0]
 80148bc:	bf18      	it	ne
 80148be:	6059      	strne	r1, [r3, #4]
 80148c0:	6863      	ldr	r3, [r4, #4]
 80148c2:	bf08      	it	eq
 80148c4:	f8c8 1000 	streq.w	r1, [r8]
 80148c8:	5162      	str	r2, [r4, r5]
 80148ca:	604b      	str	r3, [r1, #4]
 80148cc:	4630      	mov	r0, r6
 80148ce:	f000 f82f 	bl	8014930 <__malloc_unlock>
 80148d2:	f104 000b 	add.w	r0, r4, #11
 80148d6:	1d23      	adds	r3, r4, #4
 80148d8:	f020 0007 	bic.w	r0, r0, #7
 80148dc:	1ac2      	subs	r2, r0, r3
 80148de:	bf1c      	itt	ne
 80148e0:	1a1b      	subne	r3, r3, r0
 80148e2:	50a3      	strne	r3, [r4, r2]
 80148e4:	e7af      	b.n	8014846 <_malloc_r+0x22>
 80148e6:	6862      	ldr	r2, [r4, #4]
 80148e8:	42a3      	cmp	r3, r4
 80148ea:	bf0c      	ite	eq
 80148ec:	f8c8 2000 	streq.w	r2, [r8]
 80148f0:	605a      	strne	r2, [r3, #4]
 80148f2:	e7eb      	b.n	80148cc <_malloc_r+0xa8>
 80148f4:	4623      	mov	r3, r4
 80148f6:	6864      	ldr	r4, [r4, #4]
 80148f8:	e7ae      	b.n	8014858 <_malloc_r+0x34>
 80148fa:	463c      	mov	r4, r7
 80148fc:	687f      	ldr	r7, [r7, #4]
 80148fe:	e7b6      	b.n	801486e <_malloc_r+0x4a>
 8014900:	461a      	mov	r2, r3
 8014902:	685b      	ldr	r3, [r3, #4]
 8014904:	42a3      	cmp	r3, r4
 8014906:	d1fb      	bne.n	8014900 <_malloc_r+0xdc>
 8014908:	2300      	movs	r3, #0
 801490a:	6053      	str	r3, [r2, #4]
 801490c:	e7de      	b.n	80148cc <_malloc_r+0xa8>
 801490e:	230c      	movs	r3, #12
 8014910:	6033      	str	r3, [r6, #0]
 8014912:	4630      	mov	r0, r6
 8014914:	f000 f80c 	bl	8014930 <__malloc_unlock>
 8014918:	e794      	b.n	8014844 <_malloc_r+0x20>
 801491a:	6005      	str	r5, [r0, #0]
 801491c:	e7d6      	b.n	80148cc <_malloc_r+0xa8>
 801491e:	bf00      	nop
 8014920:	2400301c 	.word	0x2400301c

08014924 <__malloc_lock>:
 8014924:	4801      	ldr	r0, [pc, #4]	@ (801492c <__malloc_lock+0x8>)
 8014926:	f7ff bf01 	b.w	801472c <__retarget_lock_acquire_recursive>
 801492a:	bf00      	nop
 801492c:	24003014 	.word	0x24003014

08014930 <__malloc_unlock>:
 8014930:	4801      	ldr	r0, [pc, #4]	@ (8014938 <__malloc_unlock+0x8>)
 8014932:	f7ff befc 	b.w	801472e <__retarget_lock_release_recursive>
 8014936:	bf00      	nop
 8014938:	24003014 	.word	0x24003014

0801493c <_strtoll_l.isra.0>:
 801493c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014940:	b085      	sub	sp, #20
 8014942:	4690      	mov	r8, r2
 8014944:	4a43      	ldr	r2, [pc, #268]	@ (8014a54 <_strtoll_l.isra.0+0x118>)
 8014946:	9002      	str	r0, [sp, #8]
 8014948:	4689      	mov	r9, r1
 801494a:	461e      	mov	r6, r3
 801494c:	460d      	mov	r5, r1
 801494e:	462b      	mov	r3, r5
 8014950:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014954:	5d17      	ldrb	r7, [r2, r4]
 8014956:	f017 0708 	ands.w	r7, r7, #8
 801495a:	d1f8      	bne.n	801494e <_strtoll_l.isra.0+0x12>
 801495c:	2c2d      	cmp	r4, #45	@ 0x2d
 801495e:	d110      	bne.n	8014982 <_strtoll_l.isra.0+0x46>
 8014960:	782c      	ldrb	r4, [r5, #0]
 8014962:	2701      	movs	r7, #1
 8014964:	1c9d      	adds	r5, r3, #2
 8014966:	f036 0310 	bics.w	r3, r6, #16
 801496a:	d115      	bne.n	8014998 <_strtoll_l.isra.0+0x5c>
 801496c:	2c30      	cmp	r4, #48	@ 0x30
 801496e:	d10d      	bne.n	801498c <_strtoll_l.isra.0+0x50>
 8014970:	782b      	ldrb	r3, [r5, #0]
 8014972:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014976:	2b58      	cmp	r3, #88	@ 0x58
 8014978:	d108      	bne.n	801498c <_strtoll_l.isra.0+0x50>
 801497a:	786c      	ldrb	r4, [r5, #1]
 801497c:	3502      	adds	r5, #2
 801497e:	2610      	movs	r6, #16
 8014980:	e00a      	b.n	8014998 <_strtoll_l.isra.0+0x5c>
 8014982:	2c2b      	cmp	r4, #43	@ 0x2b
 8014984:	bf04      	itt	eq
 8014986:	782c      	ldrbeq	r4, [r5, #0]
 8014988:	1c9d      	addeq	r5, r3, #2
 801498a:	e7ec      	b.n	8014966 <_strtoll_l.isra.0+0x2a>
 801498c:	2e00      	cmp	r6, #0
 801498e:	d1f6      	bne.n	801497e <_strtoll_l.isra.0+0x42>
 8014990:	2c30      	cmp	r4, #48	@ 0x30
 8014992:	bf14      	ite	ne
 8014994:	260a      	movne	r6, #10
 8014996:	2608      	moveq	r6, #8
 8014998:	f107 4a00 	add.w	sl, r7, #2147483648	@ 0x80000000
 801499c:	f107 3bff 	add.w	fp, r7, #4294967295
 80149a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80149a4:	17f3      	asrs	r3, r6, #31
 80149a6:	4632      	mov	r2, r6
 80149a8:	4658      	mov	r0, fp
 80149aa:	4651      	mov	r1, sl
 80149ac:	9303      	str	r3, [sp, #12]
 80149ae:	f7eb fcef 	bl	8000390 <__aeabi_uldivmod>
 80149b2:	9201      	str	r2, [sp, #4]
 80149b4:	2200      	movs	r2, #0
 80149b6:	468e      	mov	lr, r1
 80149b8:	4684      	mov	ip, r0
 80149ba:	4611      	mov	r1, r2
 80149bc:	4610      	mov	r0, r2
 80149be:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80149c2:	2b09      	cmp	r3, #9
 80149c4:	d905      	bls.n	80149d2 <_strtoll_l.isra.0+0x96>
 80149c6:	f1a4 0341 	sub.w	r3, r4, #65	@ 0x41
 80149ca:	2b19      	cmp	r3, #25
 80149cc:	d81e      	bhi.n	8014a0c <_strtoll_l.isra.0+0xd0>
 80149ce:	f1a4 0337 	sub.w	r3, r4, #55	@ 0x37
 80149d2:	429e      	cmp	r6, r3
 80149d4:	dd24      	ble.n	8014a20 <_strtoll_l.isra.0+0xe4>
 80149d6:	1c54      	adds	r4, r2, #1
 80149d8:	d015      	beq.n	8014a06 <_strtoll_l.isra.0+0xca>
 80149da:	4584      	cmp	ip, r0
 80149dc:	eb7e 0201 	sbcs.w	r2, lr, r1
 80149e0:	d31b      	bcc.n	8014a1a <_strtoll_l.isra.0+0xde>
 80149e2:	458e      	cmp	lr, r1
 80149e4:	bf08      	it	eq
 80149e6:	4584      	cmpeq	ip, r0
 80149e8:	d102      	bne.n	80149f0 <_strtoll_l.isra.0+0xb4>
 80149ea:	9a01      	ldr	r2, [sp, #4]
 80149ec:	429a      	cmp	r2, r3
 80149ee:	db14      	blt.n	8014a1a <_strtoll_l.isra.0+0xde>
 80149f0:	9a03      	ldr	r2, [sp, #12]
 80149f2:	4371      	muls	r1, r6
 80149f4:	fb00 1102 	mla	r1, r0, r2, r1
 80149f8:	fba6 0200 	umull	r0, r2, r6, r0
 80149fc:	440a      	add	r2, r1
 80149fe:	1818      	adds	r0, r3, r0
 8014a00:	eb42 71e3 	adc.w	r1, r2, r3, asr #31
 8014a04:	2201      	movs	r2, #1
 8014a06:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014a0a:	e7d8      	b.n	80149be <_strtoll_l.isra.0+0x82>
 8014a0c:	f1a4 0361 	sub.w	r3, r4, #97	@ 0x61
 8014a10:	2b19      	cmp	r3, #25
 8014a12:	d805      	bhi.n	8014a20 <_strtoll_l.isra.0+0xe4>
 8014a14:	f1a4 0357 	sub.w	r3, r4, #87	@ 0x57
 8014a18:	e7db      	b.n	80149d2 <_strtoll_l.isra.0+0x96>
 8014a1a:	f04f 32ff 	mov.w	r2, #4294967295
 8014a1e:	e7f2      	b.n	8014a06 <_strtoll_l.isra.0+0xca>
 8014a20:	1c53      	adds	r3, r2, #1
 8014a22:	d10a      	bne.n	8014a3a <_strtoll_l.isra.0+0xfe>
 8014a24:	9a02      	ldr	r2, [sp, #8]
 8014a26:	2322      	movs	r3, #34	@ 0x22
 8014a28:	6013      	str	r3, [r2, #0]
 8014a2a:	4658      	mov	r0, fp
 8014a2c:	4651      	mov	r1, sl
 8014a2e:	f1b8 0f00 	cmp.w	r8, #0
 8014a32:	d10a      	bne.n	8014a4a <_strtoll_l.isra.0+0x10e>
 8014a34:	b005      	add	sp, #20
 8014a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a3a:	b117      	cbz	r7, 8014a42 <_strtoll_l.isra.0+0x106>
 8014a3c:	4240      	negs	r0, r0
 8014a3e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8014a42:	f1b8 0f00 	cmp.w	r8, #0
 8014a46:	d0f5      	beq.n	8014a34 <_strtoll_l.isra.0+0xf8>
 8014a48:	b10a      	cbz	r2, 8014a4e <_strtoll_l.isra.0+0x112>
 8014a4a:	f105 39ff 	add.w	r9, r5, #4294967295
 8014a4e:	f8c8 9000 	str.w	r9, [r8]
 8014a52:	e7ef      	b.n	8014a34 <_strtoll_l.isra.0+0xf8>
 8014a54:	08015c05 	.word	0x08015c05

08014a58 <strtoll>:
 8014a58:	4613      	mov	r3, r2
 8014a5a:	460a      	mov	r2, r1
 8014a5c:	4601      	mov	r1, r0
 8014a5e:	4802      	ldr	r0, [pc, #8]	@ (8014a68 <strtoll+0x10>)
 8014a60:	6800      	ldr	r0, [r0, #0]
 8014a62:	f7ff bf6b 	b.w	801493c <_strtoll_l.isra.0>
 8014a66:	bf00      	nop
 8014a68:	24000140 	.word	0x24000140

08014a6c <__ssputs_r>:
 8014a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014a70:	688e      	ldr	r6, [r1, #8]
 8014a72:	461f      	mov	r7, r3
 8014a74:	42be      	cmp	r6, r7
 8014a76:	680b      	ldr	r3, [r1, #0]
 8014a78:	4682      	mov	sl, r0
 8014a7a:	460c      	mov	r4, r1
 8014a7c:	4690      	mov	r8, r2
 8014a7e:	d82d      	bhi.n	8014adc <__ssputs_r+0x70>
 8014a80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014a84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014a88:	d026      	beq.n	8014ad8 <__ssputs_r+0x6c>
 8014a8a:	6965      	ldr	r5, [r4, #20]
 8014a8c:	6909      	ldr	r1, [r1, #16]
 8014a8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014a92:	eba3 0901 	sub.w	r9, r3, r1
 8014a96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014a9a:	1c7b      	adds	r3, r7, #1
 8014a9c:	444b      	add	r3, r9
 8014a9e:	106d      	asrs	r5, r5, #1
 8014aa0:	429d      	cmp	r5, r3
 8014aa2:	bf38      	it	cc
 8014aa4:	461d      	movcc	r5, r3
 8014aa6:	0553      	lsls	r3, r2, #21
 8014aa8:	d527      	bpl.n	8014afa <__ssputs_r+0x8e>
 8014aaa:	4629      	mov	r1, r5
 8014aac:	f7ff feba 	bl	8014824 <_malloc_r>
 8014ab0:	4606      	mov	r6, r0
 8014ab2:	b360      	cbz	r0, 8014b0e <__ssputs_r+0xa2>
 8014ab4:	6921      	ldr	r1, [r4, #16]
 8014ab6:	464a      	mov	r2, r9
 8014ab8:	f7ff fe3a 	bl	8014730 <memcpy>
 8014abc:	89a3      	ldrh	r3, [r4, #12]
 8014abe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014ac2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014ac6:	81a3      	strh	r3, [r4, #12]
 8014ac8:	6126      	str	r6, [r4, #16]
 8014aca:	6165      	str	r5, [r4, #20]
 8014acc:	444e      	add	r6, r9
 8014ace:	eba5 0509 	sub.w	r5, r5, r9
 8014ad2:	6026      	str	r6, [r4, #0]
 8014ad4:	60a5      	str	r5, [r4, #8]
 8014ad6:	463e      	mov	r6, r7
 8014ad8:	42be      	cmp	r6, r7
 8014ada:	d900      	bls.n	8014ade <__ssputs_r+0x72>
 8014adc:	463e      	mov	r6, r7
 8014ade:	6820      	ldr	r0, [r4, #0]
 8014ae0:	4632      	mov	r2, r6
 8014ae2:	4641      	mov	r1, r8
 8014ae4:	f000 faa6 	bl	8015034 <memmove>
 8014ae8:	68a3      	ldr	r3, [r4, #8]
 8014aea:	1b9b      	subs	r3, r3, r6
 8014aec:	60a3      	str	r3, [r4, #8]
 8014aee:	6823      	ldr	r3, [r4, #0]
 8014af0:	4433      	add	r3, r6
 8014af2:	6023      	str	r3, [r4, #0]
 8014af4:	2000      	movs	r0, #0
 8014af6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014afa:	462a      	mov	r2, r5
 8014afc:	f000 fac4 	bl	8015088 <_realloc_r>
 8014b00:	4606      	mov	r6, r0
 8014b02:	2800      	cmp	r0, #0
 8014b04:	d1e0      	bne.n	8014ac8 <__ssputs_r+0x5c>
 8014b06:	6921      	ldr	r1, [r4, #16]
 8014b08:	4650      	mov	r0, sl
 8014b0a:	f7ff fe1f 	bl	801474c <_free_r>
 8014b0e:	230c      	movs	r3, #12
 8014b10:	f8ca 3000 	str.w	r3, [sl]
 8014b14:	89a3      	ldrh	r3, [r4, #12]
 8014b16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014b1a:	81a3      	strh	r3, [r4, #12]
 8014b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8014b20:	e7e9      	b.n	8014af6 <__ssputs_r+0x8a>
	...

08014b24 <_svfiprintf_r>:
 8014b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b28:	4698      	mov	r8, r3
 8014b2a:	898b      	ldrh	r3, [r1, #12]
 8014b2c:	061b      	lsls	r3, r3, #24
 8014b2e:	b09d      	sub	sp, #116	@ 0x74
 8014b30:	4607      	mov	r7, r0
 8014b32:	460d      	mov	r5, r1
 8014b34:	4614      	mov	r4, r2
 8014b36:	d510      	bpl.n	8014b5a <_svfiprintf_r+0x36>
 8014b38:	690b      	ldr	r3, [r1, #16]
 8014b3a:	b973      	cbnz	r3, 8014b5a <_svfiprintf_r+0x36>
 8014b3c:	2140      	movs	r1, #64	@ 0x40
 8014b3e:	f7ff fe71 	bl	8014824 <_malloc_r>
 8014b42:	6028      	str	r0, [r5, #0]
 8014b44:	6128      	str	r0, [r5, #16]
 8014b46:	b930      	cbnz	r0, 8014b56 <_svfiprintf_r+0x32>
 8014b48:	230c      	movs	r3, #12
 8014b4a:	603b      	str	r3, [r7, #0]
 8014b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8014b50:	b01d      	add	sp, #116	@ 0x74
 8014b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b56:	2340      	movs	r3, #64	@ 0x40
 8014b58:	616b      	str	r3, [r5, #20]
 8014b5a:	2300      	movs	r3, #0
 8014b5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8014b5e:	2320      	movs	r3, #32
 8014b60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014b64:	f8cd 800c 	str.w	r8, [sp, #12]
 8014b68:	2330      	movs	r3, #48	@ 0x30
 8014b6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014d08 <_svfiprintf_r+0x1e4>
 8014b6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014b72:	f04f 0901 	mov.w	r9, #1
 8014b76:	4623      	mov	r3, r4
 8014b78:	469a      	mov	sl, r3
 8014b7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014b7e:	b10a      	cbz	r2, 8014b84 <_svfiprintf_r+0x60>
 8014b80:	2a25      	cmp	r2, #37	@ 0x25
 8014b82:	d1f9      	bne.n	8014b78 <_svfiprintf_r+0x54>
 8014b84:	ebba 0b04 	subs.w	fp, sl, r4
 8014b88:	d00b      	beq.n	8014ba2 <_svfiprintf_r+0x7e>
 8014b8a:	465b      	mov	r3, fp
 8014b8c:	4622      	mov	r2, r4
 8014b8e:	4629      	mov	r1, r5
 8014b90:	4638      	mov	r0, r7
 8014b92:	f7ff ff6b 	bl	8014a6c <__ssputs_r>
 8014b96:	3001      	adds	r0, #1
 8014b98:	f000 80a7 	beq.w	8014cea <_svfiprintf_r+0x1c6>
 8014b9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014b9e:	445a      	add	r2, fp
 8014ba0:	9209      	str	r2, [sp, #36]	@ 0x24
 8014ba2:	f89a 3000 	ldrb.w	r3, [sl]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	f000 809f 	beq.w	8014cea <_svfiprintf_r+0x1c6>
 8014bac:	2300      	movs	r3, #0
 8014bae:	f04f 32ff 	mov.w	r2, #4294967295
 8014bb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014bb6:	f10a 0a01 	add.w	sl, sl, #1
 8014bba:	9304      	str	r3, [sp, #16]
 8014bbc:	9307      	str	r3, [sp, #28]
 8014bbe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014bc2:	931a      	str	r3, [sp, #104]	@ 0x68
 8014bc4:	4654      	mov	r4, sl
 8014bc6:	2205      	movs	r2, #5
 8014bc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014bcc:	484e      	ldr	r0, [pc, #312]	@ (8014d08 <_svfiprintf_r+0x1e4>)
 8014bce:	f7eb fb8f 	bl	80002f0 <memchr>
 8014bd2:	9a04      	ldr	r2, [sp, #16]
 8014bd4:	b9d8      	cbnz	r0, 8014c0e <_svfiprintf_r+0xea>
 8014bd6:	06d0      	lsls	r0, r2, #27
 8014bd8:	bf44      	itt	mi
 8014bda:	2320      	movmi	r3, #32
 8014bdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014be0:	0711      	lsls	r1, r2, #28
 8014be2:	bf44      	itt	mi
 8014be4:	232b      	movmi	r3, #43	@ 0x2b
 8014be6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014bea:	f89a 3000 	ldrb.w	r3, [sl]
 8014bee:	2b2a      	cmp	r3, #42	@ 0x2a
 8014bf0:	d015      	beq.n	8014c1e <_svfiprintf_r+0xfa>
 8014bf2:	9a07      	ldr	r2, [sp, #28]
 8014bf4:	4654      	mov	r4, sl
 8014bf6:	2000      	movs	r0, #0
 8014bf8:	f04f 0c0a 	mov.w	ip, #10
 8014bfc:	4621      	mov	r1, r4
 8014bfe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014c02:	3b30      	subs	r3, #48	@ 0x30
 8014c04:	2b09      	cmp	r3, #9
 8014c06:	d94b      	bls.n	8014ca0 <_svfiprintf_r+0x17c>
 8014c08:	b1b0      	cbz	r0, 8014c38 <_svfiprintf_r+0x114>
 8014c0a:	9207      	str	r2, [sp, #28]
 8014c0c:	e014      	b.n	8014c38 <_svfiprintf_r+0x114>
 8014c0e:	eba0 0308 	sub.w	r3, r0, r8
 8014c12:	fa09 f303 	lsl.w	r3, r9, r3
 8014c16:	4313      	orrs	r3, r2
 8014c18:	9304      	str	r3, [sp, #16]
 8014c1a:	46a2      	mov	sl, r4
 8014c1c:	e7d2      	b.n	8014bc4 <_svfiprintf_r+0xa0>
 8014c1e:	9b03      	ldr	r3, [sp, #12]
 8014c20:	1d19      	adds	r1, r3, #4
 8014c22:	681b      	ldr	r3, [r3, #0]
 8014c24:	9103      	str	r1, [sp, #12]
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	bfbb      	ittet	lt
 8014c2a:	425b      	neglt	r3, r3
 8014c2c:	f042 0202 	orrlt.w	r2, r2, #2
 8014c30:	9307      	strge	r3, [sp, #28]
 8014c32:	9307      	strlt	r3, [sp, #28]
 8014c34:	bfb8      	it	lt
 8014c36:	9204      	strlt	r2, [sp, #16]
 8014c38:	7823      	ldrb	r3, [r4, #0]
 8014c3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8014c3c:	d10a      	bne.n	8014c54 <_svfiprintf_r+0x130>
 8014c3e:	7863      	ldrb	r3, [r4, #1]
 8014c40:	2b2a      	cmp	r3, #42	@ 0x2a
 8014c42:	d132      	bne.n	8014caa <_svfiprintf_r+0x186>
 8014c44:	9b03      	ldr	r3, [sp, #12]
 8014c46:	1d1a      	adds	r2, r3, #4
 8014c48:	681b      	ldr	r3, [r3, #0]
 8014c4a:	9203      	str	r2, [sp, #12]
 8014c4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014c50:	3402      	adds	r4, #2
 8014c52:	9305      	str	r3, [sp, #20]
 8014c54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014d18 <_svfiprintf_r+0x1f4>
 8014c58:	7821      	ldrb	r1, [r4, #0]
 8014c5a:	2203      	movs	r2, #3
 8014c5c:	4650      	mov	r0, sl
 8014c5e:	f7eb fb47 	bl	80002f0 <memchr>
 8014c62:	b138      	cbz	r0, 8014c74 <_svfiprintf_r+0x150>
 8014c64:	9b04      	ldr	r3, [sp, #16]
 8014c66:	eba0 000a 	sub.w	r0, r0, sl
 8014c6a:	2240      	movs	r2, #64	@ 0x40
 8014c6c:	4082      	lsls	r2, r0
 8014c6e:	4313      	orrs	r3, r2
 8014c70:	3401      	adds	r4, #1
 8014c72:	9304      	str	r3, [sp, #16]
 8014c74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c78:	4824      	ldr	r0, [pc, #144]	@ (8014d0c <_svfiprintf_r+0x1e8>)
 8014c7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014c7e:	2206      	movs	r2, #6
 8014c80:	f7eb fb36 	bl	80002f0 <memchr>
 8014c84:	2800      	cmp	r0, #0
 8014c86:	d036      	beq.n	8014cf6 <_svfiprintf_r+0x1d2>
 8014c88:	4b21      	ldr	r3, [pc, #132]	@ (8014d10 <_svfiprintf_r+0x1ec>)
 8014c8a:	bb1b      	cbnz	r3, 8014cd4 <_svfiprintf_r+0x1b0>
 8014c8c:	9b03      	ldr	r3, [sp, #12]
 8014c8e:	3307      	adds	r3, #7
 8014c90:	f023 0307 	bic.w	r3, r3, #7
 8014c94:	3308      	adds	r3, #8
 8014c96:	9303      	str	r3, [sp, #12]
 8014c98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c9a:	4433      	add	r3, r6
 8014c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8014c9e:	e76a      	b.n	8014b76 <_svfiprintf_r+0x52>
 8014ca0:	fb0c 3202 	mla	r2, ip, r2, r3
 8014ca4:	460c      	mov	r4, r1
 8014ca6:	2001      	movs	r0, #1
 8014ca8:	e7a8      	b.n	8014bfc <_svfiprintf_r+0xd8>
 8014caa:	2300      	movs	r3, #0
 8014cac:	3401      	adds	r4, #1
 8014cae:	9305      	str	r3, [sp, #20]
 8014cb0:	4619      	mov	r1, r3
 8014cb2:	f04f 0c0a 	mov.w	ip, #10
 8014cb6:	4620      	mov	r0, r4
 8014cb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014cbc:	3a30      	subs	r2, #48	@ 0x30
 8014cbe:	2a09      	cmp	r2, #9
 8014cc0:	d903      	bls.n	8014cca <_svfiprintf_r+0x1a6>
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	d0c6      	beq.n	8014c54 <_svfiprintf_r+0x130>
 8014cc6:	9105      	str	r1, [sp, #20]
 8014cc8:	e7c4      	b.n	8014c54 <_svfiprintf_r+0x130>
 8014cca:	fb0c 2101 	mla	r1, ip, r1, r2
 8014cce:	4604      	mov	r4, r0
 8014cd0:	2301      	movs	r3, #1
 8014cd2:	e7f0      	b.n	8014cb6 <_svfiprintf_r+0x192>
 8014cd4:	ab03      	add	r3, sp, #12
 8014cd6:	9300      	str	r3, [sp, #0]
 8014cd8:	462a      	mov	r2, r5
 8014cda:	4b0e      	ldr	r3, [pc, #56]	@ (8014d14 <_svfiprintf_r+0x1f0>)
 8014cdc:	a904      	add	r1, sp, #16
 8014cde:	4638      	mov	r0, r7
 8014ce0:	f3af 8000 	nop.w
 8014ce4:	1c42      	adds	r2, r0, #1
 8014ce6:	4606      	mov	r6, r0
 8014ce8:	d1d6      	bne.n	8014c98 <_svfiprintf_r+0x174>
 8014cea:	89ab      	ldrh	r3, [r5, #12]
 8014cec:	065b      	lsls	r3, r3, #25
 8014cee:	f53f af2d 	bmi.w	8014b4c <_svfiprintf_r+0x28>
 8014cf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014cf4:	e72c      	b.n	8014b50 <_svfiprintf_r+0x2c>
 8014cf6:	ab03      	add	r3, sp, #12
 8014cf8:	9300      	str	r3, [sp, #0]
 8014cfa:	462a      	mov	r2, r5
 8014cfc:	4b05      	ldr	r3, [pc, #20]	@ (8014d14 <_svfiprintf_r+0x1f0>)
 8014cfe:	a904      	add	r1, sp, #16
 8014d00:	4638      	mov	r0, r7
 8014d02:	f000 f879 	bl	8014df8 <_printf_i>
 8014d06:	e7ed      	b.n	8014ce4 <_svfiprintf_r+0x1c0>
 8014d08:	08015d05 	.word	0x08015d05
 8014d0c:	08015d0f 	.word	0x08015d0f
 8014d10:	00000000 	.word	0x00000000
 8014d14:	08014a6d 	.word	0x08014a6d
 8014d18:	08015d0b 	.word	0x08015d0b

08014d1c <_printf_common>:
 8014d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014d20:	4616      	mov	r6, r2
 8014d22:	4698      	mov	r8, r3
 8014d24:	688a      	ldr	r2, [r1, #8]
 8014d26:	690b      	ldr	r3, [r1, #16]
 8014d28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014d2c:	4293      	cmp	r3, r2
 8014d2e:	bfb8      	it	lt
 8014d30:	4613      	movlt	r3, r2
 8014d32:	6033      	str	r3, [r6, #0]
 8014d34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014d38:	4607      	mov	r7, r0
 8014d3a:	460c      	mov	r4, r1
 8014d3c:	b10a      	cbz	r2, 8014d42 <_printf_common+0x26>
 8014d3e:	3301      	adds	r3, #1
 8014d40:	6033      	str	r3, [r6, #0]
 8014d42:	6823      	ldr	r3, [r4, #0]
 8014d44:	0699      	lsls	r1, r3, #26
 8014d46:	bf42      	ittt	mi
 8014d48:	6833      	ldrmi	r3, [r6, #0]
 8014d4a:	3302      	addmi	r3, #2
 8014d4c:	6033      	strmi	r3, [r6, #0]
 8014d4e:	6825      	ldr	r5, [r4, #0]
 8014d50:	f015 0506 	ands.w	r5, r5, #6
 8014d54:	d106      	bne.n	8014d64 <_printf_common+0x48>
 8014d56:	f104 0a19 	add.w	sl, r4, #25
 8014d5a:	68e3      	ldr	r3, [r4, #12]
 8014d5c:	6832      	ldr	r2, [r6, #0]
 8014d5e:	1a9b      	subs	r3, r3, r2
 8014d60:	42ab      	cmp	r3, r5
 8014d62:	dc26      	bgt.n	8014db2 <_printf_common+0x96>
 8014d64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014d68:	6822      	ldr	r2, [r4, #0]
 8014d6a:	3b00      	subs	r3, #0
 8014d6c:	bf18      	it	ne
 8014d6e:	2301      	movne	r3, #1
 8014d70:	0692      	lsls	r2, r2, #26
 8014d72:	d42b      	bmi.n	8014dcc <_printf_common+0xb0>
 8014d74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014d78:	4641      	mov	r1, r8
 8014d7a:	4638      	mov	r0, r7
 8014d7c:	47c8      	blx	r9
 8014d7e:	3001      	adds	r0, #1
 8014d80:	d01e      	beq.n	8014dc0 <_printf_common+0xa4>
 8014d82:	6823      	ldr	r3, [r4, #0]
 8014d84:	6922      	ldr	r2, [r4, #16]
 8014d86:	f003 0306 	and.w	r3, r3, #6
 8014d8a:	2b04      	cmp	r3, #4
 8014d8c:	bf02      	ittt	eq
 8014d8e:	68e5      	ldreq	r5, [r4, #12]
 8014d90:	6833      	ldreq	r3, [r6, #0]
 8014d92:	1aed      	subeq	r5, r5, r3
 8014d94:	68a3      	ldr	r3, [r4, #8]
 8014d96:	bf0c      	ite	eq
 8014d98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014d9c:	2500      	movne	r5, #0
 8014d9e:	4293      	cmp	r3, r2
 8014da0:	bfc4      	itt	gt
 8014da2:	1a9b      	subgt	r3, r3, r2
 8014da4:	18ed      	addgt	r5, r5, r3
 8014da6:	2600      	movs	r6, #0
 8014da8:	341a      	adds	r4, #26
 8014daa:	42b5      	cmp	r5, r6
 8014dac:	d11a      	bne.n	8014de4 <_printf_common+0xc8>
 8014dae:	2000      	movs	r0, #0
 8014db0:	e008      	b.n	8014dc4 <_printf_common+0xa8>
 8014db2:	2301      	movs	r3, #1
 8014db4:	4652      	mov	r2, sl
 8014db6:	4641      	mov	r1, r8
 8014db8:	4638      	mov	r0, r7
 8014dba:	47c8      	blx	r9
 8014dbc:	3001      	adds	r0, #1
 8014dbe:	d103      	bne.n	8014dc8 <_printf_common+0xac>
 8014dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8014dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014dc8:	3501      	adds	r5, #1
 8014dca:	e7c6      	b.n	8014d5a <_printf_common+0x3e>
 8014dcc:	18e1      	adds	r1, r4, r3
 8014dce:	1c5a      	adds	r2, r3, #1
 8014dd0:	2030      	movs	r0, #48	@ 0x30
 8014dd2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014dd6:	4422      	add	r2, r4
 8014dd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014ddc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014de0:	3302      	adds	r3, #2
 8014de2:	e7c7      	b.n	8014d74 <_printf_common+0x58>
 8014de4:	2301      	movs	r3, #1
 8014de6:	4622      	mov	r2, r4
 8014de8:	4641      	mov	r1, r8
 8014dea:	4638      	mov	r0, r7
 8014dec:	47c8      	blx	r9
 8014dee:	3001      	adds	r0, #1
 8014df0:	d0e6      	beq.n	8014dc0 <_printf_common+0xa4>
 8014df2:	3601      	adds	r6, #1
 8014df4:	e7d9      	b.n	8014daa <_printf_common+0x8e>
	...

08014df8 <_printf_i>:
 8014df8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014dfc:	7e0f      	ldrb	r7, [r1, #24]
 8014dfe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014e00:	2f78      	cmp	r7, #120	@ 0x78
 8014e02:	4691      	mov	r9, r2
 8014e04:	4680      	mov	r8, r0
 8014e06:	460c      	mov	r4, r1
 8014e08:	469a      	mov	sl, r3
 8014e0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8014e0e:	d807      	bhi.n	8014e20 <_printf_i+0x28>
 8014e10:	2f62      	cmp	r7, #98	@ 0x62
 8014e12:	d80a      	bhi.n	8014e2a <_printf_i+0x32>
 8014e14:	2f00      	cmp	r7, #0
 8014e16:	f000 80d1 	beq.w	8014fbc <_printf_i+0x1c4>
 8014e1a:	2f58      	cmp	r7, #88	@ 0x58
 8014e1c:	f000 80b8 	beq.w	8014f90 <_printf_i+0x198>
 8014e20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014e24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014e28:	e03a      	b.n	8014ea0 <_printf_i+0xa8>
 8014e2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8014e2e:	2b15      	cmp	r3, #21
 8014e30:	d8f6      	bhi.n	8014e20 <_printf_i+0x28>
 8014e32:	a101      	add	r1, pc, #4	@ (adr r1, 8014e38 <_printf_i+0x40>)
 8014e34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014e38:	08014e91 	.word	0x08014e91
 8014e3c:	08014ea5 	.word	0x08014ea5
 8014e40:	08014e21 	.word	0x08014e21
 8014e44:	08014e21 	.word	0x08014e21
 8014e48:	08014e21 	.word	0x08014e21
 8014e4c:	08014e21 	.word	0x08014e21
 8014e50:	08014ea5 	.word	0x08014ea5
 8014e54:	08014e21 	.word	0x08014e21
 8014e58:	08014e21 	.word	0x08014e21
 8014e5c:	08014e21 	.word	0x08014e21
 8014e60:	08014e21 	.word	0x08014e21
 8014e64:	08014fa3 	.word	0x08014fa3
 8014e68:	08014ecf 	.word	0x08014ecf
 8014e6c:	08014f5d 	.word	0x08014f5d
 8014e70:	08014e21 	.word	0x08014e21
 8014e74:	08014e21 	.word	0x08014e21
 8014e78:	08014fc5 	.word	0x08014fc5
 8014e7c:	08014e21 	.word	0x08014e21
 8014e80:	08014ecf 	.word	0x08014ecf
 8014e84:	08014e21 	.word	0x08014e21
 8014e88:	08014e21 	.word	0x08014e21
 8014e8c:	08014f65 	.word	0x08014f65
 8014e90:	6833      	ldr	r3, [r6, #0]
 8014e92:	1d1a      	adds	r2, r3, #4
 8014e94:	681b      	ldr	r3, [r3, #0]
 8014e96:	6032      	str	r2, [r6, #0]
 8014e98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014e9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014ea0:	2301      	movs	r3, #1
 8014ea2:	e09c      	b.n	8014fde <_printf_i+0x1e6>
 8014ea4:	6833      	ldr	r3, [r6, #0]
 8014ea6:	6820      	ldr	r0, [r4, #0]
 8014ea8:	1d19      	adds	r1, r3, #4
 8014eaa:	6031      	str	r1, [r6, #0]
 8014eac:	0606      	lsls	r6, r0, #24
 8014eae:	d501      	bpl.n	8014eb4 <_printf_i+0xbc>
 8014eb0:	681d      	ldr	r5, [r3, #0]
 8014eb2:	e003      	b.n	8014ebc <_printf_i+0xc4>
 8014eb4:	0645      	lsls	r5, r0, #25
 8014eb6:	d5fb      	bpl.n	8014eb0 <_printf_i+0xb8>
 8014eb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014ebc:	2d00      	cmp	r5, #0
 8014ebe:	da03      	bge.n	8014ec8 <_printf_i+0xd0>
 8014ec0:	232d      	movs	r3, #45	@ 0x2d
 8014ec2:	426d      	negs	r5, r5
 8014ec4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014ec8:	4858      	ldr	r0, [pc, #352]	@ (801502c <_printf_i+0x234>)
 8014eca:	230a      	movs	r3, #10
 8014ecc:	e011      	b.n	8014ef2 <_printf_i+0xfa>
 8014ece:	6821      	ldr	r1, [r4, #0]
 8014ed0:	6833      	ldr	r3, [r6, #0]
 8014ed2:	0608      	lsls	r0, r1, #24
 8014ed4:	f853 5b04 	ldr.w	r5, [r3], #4
 8014ed8:	d402      	bmi.n	8014ee0 <_printf_i+0xe8>
 8014eda:	0649      	lsls	r1, r1, #25
 8014edc:	bf48      	it	mi
 8014ede:	b2ad      	uxthmi	r5, r5
 8014ee0:	2f6f      	cmp	r7, #111	@ 0x6f
 8014ee2:	4852      	ldr	r0, [pc, #328]	@ (801502c <_printf_i+0x234>)
 8014ee4:	6033      	str	r3, [r6, #0]
 8014ee6:	bf14      	ite	ne
 8014ee8:	230a      	movne	r3, #10
 8014eea:	2308      	moveq	r3, #8
 8014eec:	2100      	movs	r1, #0
 8014eee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014ef2:	6866      	ldr	r6, [r4, #4]
 8014ef4:	60a6      	str	r6, [r4, #8]
 8014ef6:	2e00      	cmp	r6, #0
 8014ef8:	db05      	blt.n	8014f06 <_printf_i+0x10e>
 8014efa:	6821      	ldr	r1, [r4, #0]
 8014efc:	432e      	orrs	r6, r5
 8014efe:	f021 0104 	bic.w	r1, r1, #4
 8014f02:	6021      	str	r1, [r4, #0]
 8014f04:	d04b      	beq.n	8014f9e <_printf_i+0x1a6>
 8014f06:	4616      	mov	r6, r2
 8014f08:	fbb5 f1f3 	udiv	r1, r5, r3
 8014f0c:	fb03 5711 	mls	r7, r3, r1, r5
 8014f10:	5dc7      	ldrb	r7, [r0, r7]
 8014f12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014f16:	462f      	mov	r7, r5
 8014f18:	42bb      	cmp	r3, r7
 8014f1a:	460d      	mov	r5, r1
 8014f1c:	d9f4      	bls.n	8014f08 <_printf_i+0x110>
 8014f1e:	2b08      	cmp	r3, #8
 8014f20:	d10b      	bne.n	8014f3a <_printf_i+0x142>
 8014f22:	6823      	ldr	r3, [r4, #0]
 8014f24:	07df      	lsls	r7, r3, #31
 8014f26:	d508      	bpl.n	8014f3a <_printf_i+0x142>
 8014f28:	6923      	ldr	r3, [r4, #16]
 8014f2a:	6861      	ldr	r1, [r4, #4]
 8014f2c:	4299      	cmp	r1, r3
 8014f2e:	bfde      	ittt	le
 8014f30:	2330      	movle	r3, #48	@ 0x30
 8014f32:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014f36:	f106 36ff 	addle.w	r6, r6, #4294967295
 8014f3a:	1b92      	subs	r2, r2, r6
 8014f3c:	6122      	str	r2, [r4, #16]
 8014f3e:	f8cd a000 	str.w	sl, [sp]
 8014f42:	464b      	mov	r3, r9
 8014f44:	aa03      	add	r2, sp, #12
 8014f46:	4621      	mov	r1, r4
 8014f48:	4640      	mov	r0, r8
 8014f4a:	f7ff fee7 	bl	8014d1c <_printf_common>
 8014f4e:	3001      	adds	r0, #1
 8014f50:	d14a      	bne.n	8014fe8 <_printf_i+0x1f0>
 8014f52:	f04f 30ff 	mov.w	r0, #4294967295
 8014f56:	b004      	add	sp, #16
 8014f58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f5c:	6823      	ldr	r3, [r4, #0]
 8014f5e:	f043 0320 	orr.w	r3, r3, #32
 8014f62:	6023      	str	r3, [r4, #0]
 8014f64:	4832      	ldr	r0, [pc, #200]	@ (8015030 <_printf_i+0x238>)
 8014f66:	2778      	movs	r7, #120	@ 0x78
 8014f68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8014f6c:	6823      	ldr	r3, [r4, #0]
 8014f6e:	6831      	ldr	r1, [r6, #0]
 8014f70:	061f      	lsls	r7, r3, #24
 8014f72:	f851 5b04 	ldr.w	r5, [r1], #4
 8014f76:	d402      	bmi.n	8014f7e <_printf_i+0x186>
 8014f78:	065f      	lsls	r7, r3, #25
 8014f7a:	bf48      	it	mi
 8014f7c:	b2ad      	uxthmi	r5, r5
 8014f7e:	6031      	str	r1, [r6, #0]
 8014f80:	07d9      	lsls	r1, r3, #31
 8014f82:	bf44      	itt	mi
 8014f84:	f043 0320 	orrmi.w	r3, r3, #32
 8014f88:	6023      	strmi	r3, [r4, #0]
 8014f8a:	b11d      	cbz	r5, 8014f94 <_printf_i+0x19c>
 8014f8c:	2310      	movs	r3, #16
 8014f8e:	e7ad      	b.n	8014eec <_printf_i+0xf4>
 8014f90:	4826      	ldr	r0, [pc, #152]	@ (801502c <_printf_i+0x234>)
 8014f92:	e7e9      	b.n	8014f68 <_printf_i+0x170>
 8014f94:	6823      	ldr	r3, [r4, #0]
 8014f96:	f023 0320 	bic.w	r3, r3, #32
 8014f9a:	6023      	str	r3, [r4, #0]
 8014f9c:	e7f6      	b.n	8014f8c <_printf_i+0x194>
 8014f9e:	4616      	mov	r6, r2
 8014fa0:	e7bd      	b.n	8014f1e <_printf_i+0x126>
 8014fa2:	6833      	ldr	r3, [r6, #0]
 8014fa4:	6825      	ldr	r5, [r4, #0]
 8014fa6:	6961      	ldr	r1, [r4, #20]
 8014fa8:	1d18      	adds	r0, r3, #4
 8014faa:	6030      	str	r0, [r6, #0]
 8014fac:	062e      	lsls	r6, r5, #24
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	d501      	bpl.n	8014fb6 <_printf_i+0x1be>
 8014fb2:	6019      	str	r1, [r3, #0]
 8014fb4:	e002      	b.n	8014fbc <_printf_i+0x1c4>
 8014fb6:	0668      	lsls	r0, r5, #25
 8014fb8:	d5fb      	bpl.n	8014fb2 <_printf_i+0x1ba>
 8014fba:	8019      	strh	r1, [r3, #0]
 8014fbc:	2300      	movs	r3, #0
 8014fbe:	6123      	str	r3, [r4, #16]
 8014fc0:	4616      	mov	r6, r2
 8014fc2:	e7bc      	b.n	8014f3e <_printf_i+0x146>
 8014fc4:	6833      	ldr	r3, [r6, #0]
 8014fc6:	1d1a      	adds	r2, r3, #4
 8014fc8:	6032      	str	r2, [r6, #0]
 8014fca:	681e      	ldr	r6, [r3, #0]
 8014fcc:	6862      	ldr	r2, [r4, #4]
 8014fce:	2100      	movs	r1, #0
 8014fd0:	4630      	mov	r0, r6
 8014fd2:	f7eb f98d 	bl	80002f0 <memchr>
 8014fd6:	b108      	cbz	r0, 8014fdc <_printf_i+0x1e4>
 8014fd8:	1b80      	subs	r0, r0, r6
 8014fda:	6060      	str	r0, [r4, #4]
 8014fdc:	6863      	ldr	r3, [r4, #4]
 8014fde:	6123      	str	r3, [r4, #16]
 8014fe0:	2300      	movs	r3, #0
 8014fe2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014fe6:	e7aa      	b.n	8014f3e <_printf_i+0x146>
 8014fe8:	6923      	ldr	r3, [r4, #16]
 8014fea:	4632      	mov	r2, r6
 8014fec:	4649      	mov	r1, r9
 8014fee:	4640      	mov	r0, r8
 8014ff0:	47d0      	blx	sl
 8014ff2:	3001      	adds	r0, #1
 8014ff4:	d0ad      	beq.n	8014f52 <_printf_i+0x15a>
 8014ff6:	6823      	ldr	r3, [r4, #0]
 8014ff8:	079b      	lsls	r3, r3, #30
 8014ffa:	d413      	bmi.n	8015024 <_printf_i+0x22c>
 8014ffc:	68e0      	ldr	r0, [r4, #12]
 8014ffe:	9b03      	ldr	r3, [sp, #12]
 8015000:	4298      	cmp	r0, r3
 8015002:	bfb8      	it	lt
 8015004:	4618      	movlt	r0, r3
 8015006:	e7a6      	b.n	8014f56 <_printf_i+0x15e>
 8015008:	2301      	movs	r3, #1
 801500a:	4632      	mov	r2, r6
 801500c:	4649      	mov	r1, r9
 801500e:	4640      	mov	r0, r8
 8015010:	47d0      	blx	sl
 8015012:	3001      	adds	r0, #1
 8015014:	d09d      	beq.n	8014f52 <_printf_i+0x15a>
 8015016:	3501      	adds	r5, #1
 8015018:	68e3      	ldr	r3, [r4, #12]
 801501a:	9903      	ldr	r1, [sp, #12]
 801501c:	1a5b      	subs	r3, r3, r1
 801501e:	42ab      	cmp	r3, r5
 8015020:	dcf2      	bgt.n	8015008 <_printf_i+0x210>
 8015022:	e7eb      	b.n	8014ffc <_printf_i+0x204>
 8015024:	2500      	movs	r5, #0
 8015026:	f104 0619 	add.w	r6, r4, #25
 801502a:	e7f5      	b.n	8015018 <_printf_i+0x220>
 801502c:	08015d16 	.word	0x08015d16
 8015030:	08015d27 	.word	0x08015d27

08015034 <memmove>:
 8015034:	4288      	cmp	r0, r1
 8015036:	b510      	push	{r4, lr}
 8015038:	eb01 0402 	add.w	r4, r1, r2
 801503c:	d902      	bls.n	8015044 <memmove+0x10>
 801503e:	4284      	cmp	r4, r0
 8015040:	4623      	mov	r3, r4
 8015042:	d807      	bhi.n	8015054 <memmove+0x20>
 8015044:	1e43      	subs	r3, r0, #1
 8015046:	42a1      	cmp	r1, r4
 8015048:	d008      	beq.n	801505c <memmove+0x28>
 801504a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801504e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015052:	e7f8      	b.n	8015046 <memmove+0x12>
 8015054:	4402      	add	r2, r0
 8015056:	4601      	mov	r1, r0
 8015058:	428a      	cmp	r2, r1
 801505a:	d100      	bne.n	801505e <memmove+0x2a>
 801505c:	bd10      	pop	{r4, pc}
 801505e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015062:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015066:	e7f7      	b.n	8015058 <memmove+0x24>

08015068 <_sbrk_r>:
 8015068:	b538      	push	{r3, r4, r5, lr}
 801506a:	4d06      	ldr	r5, [pc, #24]	@ (8015084 <_sbrk_r+0x1c>)
 801506c:	2300      	movs	r3, #0
 801506e:	4604      	mov	r4, r0
 8015070:	4608      	mov	r0, r1
 8015072:	602b      	str	r3, [r5, #0]
 8015074:	f7ed fd0c 	bl	8002a90 <_sbrk>
 8015078:	1c43      	adds	r3, r0, #1
 801507a:	d102      	bne.n	8015082 <_sbrk_r+0x1a>
 801507c:	682b      	ldr	r3, [r5, #0]
 801507e:	b103      	cbz	r3, 8015082 <_sbrk_r+0x1a>
 8015080:	6023      	str	r3, [r4, #0]
 8015082:	bd38      	pop	{r3, r4, r5, pc}
 8015084:	24003010 	.word	0x24003010

08015088 <_realloc_r>:
 8015088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801508c:	4607      	mov	r7, r0
 801508e:	4614      	mov	r4, r2
 8015090:	460d      	mov	r5, r1
 8015092:	b921      	cbnz	r1, 801509e <_realloc_r+0x16>
 8015094:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015098:	4611      	mov	r1, r2
 801509a:	f7ff bbc3 	b.w	8014824 <_malloc_r>
 801509e:	b92a      	cbnz	r2, 80150ac <_realloc_r+0x24>
 80150a0:	f7ff fb54 	bl	801474c <_free_r>
 80150a4:	4625      	mov	r5, r4
 80150a6:	4628      	mov	r0, r5
 80150a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150ac:	f000 f81a 	bl	80150e4 <_malloc_usable_size_r>
 80150b0:	4284      	cmp	r4, r0
 80150b2:	4606      	mov	r6, r0
 80150b4:	d802      	bhi.n	80150bc <_realloc_r+0x34>
 80150b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80150ba:	d8f4      	bhi.n	80150a6 <_realloc_r+0x1e>
 80150bc:	4621      	mov	r1, r4
 80150be:	4638      	mov	r0, r7
 80150c0:	f7ff fbb0 	bl	8014824 <_malloc_r>
 80150c4:	4680      	mov	r8, r0
 80150c6:	b908      	cbnz	r0, 80150cc <_realloc_r+0x44>
 80150c8:	4645      	mov	r5, r8
 80150ca:	e7ec      	b.n	80150a6 <_realloc_r+0x1e>
 80150cc:	42b4      	cmp	r4, r6
 80150ce:	4622      	mov	r2, r4
 80150d0:	4629      	mov	r1, r5
 80150d2:	bf28      	it	cs
 80150d4:	4632      	movcs	r2, r6
 80150d6:	f7ff fb2b 	bl	8014730 <memcpy>
 80150da:	4629      	mov	r1, r5
 80150dc:	4638      	mov	r0, r7
 80150de:	f7ff fb35 	bl	801474c <_free_r>
 80150e2:	e7f1      	b.n	80150c8 <_realloc_r+0x40>

080150e4 <_malloc_usable_size_r>:
 80150e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80150e8:	1f18      	subs	r0, r3, #4
 80150ea:	2b00      	cmp	r3, #0
 80150ec:	bfbc      	itt	lt
 80150ee:	580b      	ldrlt	r3, [r1, r0]
 80150f0:	18c0      	addlt	r0, r0, r3
 80150f2:	4770      	bx	lr

080150f4 <_init>:
 80150f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150f6:	bf00      	nop
 80150f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150fa:	bc08      	pop	{r3}
 80150fc:	469e      	mov	lr, r3
 80150fe:	4770      	bx	lr

08015100 <_fini>:
 8015100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015102:	bf00      	nop
 8015104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015106:	bc08      	pop	{r3}
 8015108:	469e      	mov	lr, r3
 801510a:	4770      	bx	lr
