{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79987,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000130215,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 9.27379e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.13634e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 9.27379e-05,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 12.512,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 41.2896,
	"finish__design__instance__count__class:timing_repair_buffer": 9,
	"finish__design__instance__area__class:timing_repair_buffer": 33.7824,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 161.405,
	"finish__design__instance__count__class:multi_input_combinational_cell": 32,
	"finish__design__instance__area__class:multi_input_combinational_cell": 206.448,
	"finish__design__instance__count": 54,
	"finish__design__instance__area": 455.437,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.52779,
	"finish__clock__skew__setup": 0.00271834,
	"finish__clock__skew__hold": 0.00271834,
	"finish__timing__drv__max_slew_limit": 0.86174,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.947214,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000121239,
	"finish__power__switching__total": 3.06188e-05,
	"finish__power__leakage__total": 1.76131e-10,
	"finish__power__total": 0.000151858,
	"finish__design__io": 12,
	"finish__design__die__area": 4067.25,
	"finish__design__core__area": 3661.01,
	"finish__design__instance__count": 102,
	"finish__design__instance__area": 515.494,
	"finish__design__instance__count__stdcell": 102,
	"finish__design__instance__area__stdcell": 515.494,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.140807,
	"finish__design__instance__utilization__stdcell": 0.140807,
	"finish__design__rows": 22,
	"finish__design__rows:unithd": 22,
	"finish__design__sites": 2926,
	"finish__design__sites:unithd": 2926,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}