
---------- Begin Simulation Statistics ----------
final_tick                               126687327500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1782                       # Simulator instruction rate (inst/s)
host_mem_usage                               17765160                       # Number of bytes of host memory used
host_op_rate                                     1825                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 73466.97                       # Real time elapsed on the host
host_tick_rate                                 298520                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   130903991                       # Number of instructions simulated
sim_ops                                     134061535                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021931                       # Number of seconds simulated
sim_ticks                                 21931363125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.332234                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  173491                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               224345                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1864                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14080                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            218553                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25818                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27817                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1999                       # Number of indirect misses.
system.cpu.branchPred.lookups                  389432                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63720                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2624                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2403659                       # Number of instructions committed
system.cpu.committedOps                       2591581                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.697290                       # CPI: cycles per instruction
system.cpu.discardedOps                         42122                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1654281                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            417538                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           189038                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3539936                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.370742                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1763                       # number of quiesce instructions executed
system.cpu.numCycles                          6483366                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1763                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1842028     71.08%     71.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                   5790      0.22%     71.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                 456799     17.63%     88.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                286964     11.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2591581                       # Class of committed instruction
system.cpu.quiesceCycles                     28606815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2943430                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          555                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21138                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              749283                       # Transaction distribution
system.membus.trans_dist::ReadResp             759020                       # Transaction distribution
system.membus.trans_dist::WriteReq             263263                       # Transaction distribution
system.membus.trans_dist::WriteResp            263263                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2019                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8467                       # Transaction distribution
system.membus.trans_dist::ReadExReq               906                       # Transaction distribution
system.membus.trans_dist::ReadExResp              907                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1964                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        23161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        23161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         7050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        29434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1988608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1988608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2056865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       497472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       497472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        14100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       311488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        38786                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       365846                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64498774                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1023561                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000563                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023716                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1022985     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     576      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1023561                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2286832375                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            37335875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            22417921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             6987500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           36466695                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4412357260                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           39281250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       493568                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       493568                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1509757                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1509757                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        15840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        13594                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        29434                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3977216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3977216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4006650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        17424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        21362                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        38786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     63674242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7024352250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          4278052                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          664                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   5766152975                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2990461000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       747520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       747520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       246784                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       246784                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1988608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1988608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1153272                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1153272    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1153272                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2429131000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3984384000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     91226112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     15794176                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    107020288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     51904512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     47841280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     99745792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     22806528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       493568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     23300096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     12976128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1495040                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     14471168                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4159618875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    720163900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4879782775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2366679705                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2181409324                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4548089028                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6526298579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2901573224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9427871803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       497472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       498944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       497472                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       497472                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7773                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7796                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22683132                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        67118                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22750250                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22683132                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22683132                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22683132                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        67118                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22750250                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     47841280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         182272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48023552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       129216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     15794176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15923392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       747520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              750368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2019                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       246784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             248803                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2181409324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8311020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2189720344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5891836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    720163900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            726055736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5891836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2901573224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8311020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2915776080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    993560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000375066000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1345128                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             264994                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      750367                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     248803                       # Number of write requests accepted
system.mem_ctrls.readBursts                    750367                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   248803                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    749                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             46855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             46845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             46828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             46867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             46854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             46878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            46852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            46839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            46845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            46806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            46869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15542                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  24086646390                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3748095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             43764145140                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32131.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.01                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58381.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       363                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   699036                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  230687                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                750367                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               248803                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  661016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   26365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   26311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   26105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    730                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        68696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.156749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.843371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.586029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2115      3.08%      3.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2000      2.91%      5.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1037      1.51%      7.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1151      1.68%      9.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1345      1.96%     11.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          830      1.21%     12.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          934      1.36%     13.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1112      1.62%     15.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58172     84.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        68696                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2766.125461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1949.896398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            48     17.71%     17.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           46     16.97%     34.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      3.32%     38.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9      3.32%     41.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           84     31.00%     72.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.37%     72.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      2.58%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           22      8.12%     83.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           25      9.23%     92.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           20      7.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     918.088561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    652.539476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    318.650475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     11.07%     11.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.48%     12.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          237     87.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               47975616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15923328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48023488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15923392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2187.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       726.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2189.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    726.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21930427625                       # Total gap between requests
system.mem_ctrls.avgGap                      21948.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     47793664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       181952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       130112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     15793216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2179238186.317705154419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8296429.134976534173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5932690.971300490201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 720120127.052066206932                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       747520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2019                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       246784                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  43654715585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    109429555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  72118620875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 377539653250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58399.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38436.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35719970.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1529838.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         33897310.650001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         23658902.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1363369556.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       345772579.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209937741.299983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     367104093.225014                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     158314696.499997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2502054879.824964                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.085698                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8135004960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1186500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12609975040                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                3526                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1763                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10141774.390244                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2011454.502198                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1763    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5696625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11980000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1763                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    108807379250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17879948250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       767245                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           767245                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       767245                       # number of overall hits
system.cpu.icache.overall_hits::total          767245                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7773                       # number of overall misses
system.cpu.icache.overall_misses::total          7773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    337603750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    337603750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    337603750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    337603750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       775018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       775018                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       775018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       775018                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43432.876624                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43432.876624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43432.876624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43432.876624                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    325427625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    325427625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    325427625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    325427625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41866.412582                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41866.412582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41866.412582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41866.412582                       # average overall mshr miss latency
system.cpu.icache.replacements                   7615                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       767245                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          767245                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    337603750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    337603750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       775018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       775018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43432.876624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43432.876624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    325427625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    325427625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41866.412582                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41866.412582                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           396.658388                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5099257                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7615                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            669.633224                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   396.658388                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.774723                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.774723                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1557809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1557809                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       725346                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           725346                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       725346                       # number of overall hits
system.cpu.dcache.overall_hits::total          725346                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3763                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3763                       # number of overall misses
system.cpu.dcache.overall_misses::total          3763                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    270638875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    270638875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    270638875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    270638875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       729109                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       729109                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       729109                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       729109                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005161                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005161                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005161                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005161                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71921.040393                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71921.040393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71921.040393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71921.040393                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2019                       # number of writebacks
system.cpu.dcache.writebacks::total              2019                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          893                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          893                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        18242                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        18242                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    203700875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    203700875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    203700875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    203700875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     38296500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     38296500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003936                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003936                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70975.914634                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70975.914634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70975.914634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70975.914634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2099.358623                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2099.358623                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   2871                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       458108                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          458108                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    158185375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    158185375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       460241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       460241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74160.982185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74160.982185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1964                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1964                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1763                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1763                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    143942625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    143942625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     38296500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     38296500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73290.542261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73290.542261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.348270                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.348270                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       267238                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         267238                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    112453500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    112453500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       268868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       268868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68989.877301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68989.877301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        16479                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        16479                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     59758250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     59758250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65958.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65958.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               97578                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.987461                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2919307                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2919307                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 126687327500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               126688101250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1782                       # Simulator instruction rate (inst/s)
host_mem_usage                               17765160                       # Number of bytes of host memory used
host_op_rate                                     1825                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 73468.22                       # Real time elapsed on the host
host_tick_rate                                 298526                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   130904761                       # Number of instructions simulated
sim_ops                                     134062481                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021932                       # Number of seconds simulated
sim_ticks                                 21932136875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.312703                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  173533                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               224456                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1864                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14095                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            218586                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25818                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27817                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1999                       # Number of indirect misses.
system.cpu.branchPred.lookups                  389593                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63758                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2624                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2404429                       # Number of instructions committed
system.cpu.committedOps                       2592527                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.696941                       # CPI: cycles per instruction
system.cpu.discardedOps                         42165                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1654821                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            417781                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           189112                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3540187                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.370790                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1763                       # number of quiesce instructions executed
system.cpu.numCycles                          6484604                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1763                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1842579     71.07%     71.07% # Class of committed instruction
system.cpu.op_class_0::IntMult                   5790      0.22%     71.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                 457017     17.63%     88.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                287140     11.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2592527                       # Class of committed instruction
system.cpu.quiesceCycles                     28606815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2944417                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          555                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              749283                       # Transaction distribution
system.membus.trans_dist::ReadResp             759022                       # Transaction distribution
system.membus.trans_dist::WriteReq             263263                       # Transaction distribution
system.membus.trans_dist::WriteResp            263263                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2020                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8468                       # Transaction distribution
system.membus.trans_dist::ReadExReq               906                       # Transaction distribution
system.membus.trans_dist::ReadExResp              907                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1966                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        23161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        23161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         7050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        29434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1988608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1988608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2056871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       497472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       497472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        14100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       311680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        38786                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       366038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64498966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1023563                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000563                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023715                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1022987     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     576      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1023563                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2286842000                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            37335875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            22417921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             6987500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           36478195                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4412357260                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           39281250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       493568                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       493568                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1509757                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1509757                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        15840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        13594                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        29434                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3977216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3977216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4006650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        17424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        21362                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        38786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     63674242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7024352250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          4278052                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          664                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   5766152975                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2990461000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       747520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       747520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       246784                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       246784                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1988608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1988608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     63635456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1153272                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1153272    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1153272                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2429131000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3984384000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     91226112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     15794176                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    107020288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     51904512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     47841280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     99745792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     22806528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       493568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     23300096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     12976128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1495040                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     14471168                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4159472126                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    720138493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4879610619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2366596210                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2181332365                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4547928575                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6526068336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2901470858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9427539194                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       497472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       498944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       497472                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       497472                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7773                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7796                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22682332                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        67116                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22749448                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22682332                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22682332                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22682332                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        67116                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22749448                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     47841280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         182400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48023680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       129280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     15794176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15923456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       747520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              750370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2020                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       246784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             248804                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2181332365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8316563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2189648928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5894546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    720138493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            726033040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5894546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2901470858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8316563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2915681968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    993560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000375066000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1345133                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             264994                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      750369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     248804                       # Number of write requests accepted
system.mem_ctrls.readBursts                    750369                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   248804                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    749                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             46855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             46845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             46828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             46867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             46854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             46878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            46852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            46839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            46845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            46807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            46870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15542                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  24086700390                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3748105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             43764251640                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32131.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.01                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58381.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       363                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   699036                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  230687                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                750369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               248804                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  661016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   26365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   26311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   26105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    730                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        68697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.154388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.842246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.584979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2115      3.08%      3.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2000      2.91%      5.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1037      1.51%      7.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1151      1.68%      9.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1345      1.96%     11.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          830      1.21%     12.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          935      1.36%     13.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1112      1.62%     15.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58172     84.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        68697                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2766.125461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1949.896398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            48     17.71%     17.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           46     16.97%     34.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      3.32%     38.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9      3.32%     41.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           84     31.00%     72.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.37%     72.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      2.58%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           22      8.12%     83.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           25      9.23%     92.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           20      7.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     918.088561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    652.539476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    318.650475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     11.07%     11.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.48%     12.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          237     87.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               47975744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15923328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48023616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15923456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2187.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       726.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2189.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    726.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21932011875                       # Total gap between requests
system.mem_ctrls.avgGap                      21950.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     47793664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       182080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       130112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     15793216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2179161304.363326072693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8301972.627553191967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5932481.670233967714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 720094721.732398390770                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       747520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2020                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       246784                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  43654715585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    109536055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  72118620875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 377539653250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58399.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38447.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35702287.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1529838.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         33898297.500001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         23659246.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1363373193.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       345772579.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209937741.299983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     367125007.687514                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     158314696.499997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2502080763.037464                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.082854                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8135004960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1186500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12610748790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                3526                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1763                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10141774.390244                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2011454.502198                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1763    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5696625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11980000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1763                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    108808153000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17879948250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       767506                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           767506                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       767506                       # number of overall hits
system.cpu.icache.overall_hits::total          767506                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7773                       # number of overall misses
system.cpu.icache.overall_misses::total          7773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    337603750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    337603750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    337603750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    337603750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       775279                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       775279                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       775279                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       775279                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010026                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010026                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43432.876624                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43432.876624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43432.876624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43432.876624                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    325427625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    325427625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    325427625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    325427625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41866.412582                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41866.412582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41866.412582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41866.412582                       # average overall mshr miss latency
system.cpu.icache.replacements                   7615                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       767506                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          767506                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    337603750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    337603750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       775279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       775279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43432.876624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43432.876624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    325427625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    325427625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41866.412582                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41866.412582                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           396.658435                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34017586                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8013                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4245.299638                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   396.658435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.774724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.774724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1558331                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1558331                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       725753                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           725753                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       725753                       # number of overall hits
system.cpu.dcache.overall_hits::total          725753                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3765                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3765                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3765                       # number of overall misses
system.cpu.dcache.overall_misses::total          3765                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    270812000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    270812000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    270812000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    270812000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       729518                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       729518                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       729518                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       729518                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005161                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005161                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005161                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005161                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71928.818061                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71928.818061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71928.818061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71928.818061                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2020                       # number of writebacks
system.cpu.dcache.writebacks::total              2020                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          893                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          893                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        18242                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        18242                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    203871500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    203871500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    203871500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    203871500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     38296500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     38296500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003937                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003937                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003937                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003937                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70985.898329                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70985.898329                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70985.898329                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70985.898329                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2099.358623                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2099.358623                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   2873                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       458339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          458339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    158358500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    158358500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       460474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       460474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004637                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004637                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74172.599532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74172.599532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1966                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1966                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1763                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1763                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    144113250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    144113250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     38296500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     38296500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004270                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004270                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73302.772126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73302.772126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.348270                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.348270                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       267414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         267414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    112453500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    112453500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       269044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       269044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68989.877301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68989.877301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        16479                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        16479                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     59758250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     59758250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65958.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65958.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              732221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3385                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            216.313442                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2920945                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2920945                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 126688101250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
