
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707397    0.002578    6.083382 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083382   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000366   20.564785 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828   20.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000574   20.988186 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888186   clock uncertainty
                                  0.000000   20.888186   clock reconvergence pessimism
                                  0.393869   21.282055   library recovery time
                                             21.282055   data required time
---------------------------------------------------------------------------------------------
                                             21.282055   data required time
                                             -6.083382   data arrival time
---------------------------------------------------------------------------------------------
                                             15.198673   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000762    0.992463 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027652    0.889927    2.072059    3.064522 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.889927    0.000451    3.064973 ^ _131_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015757    0.623136    1.016293    4.081265 ^ _131_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _066_ (net)
                      0.623136    0.000104    4.081369 ^ _134_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.020718    0.700904    0.834659    4.916028 ^ _134_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _068_ (net)
                      0.700904    0.000235    4.916264 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005244    0.430579    0.335025    5.251288 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.430579    0.000103    5.251391 v _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005988    0.565290    0.438407    5.689798 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.565290    0.000083    5.689882 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.689882   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000750   20.992451 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892450   clock uncertainty
                                  0.000000   20.892450   clock reconvergence pessimism
                                 -0.670653   20.221798   library setup time
                                             20.221798   data required time
---------------------------------------------------------------------------------------------
                                             20.221798   data required time
                                             -5.689882   data arrival time
---------------------------------------------------------------------------------------------
                                             14.531917   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 8 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 unclocked register/latch pins.
  _168_/CLK
  _181_/CLK
  _182_/CLK
  _183_/CLK
  _184_/CLK
  _185_/CLK
  _186_/CLK
  _187_/CLK
  _188_/CLK
  _189_/CLK
  _190_/CLK
  _191_/CLK
  _192_/CLK
  _193_/CLK
  _194_/CLK
  _195_/CLK
  _196_/CLK
  _197_/CLK
Warning: There are 48 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _168_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
