

================================================================
== Vitis HLS Report for 'output_assignment'
================================================================
* Date:           Wed Apr  2 21:07:19 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        WOMBAT_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  2.282 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.28>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [src/algo_unpacked.cpp:49]   --->   Operation 2 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%WOMBAT_out_V_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %WOMBAT_out_V_read" [src/algo_unpacked.cpp:49]   --->   Operation 3 'read' 'WOMBAT_out_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ret_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 10, i32 15"   --->   Operation 4 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node ret_V_12)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %WOMBAT_out_V_read_1, i32 15"   --->   Operation 5 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln902 = trunc i64 %WOMBAT_out_V_read_1"   --->   Operation 6 'trunc' 'trunc_ln902' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.94ns)   --->   "%icmp_ln902 = icmp_eq  i10 %trunc_ln902, i10 0"   --->   Operation 7 'icmp' 'icmp_ln902' <Predicate = (p_Result_s)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.18ns)   --->   "%ret_V_1 = add i6 %ret_V, i6 1"   --->   Operation 8 'add' 'ret_V_1' <Predicate = (!icmp_ln902 & p_Result_s)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node ret_V_12)   --->   "%select_ln901 = select i1 %icmp_ln902, i6 %ret_V, i6 %ret_V_1"   --->   Operation 9 'select' 'select_ln901' <Predicate = (p_Result_s)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.60ns) (out node of the LUT)   --->   "%ret_V_12 = select i1 %p_Result_s, i6 %select_ln901, i6 %ret_V"   --->   Operation 10 'select' 'ret_V_12' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ieta_val = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V_12, i32 5"   --->   Operation 11 'bitselect' 'ieta_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.49ns)   --->   "%select_ln674 = select i1 %ieta_val, i8 255, i8 0"   --->   Operation 12 'select' 'select_ln674' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln674 = sext i6 %ret_V_12"   --->   Operation 13 'sext' 'sext_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ret_V_3 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 26, i32 31"   --->   Operation 14 'partselect' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node ret_V_13)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %WOMBAT_out_V_read_1, i32 31"   --->   Operation 15 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 16, i32 25"   --->   Operation 16 'partselect' 'p_Result_6' <Predicate = (p_Result_1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%icmp_ln902_1 = icmp_eq  i10 %p_Result_6, i10 0"   --->   Operation 17 'icmp' 'icmp_ln902_1' <Predicate = (p_Result_1)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.18ns)   --->   "%ret_V_4 = add i6 %ret_V_3, i6 1"   --->   Operation 18 'add' 'ret_V_4' <Predicate = (!icmp_ln902_1 & p_Result_1)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node ret_V_13)   --->   "%select_ln901_1 = select i1 %icmp_ln902_1, i6 %ret_V_3, i6 %ret_V_4"   --->   Operation 19 'select' 'select_ln901_1' <Predicate = (p_Result_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.60ns) (out node of the LUT)   --->   "%ret_V_13 = select i1 %p_Result_1, i6 %select_ln901_1, i6 %ret_V_3"   --->   Operation 20 'select' 'ret_V_13' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ieta_val_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V_13, i32 5"   --->   Operation 21 'bitselect' 'ieta_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.49ns)   --->   "%select_ln674_1 = select i1 %ieta_val_1, i8 255, i8 0"   --->   Operation 22 'select' 'select_ln674_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln674_1 = sext i6 %ret_V_13"   --->   Operation 23 'sext' 'sext_ln674_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_V_6 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 42, i32 47"   --->   Operation 24 'partselect' 'ret_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node ret_V_14)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %WOMBAT_out_V_read_1, i32 47"   --->   Operation 25 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 32, i32 41"   --->   Operation 26 'partselect' 'p_Result_3' <Predicate = (p_Result_2)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.94ns)   --->   "%icmp_ln902_2 = icmp_eq  i10 %p_Result_3, i10 0"   --->   Operation 27 'icmp' 'icmp_ln902_2' <Predicate = (p_Result_2)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.18ns)   --->   "%ret_V_7 = add i6 %ret_V_6, i6 1"   --->   Operation 28 'add' 'ret_V_7' <Predicate = (!icmp_ln902_2 & p_Result_2)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node ret_V_14)   --->   "%select_ln901_2 = select i1 %icmp_ln902_2, i6 %ret_V_6, i6 %ret_V_7"   --->   Operation 29 'select' 'select_ln901_2' <Predicate = (p_Result_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.60ns) (out node of the LUT)   --->   "%ret_V_14 = select i1 %p_Result_2, i6 %select_ln901_2, i6 %ret_V_6"   --->   Operation 30 'select' 'ret_V_14' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ieta_val_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V_14, i32 5"   --->   Operation 31 'bitselect' 'ieta_val_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.49ns)   --->   "%select_ln674_2 = select i1 %ieta_val_2, i8 255, i8 0"   --->   Operation 32 'select' 'select_ln674_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln674_2 = sext i6 %ret_V_14"   --->   Operation 33 'sext' 'sext_ln674_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_V_9 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 58, i32 63"   --->   Operation 34 'partselect' 'ret_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %WOMBAT_out_V_read_1, i32 63"   --->   Operation 35 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 48, i32 57"   --->   Operation 36 'partselect' 'p_Result_5' <Predicate = (p_Result_4)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.94ns)   --->   "%icmp_ln902_3 = icmp_eq  i10 %p_Result_5, i10 0"   --->   Operation 37 'icmp' 'icmp_ln902_3' <Predicate = (p_Result_4)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.18ns)   --->   "%ret_V_10 = add i6 %ret_V_9, i6 1"   --->   Operation 38 'add' 'ret_V_10' <Predicate = (!icmp_ln902_3 & p_Result_4)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%select_ln901_3 = select i1 %icmp_ln902_3, i6 %ret_V_9, i6 %ret_V_10"   --->   Operation 39 'select' 'select_ln901_3' <Predicate = (p_Result_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.60ns) (out node of the LUT)   --->   "%ret_V_15 = select i1 %p_Result_4, i6 %select_ln901_3, i6 %ret_V_9"   --->   Operation 40 'select' 'ret_V_15' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ieta_val_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V_15, i32 5"   --->   Operation 41 'bitselect' 'ieta_val_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.49ns)   --->   "%select_ln674_3 = select i1 %ieta_val_3, i8 255, i8 0"   --->   Operation 42 'select' 'select_ln674_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln674_3 = sext i6 %ret_V_15"   --->   Operation 43 'sext' 'sext_ln674_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i6.i8.i8.i16.i8.i8.i16.i8.i8.i16.i8.i8.i10, i6 0, i8 %sext_ln674_3, i8 %select_ln674_3, i16 0, i8 %sext_ln674_2, i8 %select_ln674_2, i16 0, i8 %sext_ln674_1, i8 %select_ln674_1, i16 0, i8 %sext_ln674, i8 %select_ln674, i10 0"   --->   Operation 44 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln80 = ret i128 %p_Result_7" [src/algo_unpacked.cpp:80]   --->   Operation 45 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.69ns.

 <State 1>: 2.28ns
The critical path consists of the following:
	wire read operation ('WOMBAT_out.V', src/algo_unpacked.cpp:49) on port 'WOMBAT_out_V_read' (src/algo_unpacked.cpp:49) [3]  (0 ns)
	'add' operation ('ret.V') [8]  (1.19 ns)
	'select' operation ('select_ln901') [9]  (0 ns)
	'select' operation ('ret.V') [10]  (0.602 ns)
	'select' operation ('select_ln674') [12]  (0.494 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
