NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'disa' on host 'desktop-o5663kl' (Windows NT_amd64 version 6.2) on Fri Jun 21 12:00:02 +0200 2024
INFO: [HLS 200-10] In directory 'C:/Reconfigurable_HDC_Platform/main'
Sourcing Tcl script '_hdc_hls_xilinx\script.tcl'
INFO: [HLS 200-1510] Running: open_project _hdc_hls_xilinx 
INFO: [HLS 200-10] Creating and opening project 'C:/Reconfigurable_HDC_Platform/main/_hdc_hls_xilinx'.
INFO: [HLS 200-1510] Running: add_files ./../src/hw/hls_xilinx/main.cpp 
INFO: [HLS 200-10] Adding design file './../src/hw/hls_xilinx/main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./../src/hw/hls_xilinx/tb/tb.cpp 
INFO: [HLS 200-10] Adding test bench file './../src/hw/hls_xilinx/tb/tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution 'C:/Reconfigurable_HDC_Platform/main/_hdc_hls_xilinx/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_top hdv_engine 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 5.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../src/hw/hls_xilinx/tb/tb.cpp in debug mode
   Compiling ../../../../../src/hw/hls_xilinx/main.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:149:0,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_fpo.h:143,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/ap_int.h:10,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/ap_axi_sdata.h:42,
                 from ../../../../../src/hw/hls_xilinx/tb/../headers/datatypes.hpp:37,
                 from ../../../../../src/hw/hls_xilinx/tb/tb.cpp:63:
C:/Xilinx/Vitis_HLS/2023.1/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.1/include/hls_fpo.h:143:0,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/ap_int.h:10,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/ap_axi_sdata.h:42,
                 from ../../../../../src/hw/hls_xilinx/tb/../headers/datatypes.hpp:37,
                 from ../../../../../src/hw/hls_xilinx/tb/tb.cpp:63:
C:/Xilinx/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:141:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:149:0,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_fpo.h:143,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/ap_int.h:10,
                 from ../../../../../src/hw/hls_xilinx/headers/main.hpp:43,
                 from ../../../../../src/hw/hls_xilinx/main.cpp:44:
C:/Xilinx/Vitis_HLS/2023.1/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.1/include/hls_fpo.h:143:0,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/ap_int.h:10,
                 from ../../../../../src/hw/hls_xilinx/headers/main.hpp:43,
                 from ../../../../../src/hw/hls_xilinx/main.cpp:44:
C:/Xilinx/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:141:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
terminate called after throwing an instance of 'std::runtime_error'
  what():  Unable to open file: ./../../../../../out/dataset/CARDIO/validation_data.csv
@E Simulation failed: Function 'main' returns nonzero value '3'.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.695 seconds; current allocated memory: 0.770 MB.
4
    while executing
"source {_hdc_hls_xilinx\script.tcl}"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.487 seconds; peak allocated memory: 1.452 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Jun 21 12:00:13 2024...
