singlePortBlock18.v,verilog,xil_defaultlib,../../../../fpga_design.gen/sources_1/ip/singlePortBlock18/sim/singlePortBlock18.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
