$date
	Wed Sep  6 19:47:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module yt $end
$var wire 1 # clk $end
$var wire 1 $ r $end
$var wire 1 % s $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
x!
$end
#5
1!
1#
#10
0#
1$
#15
1#
#20
0#
0$
1%
#25
0!
1"
1#
#30
0#
1$
#35
x!
x"
1#
#40
0#
