<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: XdmacChid Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_xdmac_chid-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">XdmacChid Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.xhtml">Extensible DMA Controller</a> &#124; <a class="el" href="group___s_a_m_s70___x_d_m_a_c.xhtml">Extensible DMA Controller</a> &#124; <a class="el" href="group___s_a_m_v71___x_d_m_a_c.xhtml">Extensible DMA Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> hardware registers.  
 <a href="struct_xdmac_chid.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__xdmac_8h_source.xhtml">component_xdmac.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a48370215d81bb27c628d2e6bb980d979"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#a48370215d81bb27c628d2e6bb980d979">XDMAC_CIE</a></td></tr>
<tr class="memdesc:a48370215d81bb27c628d2e6bb980d979"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x0) Channel Interrupt Enable Register  <a href="#a48370215d81bb27c628d2e6bb980d979">More...</a><br /></td></tr>
<tr class="separator:a48370215d81bb27c628d2e6bb980d979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3b070b9623b9b21460f4daf2de232a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#a2a3b070b9623b9b21460f4daf2de232a">XDMAC_CID</a></td></tr>
<tr class="memdesc:a2a3b070b9623b9b21460f4daf2de232a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x4) Channel Interrupt Disable Register  <a href="#a2a3b070b9623b9b21460f4daf2de232a">More...</a><br /></td></tr>
<tr class="separator:a2a3b070b9623b9b21460f4daf2de232a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a8ac8e72fa0ea26b697c70ff4338c22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#a5a8ac8e72fa0ea26b697c70ff4338c22">XDMAC_CIM</a></td></tr>
<tr class="memdesc:a5a8ac8e72fa0ea26b697c70ff4338c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x8) Channel Interrupt Mask Register  <a href="#a5a8ac8e72fa0ea26b697c70ff4338c22">More...</a><br /></td></tr>
<tr class="separator:a5a8ac8e72fa0ea26b697c70ff4338c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5105999966c7ec3deb32f942088364ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#a5105999966c7ec3deb32f942088364ee">XDMAC_CIS</a></td></tr>
<tr class="memdesc:a5105999966c7ec3deb32f942088364ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0xC) Channel Interrupt Status Register  <a href="#a5105999966c7ec3deb32f942088364ee">More...</a><br /></td></tr>
<tr class="separator:a5105999966c7ec3deb32f942088364ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ee344a687cdd63e85b77b9ed48d9bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#ac8ee344a687cdd63e85b77b9ed48d9bc">XDMAC_CSA</a></td></tr>
<tr class="memdesc:ac8ee344a687cdd63e85b77b9ed48d9bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x10) Channel Source Address Register  <a href="#ac8ee344a687cdd63e85b77b9ed48d9bc">More...</a><br /></td></tr>
<tr class="separator:ac8ee344a687cdd63e85b77b9ed48d9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fec84591862c9c18a34b7f6948a48c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#ab8fec84591862c9c18a34b7f6948a48c">XDMAC_CDA</a></td></tr>
<tr class="memdesc:ab8fec84591862c9c18a34b7f6948a48c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x14) Channel Destination Address Register  <a href="#ab8fec84591862c9c18a34b7f6948a48c">More...</a><br /></td></tr>
<tr class="separator:ab8fec84591862c9c18a34b7f6948a48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf874eb46f9e7ed0f6a45f41709140a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#aedf874eb46f9e7ed0f6a45f41709140a">XDMAC_CNDA</a></td></tr>
<tr class="memdesc:aedf874eb46f9e7ed0f6a45f41709140a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x18) Channel Next Descriptor Address Register  <a href="#aedf874eb46f9e7ed0f6a45f41709140a">More...</a><br /></td></tr>
<tr class="separator:aedf874eb46f9e7ed0f6a45f41709140a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a8a3cc36aa7c26bd124fea6c26ee41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#ab6a8a3cc36aa7c26bd124fea6c26ee41">XDMAC_CNDC</a></td></tr>
<tr class="memdesc:ab6a8a3cc36aa7c26bd124fea6c26ee41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x1C) Channel Next Descriptor Control Register  <a href="#ab6a8a3cc36aa7c26bd124fea6c26ee41">More...</a><br /></td></tr>
<tr class="separator:ab6a8a3cc36aa7c26bd124fea6c26ee41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769a4033d99e6a45b5b9e560d3e77f17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#a769a4033d99e6a45b5b9e560d3e77f17">XDMAC_CUBC</a></td></tr>
<tr class="memdesc:a769a4033d99e6a45b5b9e560d3e77f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x20) Channel Microblock Control Register  <a href="#a769a4033d99e6a45b5b9e560d3e77f17">More...</a><br /></td></tr>
<tr class="separator:a769a4033d99e6a45b5b9e560d3e77f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986a84a9ee00d34c1d74b04ee725b611"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#a986a84a9ee00d34c1d74b04ee725b611">XDMAC_CBC</a></td></tr>
<tr class="memdesc:a986a84a9ee00d34c1d74b04ee725b611"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x24) Channel Block Control Register  <a href="#a986a84a9ee00d34c1d74b04ee725b611">More...</a><br /></td></tr>
<tr class="separator:a986a84a9ee00d34c1d74b04ee725b611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e50c30b41f380d7785357798c24064"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#a40e50c30b41f380d7785357798c24064">XDMAC_CC</a></td></tr>
<tr class="memdesc:a40e50c30b41f380d7785357798c24064"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x28) Channel Configuration Register  <a href="#a40e50c30b41f380d7785357798c24064">More...</a><br /></td></tr>
<tr class="separator:a40e50c30b41f380d7785357798c24064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047398a3a0794fece968f282f45b636f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#a047398a3a0794fece968f282f45b636f">XDMAC_CDS_MSP</a></td></tr>
<tr class="memdesc:a047398a3a0794fece968f282f45b636f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x2C) Channel Data Stride Memory Set Pattern  <a href="#a047398a3a0794fece968f282f45b636f">More...</a><br /></td></tr>
<tr class="separator:a047398a3a0794fece968f282f45b636f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e06f0350dc8af037da55c2a3ea20802"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#a7e06f0350dc8af037da55c2a3ea20802">XDMAC_CSUS</a></td></tr>
<tr class="memdesc:a7e06f0350dc8af037da55c2a3ea20802"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x30) Channel Source Microblock Stride  <a href="#a7e06f0350dc8af037da55c2a3ea20802">More...</a><br /></td></tr>
<tr class="separator:a7e06f0350dc8af037da55c2a3ea20802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf9094ee6fa6d8ca235dc5b019df206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#a9cf9094ee6fa6d8ca235dc5b019df206">XDMAC_CDUS</a></td></tr>
<tr class="memdesc:a9cf9094ee6fa6d8ca235dc5b019df206"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x34) Channel Destination Microblock Stride  <a href="#a9cf9094ee6fa6d8ca235dc5b019df206">More...</a><br /></td></tr>
<tr class="separator:a9cf9094ee6fa6d8ca235dc5b019df206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb5755e961817b39ce1674372fb6173"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.xhtml#a9fb5755e961817b39ce1674372fb6173">Reserved1</a> [2]</td></tr>
<tr class="separator:a9fb5755e961817b39ce1674372fb6173"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a9fb5755e961817b39ce1674372fb6173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fb5755e961817b39ce1674372fb6173">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XdmacChid::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a986a84a9ee00d34c1d74b04ee725b611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986a84a9ee00d34c1d74b04ee725b611">&sect;&nbsp;</a></span>XDMAC_CBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XdmacChid::XDMAC_CBC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x24) Channel Block Control Register </p>

</div>
</div>
<a id="a40e50c30b41f380d7785357798c24064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40e50c30b41f380d7785357798c24064">&sect;&nbsp;</a></span>XDMAC_CC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XdmacChid::XDMAC_CC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x28) Channel Configuration Register </p>

</div>
</div>
<a id="ab8fec84591862c9c18a34b7f6948a48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fec84591862c9c18a34b7f6948a48c">&sect;&nbsp;</a></span>XDMAC_CDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XdmacChid::XDMAC_CDA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x14) Channel Destination Address Register </p>

</div>
</div>
<a id="a047398a3a0794fece968f282f45b636f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a047398a3a0794fece968f282f45b636f">&sect;&nbsp;</a></span>XDMAC_CDS_MSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XdmacChid::XDMAC_CDS_MSP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x2C) Channel Data Stride Memory Set Pattern </p>

</div>
</div>
<a id="a9cf9094ee6fa6d8ca235dc5b019df206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf9094ee6fa6d8ca235dc5b019df206">&sect;&nbsp;</a></span>XDMAC_CDUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XdmacChid::XDMAC_CDUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x34) Channel Destination Microblock Stride </p>

</div>
</div>
<a id="a2a3b070b9623b9b21460f4daf2de232a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3b070b9623b9b21460f4daf2de232a">&sect;&nbsp;</a></span>XDMAC_CID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t XdmacChid::XDMAC_CID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x4) Channel Interrupt Disable Register </p>

</div>
</div>
<a id="a48370215d81bb27c628d2e6bb980d979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48370215d81bb27c628d2e6bb980d979">&sect;&nbsp;</a></span>XDMAC_CIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t XdmacChid::XDMAC_CIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x0) Channel Interrupt Enable Register </p>

</div>
</div>
<a id="a5a8ac8e72fa0ea26b697c70ff4338c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a8ac8e72fa0ea26b697c70ff4338c22">&sect;&nbsp;</a></span>XDMAC_CIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t XdmacChid::XDMAC_CIM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x8) Channel Interrupt Mask Register </p>

</div>
</div>
<a id="a5105999966c7ec3deb32f942088364ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5105999966c7ec3deb32f942088364ee">&sect;&nbsp;</a></span>XDMAC_CIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XdmacChid::XDMAC_CIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0xC) Channel Interrupt Status Register </p>

</div>
</div>
<a id="aedf874eb46f9e7ed0f6a45f41709140a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf874eb46f9e7ed0f6a45f41709140a">&sect;&nbsp;</a></span>XDMAC_CNDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XdmacChid::XDMAC_CNDA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x18) Channel Next Descriptor Address Register </p>

</div>
</div>
<a id="ab6a8a3cc36aa7c26bd124fea6c26ee41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a8a3cc36aa7c26bd124fea6c26ee41">&sect;&nbsp;</a></span>XDMAC_CNDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XdmacChid::XDMAC_CNDC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x1C) Channel Next Descriptor Control Register </p>

</div>
</div>
<a id="ac8ee344a687cdd63e85b77b9ed48d9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8ee344a687cdd63e85b77b9ed48d9bc">&sect;&nbsp;</a></span>XDMAC_CSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XdmacChid::XDMAC_CSA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x10) Channel Source Address Register </p>

</div>
</div>
<a id="a7e06f0350dc8af037da55c2a3ea20802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e06f0350dc8af037da55c2a3ea20802">&sect;&nbsp;</a></span>XDMAC_CSUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XdmacChid::XDMAC_CSUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x30) Channel Source Microblock Stride </p>

</div>
</div>
<a id="a769a4033d99e6a45b5b9e560d3e77f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769a4033d99e6a45b5b9e560d3e77f17">&sect;&nbsp;</a></span>XDMAC_CUBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XdmacChid::XDMAC_CUBC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.xhtml" title="XdmacChid hardware registers. ">XdmacChid</a> Offset: 0x20) Channel Microblock Control Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__xdmac_8h_source.xhtml">component_xdmac.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
