Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/tipos.vhd" in Library work.
Architecture tipos of Entity tipos is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/bitx.vhd" in Library work.
Architecture behavioral of Entity bitx is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/Instruction.vhd" in Library work.
Architecture behavioral of Entity instruction is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/Constantes.vhd" in Library work.
Architecture behavioral of Entity constantes is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/States.vhd" in Library work.
Architecture behavioral of Entity states is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/divisor.vhd" in Library work.
Architecture divisor_arch of Entity divisor is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/MemoriaDeInstrucciones.vhd" in Library work.
Architecture behavioral of Entity memoriadeinstrucciones is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/MemoriaDeDatos.vhd" in Library work.
Architecture behavioral of Entity memoriadedatos is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/BancoDeRegistros.vhd" in Library work.
Architecture behavioral of Entity bancoderegistros is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/ControlBranch.vhd" in Library work.
Architecture behavioral of Entity controlbranch is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/AluControl.vhd" in Library work.
Architecture behavioral of Entity alucontrol is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/control.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/ALU.vhd" in Library work.
Architecture behavioral of Entity alu8bit is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/ExtensorSigno.vhd" in Library work.
Architecture behavioral of Entity extensorsigno is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/vga.vhd" in Library work.
Entity <vgacore> compiled.
Entity <vgacore> (Architecture <vgacore_arch>) compiled.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/divisor2.vhd" in Library work.
Architecture divisor_arch of Entity divisor2 is up to date.
Compiling vhdl file "C:/hlocal/MIPSconPantallaME/mips.vhd" in Library work.
Entity <mips> compiled.
Entity <mips> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mips> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MemoriaDeInstrucciones> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MemoriaDeDatos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BancoDeRegistros> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ControlBranch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AluControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu8bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ExtensorSigno> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vgacore> in library <work> (architecture <vgacore_arch>).

Analyzing hierarchy for entity <divisor2> in library <work> (architecture <divisor_arch>).

Analyzing hierarchy for entity <bitx> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Instruction> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Constantes> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <States> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <divisor> in library <work> (architecture <divisor_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mips> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/hlocal/MIPSconPantallaME/mips.vhd" line 304: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DR>, <Instruction>
Entity <mips> analyzed. Unit <mips> generated.

Analyzing Entity <MemoriaDeInstrucciones> in library <work> (Architecture <behavioral>).
Entity <MemoriaDeInstrucciones> analyzed. Unit <MemoriaDeInstrucciones> generated.

Analyzing Entity <MemoriaDeDatos> in library <work> (Architecture <behavioral>).
Entity <MemoriaDeDatos> analyzed. Unit <MemoriaDeDatos> generated.

Analyzing Entity <BancoDeRegistros> in library <work> (Architecture <behavioral>).
Entity <BancoDeRegistros> analyzed. Unit <BancoDeRegistros> generated.

Analyzing Entity <ControlBranch> in library <work> (Architecture <behavioral>).
Entity <ControlBranch> analyzed. Unit <ControlBranch> generated.

Analyzing Entity <AluControl> in library <work> (Architecture <behavioral>).
Entity <AluControl> analyzed. Unit <AluControl> generated.

Analyzing Entity <control> in library <work> (Architecture <behavioral>).
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <alu8bit> in library <work> (Architecture <behavioral>).
Entity <alu8bit> analyzed. Unit <alu8bit> generated.

Analyzing Entity <ExtensorSigno> in library <work> (Architecture <behavioral>).
Entity <ExtensorSigno> analyzed. Unit <ExtensorSigno> generated.

Analyzing Entity <vgacore> in library <work> (Architecture <vgacore_arch>).
WARNING:Xst:819 - "C:/hlocal/MIPSconPantallaME/vga.vhd" line 223: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pintar>, <pintar4>, <pintar5>, <pintar6>, <pintar7>, <pintarReg>, <pintarMem>
Entity <vgacore> analyzed. Unit <vgacore> generated.

Analyzing Entity <bitx> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/hlocal/MIPSconPantallaME/bitx.vhd" line 55: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pos_x>, <pos_y>, <encendido>
Entity <bitx> analyzed. Unit <bitx> generated.

Analyzing Entity <Instruction> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/hlocal/MIPSconPantallaME/Instruction.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pos_x>, <pos_y>, <op>, <funct>
Entity <Instruction> analyzed. Unit <Instruction> generated.

Analyzing Entity <Constantes> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/hlocal/MIPSconPantallaME/Constantes.vhd" line 58: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pos_x>, <pos_y>, <tipo>
Entity <Constantes> analyzed. Unit <Constantes> generated.

Analyzing Entity <States> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/hlocal/MIPSconPantallaME/States.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pos_x>, <pos_y>, <estado>
Entity <States> analyzed. Unit <States> generated.

Analyzing Entity <divisor> in library <work> (Architecture <divisor_arch>).
Entity <divisor> analyzed. Unit <divisor> generated.

Analyzing Entity <divisor2> in library <work> (Architecture <divisor_arch>).
Entity <divisor2> analyzed. Unit <divisor2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MemoriaDeInstrucciones>.
    Related source file is "C:/hlocal/MIPSconPantallaME/MemoriaDeInstrucciones.vhd".
WARNING:Xst:1781 - Signal <RAM> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 112.
    Found 32-bit register for signal <DR>.
    Summary:
	inferred   1 ROM(s).
	inferred  32 D-type flip-flop(s).
Unit <MemoriaDeInstrucciones> synthesized.


Synthesizing Unit <MemoriaDeDatos>.
    Related source file is "C:/hlocal/MIPSconPantallaME/MemoriaDeDatos.vhd".
    Found 32-bit tristate buffer for signal <DR>.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 98.
    Found 32-bit register for signal <Mtridata_DR> created at line 98.
    Found 1-bit register for signal <Mtrien_DR> created at line 98.
    Found 1024-bit register for signal <tmp_mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <tmp_mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1057 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <MemoriaDeDatos> synthesized.


Synthesizing Unit <BancoDeRegistros>.
    Related source file is "C:/hlocal/MIPSconPantallaME/BancoDeRegistros.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <busA>.
    Found 32-bit 32-to-1 multiplexer for signal <busB>.
    Found 1024-bit register for signal <tmp>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <tmp>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <BancoDeRegistros> synthesized.


Synthesizing Unit <ControlBranch>.
    Related source file is "C:/hlocal/MIPSconPantallaME/ControlBranch.vhd".
Unit <ControlBranch> synthesized.


Synthesizing Unit <AluControl>.
    Related source file is "C:/hlocal/MIPSconPantallaME/AluControl.vhd".
Unit <AluControl> synthesized.


Synthesizing Unit <control>.
    Related source file is "C:/hlocal/MIPSconPantallaME/control.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <MemWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <control> synthesized.


Synthesizing Unit <alu8bit>.
    Related source file is "C:/hlocal/MIPSconPantallaME/ALU.vhd".
    Found 32-bit comparator greater for signal <bigthan$cmp_gt0000> created at line 49.
    Found 32-bit addsub for signal <temp$share0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <alu8bit> synthesized.


Synthesizing Unit <ExtensorSigno>.
    Related source file is "C:/hlocal/MIPSconPantallaME/ExtensorSigno.vhd".
Unit <ExtensorSigno> synthesized.


Synthesizing Unit <divisor2>.
    Related source file is "C:/hlocal/MIPSconPantallaME/divisor2.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 25-bit register for signal <cuenta>.
    Found 25-bit adder for signal <cuenta$share0000>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <divisor2> synthesized.


Synthesizing Unit <bitx>.
    Related source file is "C:/hlocal/MIPSconPantallaME/bitx.vhd".
    Found 16x8-bit ROM for signal <varindex0000$rom0000> created at line 61.
    Found 16x8-bit ROM for signal <varindex0001$rom0000> created at line 61.
    Found 9-bit adder for signal <pintar$addsub0000> created at line 58.
    Found 10-bit adder for signal <pintar$addsub0001> created at line 59.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0000> created at line 58.
    Found 10-bit comparator greatequal for signal <pintar$cmp_ge0001> created at line 59.
    Found 9-bit comparator less for signal <pintar$cmp_lt0000> created at line 58.
    Found 10-bit comparator less for signal <pintar$cmp_lt0001> created at line 59.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0000$mux0000> created at line 61.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0001$mux0000> created at line 65.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <bitx> synthesized.


Synthesizing Unit <Instruction>.
    Related source file is "C:/hlocal/MIPSconPantallaME/Instruction.vhd".
    Found 16x8-bit ROM for signal <varindex0000$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0001$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0002$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0003$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0004$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0010$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0005$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0011$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0006$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0007$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0012$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0008$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0009$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0014$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0015$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0016$rom0000> created at line 67.
    Found 16x8-bit ROM for signal <varindex0017$rom0000> created at line 67.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0000> created at line 61.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0002> created at line 138.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0003> created at line 216.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0004> created at line 294.
    Found 9-bit comparator less for signal <pintar$cmp_lt0000> created at line 61.
    Found 10-bit comparator less for signal <pintar$cmp_lt0001> created at line 62.
    Found 9-bit comparator less for signal <pintar$cmp_lt0002> created at line 138.
    Found 9-bit comparator less for signal <pintar$cmp_lt0003> created at line 216.
    Found 9-bit comparator less for signal <pintar$cmp_lt0004> created at line 294.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0000$mux0000> created at line 67.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0001$mux0000> created at line 71.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0002$mux0000> created at line 75.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0003$mux0000> created at line 83.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0004$mux0000> created at line 90.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0005$mux0000> created at line 98.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0006$mux0000> created at line 130.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0007$mux0000> created at line 148.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0008$mux0000> created at line 152.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0009$mux0000> created at line 160.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0010$mux0000> created at line 167.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0011$mux0000> created at line 175.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0012$mux0000> created at line 179.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0014$mux0000> created at line 222.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0015$mux0000> created at line 253.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0016$mux0000> created at line 257.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0017$mux0000> created at line 273.
    Summary:
	inferred  17 ROM(s).
	inferred   9 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <Instruction> synthesized.


Synthesizing Unit <Constantes>.
    Related source file is "C:/hlocal/MIPSconPantallaME/Constantes.vhd".
    Found 16x8-bit ROM for signal <varindex0000$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0001$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0002$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0003$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0004$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0010$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0005$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0011$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0006$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0007$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0012$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0008$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0013$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0009$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0014$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0015$rom0000> created at line 66.
    Found 16x8-bit ROM for signal <varindex0016$rom0000> created at line 66.
    Found 9-bit adder for signal <pintar$add0000> created at line 118.
    Found 10-bit adder for signal <pintar$add0001> created at line 119.
    Found 9-bit adder for signal <pintar$add0002> created at line 118.
    Found 9-bit adder for signal <pintar$add0003> created at line 146.
    Found 9-bit adder for signal <pintar$add0004> created at line 174.
    Found 9-bit adder for signal <pintar$add0005> created at line 202.
    Found 9-bit adder for signal <pintar$add0006> created at line 228.
    Found 9-bit adder for signal <pintar$add0007> created at line 254.
    Found 9-bit adder for signal <pintar$add0008> created at line 280.
    Found 9-bit adder for signal <pintar$add0009> created at line 302.
    Found 9-bit adder for signal <pintar$add0010> created at line 324.
    Found 9-bit adder for signal <pintar$add0011> created at line 62.
    Found 9-bit adder for signal <pintar$addsub0000> created at line 344.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0000> created at line 118.
    Found 10-bit comparator greatequal for signal <pintar$cmp_ge0001> created at line 119.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0002> created at line 146.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0003> created at line 174.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0004> created at line 202.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0005> created at line 228.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0006> created at line 254.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0007> created at line 280.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0008> created at line 302.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0009> created at line 324.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0010> created at line 344.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0011> created at line 62.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0012> created at line 90.
    Found 9-bit comparator less for signal <pintar$cmp_lt0000> created at line 118.
    Found 10-bit comparator less for signal <pintar$cmp_lt0001> created at line 119.
    Found 9-bit comparator less for signal <pintar$cmp_lt0002> created at line 146.
    Found 9-bit comparator less for signal <pintar$cmp_lt0003> created at line 174.
    Found 9-bit comparator less for signal <pintar$cmp_lt0004> created at line 202.
    Found 9-bit comparator less for signal <pintar$cmp_lt0005> created at line 228.
    Found 9-bit comparator less for signal <pintar$cmp_lt0006> created at line 254.
    Found 9-bit comparator less for signal <pintar$cmp_lt0007> created at line 280.
    Found 9-bit comparator less for signal <pintar$cmp_lt0008> created at line 302.
    Found 9-bit comparator less for signal <pintar$cmp_lt0009> created at line 324.
    Found 9-bit comparator less for signal <pintar$cmp_lt0010> created at line 344.
    Found 9-bit comparator less for signal <pintar$cmp_lt0011> created at line 62.
    Found 9-bit comparator less for signal <pintar$cmp_lt0012> created at line 90.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0000$mux0000> created at line 66.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0001$mux0000> created at line 70.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0002$mux0000> created at line 74.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0003$mux0000> created at line 78.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0004$mux0000> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0005$mux0000> created at line 94.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0006$mux0000> created at line 98.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0007$mux0000> created at line 102.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0008$mux0000> created at line 106.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0009$mux0000> created at line 122.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0010$mux0000> created at line 134.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0011$mux0000> created at line 150.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0012$mux0000> created at line 154.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0013$mux0000> created at line 158.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0014$mux0000> created at line 166.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0015$mux0000> created at line 186.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0016$mux0000> created at line 232.
    Summary:
	inferred  17 ROM(s).
	inferred  13 Adder/Subtractor(s).
	inferred  26 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <Constantes> synthesized.


Synthesizing Unit <States>.
    Related source file is "C:/hlocal/MIPSconPantallaME/States.vhd".
    Found 16x8-bit ROM for signal <varindex0000$rom0000> created at line 65.
    Found 16x8-bit ROM for signal <varindex0001$rom0000> created at line 65.
    Found 16x8-bit ROM for signal <varindex0002$rom0000> created at line 65.
    Found 16x8-bit ROM for signal <varindex0003$rom0000> created at line 65.
    Found 16x8-bit ROM for signal <varindex0004$rom0000> created at line 65.
    Found 16x8-bit ROM for signal <varindex0005$rom0000> created at line 65.
    Found 16x8-bit ROM for signal <varindex0006$rom0000> created at line 65.
    Found 16x8-bit ROM for signal <varindex0007$rom0000> created at line 65.
    Found 16x8-bit ROM for signal <varindex0008$rom0000> created at line 65.
    Found 16x8-bit ROM for signal <varindex0009$rom0000> created at line 65.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0000> created at line 117.
    Found 10-bit comparator greatequal for signal <pintar$cmp_ge0001> created at line 118.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0002> created at line 141.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0003> created at line 61.
    Found 9-bit comparator greatequal for signal <pintar$cmp_ge0004> created at line 89.
    Found 9-bit comparator less for signal <pintar$cmp_lt0000> created at line 117.
    Found 10-bit comparator less for signal <pintar$cmp_lt0001> created at line 118.
    Found 9-bit comparator less for signal <pintar$cmp_lt0002> created at line 141.
    Found 9-bit comparator less for signal <pintar$cmp_lt0003> created at line 61.
    Found 9-bit comparator less for signal <pintar$cmp_lt0004> created at line 89.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0000$mux0000> created at line 65.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0001$mux0000> created at line 69.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0002$mux0000> created at line 73.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0003$mux0000> created at line 77.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0004$mux0000> created at line 81.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0005$mux0000> created at line 93.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0006$mux0000> created at line 101.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0007$mux0000> created at line 109.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0008$mux0000> created at line 123.
    Found 1-bit 8-to-1 multiplexer for signal <varindex0009$mux0000> created at line 147.
    Summary:
	inferred  10 ROM(s).
	inferred  10 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <States> synthesized.


Synthesizing Unit <divisor>.
    Related source file is "C:/hlocal/MIPSconPantallaME/divisor.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 25-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor> synthesized.


Synthesizing Unit <vgacore>.
    Related source file is "C:/hlocal/MIPSconPantallaME/vga.vhd".
    Found 1-bit register for signal <vsyncb>.
    Found 1-bit register for signal <hsyncb>.
    Found 9-bit up counter for signal <hcnt>.
    Found 10-bit comparator less for signal <hcnt$cmp_lt0000> created at line 147.
    Found 10-bit comparator greatequal for signal <hsyncb$cmp_ge0000> created at line 179.
    Found 10-bit comparator less for signal <hsyncb$cmp_lt0000> created at line 179.
    Found 10-bit up counter for signal <vcnt>.
    Found 11-bit comparator less for signal <vcnt$cmp_lt0000> created at line 163.
    Found 11-bit comparator greatequal for signal <vsyncb$cmp_ge0000> created at line 195.
    Found 11-bit comparator less for signal <vsyncb$cmp_lt0000> created at line 195.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vgacore> synthesized.


Synthesizing Unit <mips>.
    Related source file is "C:/hlocal/MIPSconPantallaME/mips.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <entradaB>.
    Found 6-bit register for signal <entradaControl>.
    Found 3-bit register for signal <Estado>.
    Found 32-bit register for signal <Instruction>.
    Found 32-bit register for signal <PC>.
    Found 32-bit register for signal <registroA>.
    Found 32-bit register for signal <registroB>.
    Found 32-bit register for signal <salidaALU>.
    Found 32-bit 4-to-1 multiplexer for signal <tempPC>.
    Summary:
	inferred 169 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <mips> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 753
 16x8-bit ROM                                          : 752
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 707
 10-bit adder                                          : 325
 25-bit adder                                          : 1
 32-bit addsub                                         : 1
 9-bit adder                                           : 380
# Counters                                             : 3
 10-bit up counter                                     : 1
 25-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 79
 1-bit register                                        : 5
 25-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 71
 6-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1436
 10-bit comparator greatequal                          : 327
 10-bit comparator less                                : 329
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 32-bit comparator greater                             : 1
 9-bit comparator greatequal                           : 388
 9-bit comparator less                                 : 388
# Multiplexers                                         : 757
 1-bit 8-to-1 multiplexer                              : 752
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 2
# Tristates                                            : 1
 32-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MemoriaDeInstrucciones>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <DR>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <DR>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MemoriaDeInstrucciones> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port block RAM                       : 1
# ROMs                                                 : 752
 16x8-bit ROM                                          : 752
# Adders/Subtractors                                   : 707
 10-bit adder                                          : 325
 25-bit adder                                          : 1
 32-bit addsub                                         : 1
 9-bit adder                                           : 380
# Counters                                             : 3
 10-bit up counter                                     : 1
 25-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 2279
 Flip-Flops                                            : 2279
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1436
 10-bit comparator greatequal                          : 327
 10-bit comparator less                                : 329
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 32-bit comparator greater                             : 1
 9-bit comparator greatequal                           : 388
 9-bit comparator less                                 : 388
# Multiplexers                                         : 881
 1-bit 32-to-1 multiplexer                             : 96
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 752
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <vgacore>, ROM <filas[31].celdaBit37/Mrom_varindex0001_rom0000> <filas[31].celdaBit36/Mrom_varindex0001_rom0000> <filas[31].celdaBit35/Mrom_varindex0001_rom0000> <filas[31].celdaBit34/Mrom_varindex0001_rom0000> <filas[31].celdaBit33/Mrom_varindex0001_rom0000> <filas[31].celdaBit32/Mrom_varindex0001_rom0000> <filas[31].celdaBit31/Mrom_varindex0001_rom0000> <filas[31].celdaBit30/Mrom_varindex0001_rom0000> <filas[31].celdaBit2/Mrom_varindex0001_rom0000> <filas[31].celdaBit/Mrom_varindex0001_rom0000> <filas[30].celdaBit37/Mrom_varindex0001_rom0000> <filas[30].celdaBit36/Mrom_varindex0001_rom0000> <filas[30].celdaBit35/Mrom_varindex0001_rom0000> <filas[30].celdaBit34/Mrom_varindex0001_rom0000> <filas[30].celdaBit33/Mrom_varindex0001_rom0000> <filas[30].celdaBit32/Mrom_varindex0001_rom0000> <filas[30].celdaBit31/Mrom_varindex0001_rom0000> <filas[30].celdaBit30/Mrom_varindex0001_rom0000> <filas[30].celdaBit2/Mrom_varindex0001_rom0000> <filas[30].celdaBit/Mrom_varindex0001_rom0000> <filas[29].celdaBit37/Mrom_varindex0001_rom0000> <filas[29].celdaBit36/Mrom_varindex0001_rom0000> <filas[29].celdaBit35/Mrom_varindex0001_rom0000> <filas[29].celdaBit34/Mrom_varindex0001_rom0000> <filas[29].celdaBit33/Mrom_varindex0001_rom0000> <filas[29].celdaBit32/Mrom_varindex0001_rom0000> <filas[29].celdaBit31/Mrom_varindex0001_rom0000> <filas[29].celdaBit30/Mrom_varindex0001_rom0000> <filas[29].celdaBit2/Mrom_varindex0001_rom0000> <filas[29].celdaBit/Mrom_varindex0001_rom0000> <filas[28].celdaBit37/Mrom_varindex0001_rom0000> <filas[28].celdaBit36/Mrom_varindex0001_rom0000> <filas[28].celdaBit35/Mrom_varindex0001_rom0000> <filas[28].celdaBit34/Mrom_varindex0001_rom0000> <filas[28].celdaBit33/Mrom_varindex0001_rom0000> <filas[28].celdaBit32/Mrom_varindex0001_rom0000> <filas[28].celdaBit31/Mrom_varindex0001_rom0000> <filas[28].celdaBit30/Mrom_varindex0001_rom0000> <filas[28].celdaBit2/Mrom_varindex0001_rom0000> <filas[28].celdaBit/Mrom_varindex0001_rom0000> <filas[27].celdaBit37/Mrom_varindex0001_rom0000> <filas[27].celdaBit36/Mrom_varindex0001_rom0000> <filas[27].celdaBit35/Mrom_varindex0001_rom0000> <filas[27].celdaBit34/Mrom_varindex0001_rom0000> <filas[27].celdaBit33/Mrom_varindex0001_rom0000> <filas[27].celdaBit32/Mrom_varindex0001_rom0000> <filas[27].celdaBit31/Mrom_varindex0001_rom0000> <filas[27].celdaBit30/Mrom_varindex0001_rom0000> <filas[27].celdaBit2/Mrom_varindex0001_rom0000> <filas[27].celdaBit/Mrom_varindex0001_rom0000> <filas[26].celdaBit37/Mrom_varindex0001_rom0000> <filas[26].celdaBit36/Mrom_varindex0001_rom0000> <filas[26].celdaBit35/Mrom_varindex0001_rom0000> <filas[26].celdaBit34/Mrom_varindex0001_rom0000> <filas[26].celdaBit33/Mrom_varindex0001_rom0000> <filas[26].celdaBit32/Mrom_varindex0001_rom0000> <filas[26].celdaBit31/Mrom_varindex0001_rom0000> <filas[26].celdaBit30/Mrom_varindex0001_rom0000> <filas[26].celdaBit2/Mrom_varindex0001_rom0000> <filas[26].celdaBit/Mrom_varindex0001_rom0000> <filas[25].celdaBit37/Mrom_varindex0001_rom0000> <filas[25].celdaBit36/Mrom_varindex0001_rom0000> <filas[25].celdaBit35/Mrom_varindex0001_rom0000> <filas[25].celdaBit34/Mrom_varindex0001_rom0000> <filas[25].celdaBit33/Mrom_varindex0001_rom0000> <filas[25].celdaBit32/Mrom_varindex0001_rom0000> <filas[25].celdaBit31/Mrom_varindex0001_rom0000> <filas[25].celdaBit30/Mrom_varindex0001_rom0000> <filas[25].celdaBit2/Mrom_varindex0001_rom0000> <filas[25].celdaBit/Mrom_varindex0001_rom0000> <filas[24].celdaBit37/Mrom_varindex0001_rom0000> <filas[24].celdaBit36/Mrom_varindex0001_rom0000> <filas[24].celdaBit35/Mrom_varindex0001_rom0000> <filas[24].celdaBit34/Mrom_varindex0001_rom0000> <filas[24].celdaBit33/Mrom_varindex0001_rom0000> <filas[24].celdaBit32/Mrom_varindex0001_rom0000> <filas[24].celdaBit31/Mrom_varindex0001_rom0000> <filas[24].celdaBit30/Mrom_varindex0001_rom0000> <filas[24].celdaBit2/Mrom_varindex0001_rom0000> <filas[24].celdaBit/Mrom_varindex0001_rom0000> <filas[23].celdaBit37/Mrom_varindex0001_rom0000> <filas[23].celdaBit36/Mrom_varindex0001_rom0000> <filas[23].celdaBit35/Mrom_varindex0001_rom0000> <filas[23].celdaBit34/Mrom_varindex0001_rom0000> <filas[23].celdaBit33/Mrom_varindex0001_rom0000> <filas[23].celdaBit32/Mrom_varindex0001_rom0000> <filas[23].celdaBit31/Mrom_varindex0001_rom0000> <filas[23].celdaBit30/Mrom_varindex0001_rom0000> <filas[23].celdaBit2/Mrom_varindex0001_rom0000> <filas[23].celdaBit/Mrom_varindex0001_rom0000> <filas[22].celdaBit37/Mrom_varindex0001_rom0000> <filas[22].celdaBit36/Mrom_varindex0001_rom0000> <filas[22].celdaBit35/Mrom_varindex0001_rom0000> <filas[22].celdaBit34/Mrom_varindex0001_rom0000> <filas[22].celdaBit33/Mrom_varindex0001_rom0000> <filas[22].celdaBit32/Mrom_varindex0001_rom0000> <filas[22].celdaBit31/Mrom_varindex0001_rom0000> <filas[22].celdaBit30/Mrom_varindex0001_rom0000> <filas[22].celdaBit2/Mrom_varindex0001_rom0000> <filas[22].celdaBit/Mrom_varindex0001_rom0000> <filas[21].celdaBit37/Mrom_varindex0001_rom0000> <filas[21].celdaBit36/Mrom_varindex0001_rom0000> <filas[21].celdaBit35/Mrom_varindex0001_rom0000> <filas[21].celdaBit34/Mrom_varindex0001_rom0000> <filas[21].celdaBit33/Mrom_varindex0001_rom0000> <filas[21].celdaBit32/Mrom_varindex0001_rom0000> <filas[21].celdaBit31/Mrom_varindex0001_rom0000> <filas[21].celdaBit30/Mrom_varindex0001_rom0000> <filas[21].celdaBit2/Mrom_varindex0001_rom0000> <filas[21].celdaBit/Mrom_varindex0001_rom0000> <filas[20].celdaBit37/Mrom_varindex0001_rom0000> <filas[20].celdaBit36/Mrom_varindex0001_rom0000> <filas[20].celdaBit35/Mrom_varindex0001_rom0000> <filas[20].celdaBit34/Mrom_varindex0001_rom0000> <filas[20].celdaBit33/Mrom_varindex0001_rom0000> <filas[20].celdaBit32/Mrom_varindex0001_rom0000> <filas[20].celdaBit31/Mrom_varindex0001_rom0000> <filas[20].celdaBit30/Mrom_varindex0001_rom0000> <filas[20].celdaBit2/Mrom_varindex0001_rom0000> <filas[20].celdaBit/Mrom_varindex0001_rom0000> <filas[19].celdaBit37/Mrom_varindex0001_rom0000> <filas[19].celdaBit36/Mrom_varindex0001_rom0000> <filas[19].celdaBit35/Mrom_varindex0001_rom0000> <filas[19].celdaBit34/Mrom_varindex0001_rom0000> <filas[19].celdaBit33/Mrom_varindex0001_rom0000> <filas[19].celdaBit32/Mrom_varindex0001_rom0000> <filas[19].celdaBit31/Mrom_varindex0001_rom0000> <filas[19].celdaBit30/Mrom_varindex0001_rom0000> <filas[19].celdaBit2/Mrom_varindex0001_rom0000> <filas[19].celdaBit/Mrom_varindex0001_rom0000> <filas[18].celdaBit37/Mrom_varindex0001_rom0000> <filas[18].celdaBit36/Mrom_varindex0001_rom0000> <filas[18].celdaBit35/Mrom_varindex0001_rom0000> <filas[18].celdaBit34/Mrom_varindex0001_rom0000> <filas[18].celdaBit33/Mrom_varindex0001_rom0000> <filas[18].celdaBit32/Mrom_varindex0001_rom0000> <filas[18].celdaBit31/Mrom_varindex0001_rom0000> <filas[18].celdaBit30/Mrom_varindex0001_rom0000> <filas[18].celdaBit2/Mrom_varindex0001_rom0000> <filas[18].celdaBit/Mrom_varindex0001_rom0000> <filas[17].celdaBit37/Mrom_varindex0001_rom0000> <filas[17].celdaBit36/Mrom_varindex0001_rom0000> <filas[17].celdaBit35/Mrom_varindex0001_rom0000> <filas[17].celdaBit34/Mrom_varindex0001_rom0000> <filas[17].celdaBit33/Mrom_varindex0001_rom0000> <filas[17].celdaBit32/Mrom_varindex0001_rom0000> <filas[17].celdaBit31/Mrom_varindex0001_rom0000> <filas[17].celdaBit30/Mrom_varindex0001_rom0000> <filas[17].celdaBit2/Mrom_varindex0001_rom0000> <filas[17].celdaBit/Mrom_varindex0001_rom0000> <filas[16].celdaBit37/Mrom_varindex0001_rom0000> <filas[16].celdaBit36/Mrom_varindex0001_rom0000> <filas[16].celdaBit35/Mrom_varindex0001_rom0000> <filas[16].celdaBit34/Mrom_varindex0001_rom0000> <filas[16].celdaBit33/Mrom_varindex0001_rom0000> <filas[16].celdaBit32/Mrom_varindex0001_rom0000> <filas[16].celdaBit31/Mrom_varindex0001_rom0000> <filas[16].celdaBit30/Mrom_varindex0001_rom0000> <filas[16].celdaBit2/Mrom_varindex0001_rom0000> <filas[16].celdaBit/Mrom_varindex0001_rom0000> <filas[15].celdaBit37/Mrom_varindex0001_rom0000> <filas[15].celdaBit36/Mrom_varindex0001_rom0000> <filas[15].celdaBit35/Mrom_varindex0001_rom0000> <filas[15].celdaBit34/Mrom_varindex0001_rom0000> <filas[15].celdaBit33/Mrom_varindex0001_rom0000> <filas[15].celdaBit32/Mrom_varindex0001_rom0000> <filas[15].celdaBit31/Mrom_varindex0001_rom0000> <filas[15].celdaBit30/Mrom_varindex0001_rom0000> <filas[15].celdaBit2/Mrom_varindex0001_rom0000> <filas[15].celdaBit/Mrom_varindex0001_rom0000> <filas[14].celdaBit37/Mrom_varindex0001_rom0000> <filas[14].celdaBit36/Mrom_varindex0001_rom0000> <filas[14].celdaBit35/Mrom_varindex0001_rom0000> <filas[14].celdaBit34/Mrom_varindex0001_rom0000> <filas[14].celdaBit33/Mrom_varindex0001_rom0000> <filas[14].celdaBit32/Mrom_varindex0001_rom0000> <filas[14].celdaBit31/Mrom_varindex0001_rom0000> <filas[14].celdaBit30/Mrom_varindex0001_rom0000> <filas[14].celdaBit2/Mrom_varindex0001_rom0000> <filas[14].celdaBit/Mrom_varindex0001_rom0000> <filas[13].celdaBit37/Mrom_varindex0001_rom0000> <filas[13].celdaBit36/Mrom_varindex0001_rom0000> <filas[13].celdaBit35/Mrom_varindex0001_rom0000> <filas[13].celdaBit34/Mrom_varindex0001_rom0000> <filas[13].celdaBit33/Mrom_varindex0001_rom0000> <filas[13].celdaBit32/Mrom_varindex0001_rom0000> <filas[13].celdaBit31/Mrom_varindex0001_rom0000> <filas[13].celdaBit30/Mrom_varindex0001_rom0000> <filas[13].celdaBit2/Mrom_varindex0001_rom0000> <filas[13].celdaBit/Mrom_varindex0001_rom0000> <filas[12].celdaBit37/Mrom_varindex0001_rom0000> <filas[12].celdaBit36/Mrom_varindex0001_rom0000> <filas[12].celdaBit35/Mrom_varindex0001_rom0000> <filas[12].celdaBit34/Mrom_varindex0001_rom0000> <filas[12].celdaBit33/Mrom_varindex0001_rom0000> <filas[12].celdaBit32/Mrom_varindex0001_rom0000> <filas[12].celdaBit31/Mrom_varindex0001_rom0000> <filas[12].celdaBit30/Mrom_varindex0001_rom0000> <filas[12].celdaBit2/Mrom_varindex0001_rom0000> <filas[12].celdaBit/Mrom_varindex0001_rom0000> <filas[11].celdaBit37/Mrom_varindex0001_rom0000> <filas[11].celdaBit36/Mrom_varindex0001_rom0000> <filas[11].celdaBit35/Mrom_varindex0001_rom0000> <filas[11].celdaBit34/Mrom_varindex0001_rom0000> <filas[11].celdaBit33/Mrom_varindex0001_rom0000> <filas[11].celdaBit32/Mrom_varindex0001_rom0000> <filas[11].celdaBit31/Mrom_varindex0001_rom0000> <filas[11].celdaBit30/Mrom_varindex0001_rom0000> <filas[11].celdaBit2/Mrom_varindex0001_rom0000> <filas[11].celdaBit/Mrom_varindex0001_rom0000> <filas[10].celdaBit37/Mrom_varindex0001_rom0000> <filas[10].celdaBit36/Mrom_varindex0001_rom0000> <filas[10].celdaBit35/Mrom_varindex0001_rom0000> <filas[10].celdaBit34/Mrom_varindex0001_rom0000> <filas[10].celdaBit33/Mrom_varindex0001_rom0000> <filas[10].celdaBit32/Mrom_varindex0001_rom0000> <filas[10].celdaBit31/Mrom_varindex0001_rom0000> <filas[10].celdaBit30/Mrom_varindex0001_rom0000> <filas[10].celdaBit2/Mrom_varindex0001_rom0000> <filas[10].celdaBit/Mrom_varindex0001_rom0000> <filas[9].celdaBit37/Mrom_varindex0001_rom0000> <filas[9].celdaBit36/Mrom_varindex0001_rom0000> <filas[9].celdaBit35/Mrom_varindex0001_rom0000> <filas[9].celdaBit34/Mrom_varindex0001_rom0000> <filas[9].celdaBit33/Mrom_varindex0001_rom0000> <filas[9].celdaBit32/Mrom_varindex0001_rom0000> <filas[9].celdaBit31/Mrom_varindex0001_rom0000> <filas[9].celdaBit30/Mrom_varindex0001_rom0000> <filas[9].celdaBit2/Mrom_varindex0001_rom0000> <filas[9].celdaBit/Mrom_varindex0001_rom0000> <filas[8].celdaBit37/Mrom_varindex0001_rom0000> <filas[8].celdaBit36/Mrom_varindex0001_rom0000> <filas[8].celdaBit35/Mrom_varindex0001_rom0000> <filas[8].celdaBit34/Mrom_varindex0001_rom0000> <filas[8].celdaBit33/Mrom_varindex0001_rom0000> <filas[8].celdaBit32/Mrom_varindex0001_rom0000> <filas[8].celdaBit31/Mrom_varindex0001_rom0000> <filas[8].celdaBit30/Mrom_varindex0001_rom0000> <filas[8].celdaBit2/Mrom_varindex0001_rom0000> <filas[8].celdaBit/Mrom_varindex0001_rom0000> <filas[7].celdaBit37/Mrom_varindex0001_rom0000> <filas[7].celdaBit36/Mrom_varindex0001_rom0000> <filas[7].celdaBit35/Mrom_varindex0001_rom0000> <filas[7].celdaBit34/Mrom_varindex0001_rom0000> <filas[7].celdaBit33/Mrom_varindex0001_rom0000> <filas[7].celdaBit32/Mrom_varindex0001_rom0000> <filas[7].celdaBit31/Mrom_varindex0001_rom0000> <filas[7].celdaBit30/Mrom_varindex0001_rom0000> <filas[7].celdaBit2/Mrom_varindex0001_rom0000> <filas[7].celdaBit/Mrom_varindex0001_rom0000> <filas[6].celdaBit37/Mrom_varindex0001_rom0000> <filas[6].celdaBit36/Mrom_varindex0001_rom0000> <filas[6].celdaBit35/Mrom_varindex0001_rom0000> <filas[6].celdaBit34/Mrom_varindex0001_rom0000> <filas[6].celdaBit33/Mrom_varindex0001_rom0000> <filas[6].celdaBit32/Mrom_varindex0001_rom0000> <filas[6].celdaBit31/Mrom_varindex0001_rom0000> <filas[6].celdaBit30/Mrom_varindex0001_rom0000> <filas[6].celdaBit2/Mrom_varindex0001_rom0000> <filas[6].celdaBit/Mrom_varindex0001_rom0000> <filas[5].celdaBit37/Mrom_varindex0001_rom0000> <filas[5].celdaBit36/Mrom_varindex0001_rom0000> <filas[5].celdaBit35/Mrom_varindex0001_rom0000> <filas[5].celdaBit34/Mrom_varindex0001_rom0000> <filas[5].celdaBit33/Mrom_varindex0001_rom0000> <filas[5].celdaBit32/Mrom_varindex0001_rom0000> <filas[5].celdaBit31/Mrom_varindex0001_rom0000> <filas[5].celdaBit30/Mrom_varindex0001_rom0000> <filas[5].celdaBit2/Mrom_varindex0001_rom0000> <filas[5].celdaBit/Mrom_varindex0001_rom0000> <filas[4].celdaBit37/Mrom_varindex0001_rom0000> <filas[4].celdaBit36/Mrom_varindex0001_rom0000> <filas[4].celdaBit35/Mrom_varindex0001_rom0000> <filas[4].celdaBit34/Mrom_varindex0001_rom0000> <filas[4].celdaBit33/Mrom_varindex0001_rom0000> <filas[4].celdaBit32/Mrom_varindex0001_rom0000> <filas[4].celdaBit31/Mrom_varindex0001_rom0000> <filas[4].celdaBit30/Mrom_varindex0001_rom0000> <filas[4].celdaBit2/Mrom_varindex0001_rom0000> <filas[4].celdaBit/Mrom_varindex0001_rom0000> <filas[3].celdaBit37/Mrom_varindex0001_rom0000> <filas[3].celdaBit36/Mrom_varindex0001_rom0000> <filas[3].celdaBit35/Mrom_varindex0001_rom0000> <filas[3].celdaBit34/Mrom_varindex0001_rom0000> <filas[3].celdaBit33/Mrom_varindex0001_rom0000> <filas[3].celdaBit32/Mrom_varindex0001_rom0000> <filas[3].celdaBit31/Mrom_varindex0001_rom0000> <filas[3].celdaBit30/Mrom_varindex0001_rom0000> <filas[3].celdaBit2/Mrom_varindex0001_rom0000> <filas[3].celdaBit/Mrom_varindex0001_rom0000> <filas[2].celdaBit37/Mrom_varindex0001_rom0000> <filas[2].celdaBit36/Mrom_varindex0001_rom0000> <filas[2].celdaBit35/Mrom_varindex0001_rom0000> <filas[2].celdaBit34/Mrom_varindex0001_rom0000> <filas[2].celdaBit33/Mrom_varindex0001_rom0000> <filas[2].celdaBit32/Mrom_varindex0001_rom0000> <filas[2].celdaBit31/Mrom_varindex0001_rom0000> <filas[2].celdaBit30/Mrom_varindex0001_rom0000> <filas[2].celdaBit2/Mrom_varindex0001_rom0000> <filas[2].celdaBit/Mrom_varindex0001_rom0000> <filas[1].celdaBit37/Mrom_varindex0001_rom0000> <filas[1].celdaBit36/Mrom_varindex0001_rom0000> <filas[1].celdaBit35/Mrom_varindex0001_rom0000> <filas[1].celdaBit34/Mrom_varindex0001_rom0000> <filas[1].celdaBit33/Mrom_varindex0001_rom0000> <filas[1].celdaBit32/Mrom_varindex0001_rom0000> <filas[1].celdaBit31/Mrom_varindex0001_rom0000> <filas[1].celdaBit30/Mrom_varindex0001_rom0000> <filas[1].celdaBit2/Mrom_varindex0001_rom0000> <filas[1].celdaBit/Mrom_varindex0001_rom0000> <filas[0].celdaBit37/Mrom_varindex0001_rom0000> <filas[0].celdaBit36/Mrom_varindex0001_rom0000> <filas[0].celdaBit35/Mrom_varindex0001_rom0000> <filas[0].celdaBit34/Mrom_varindex0001_rom0000> <filas[0].celdaBit33/Mrom_varindex0001_rom0000> <filas[0].celdaBit32/Mrom_varindex0001_rom0000> <filas[0].celdaBit31/Mrom_varindex0001_rom0000> <filas[0].celdaBit30/Mrom_varindex0001_rom0000> <filas[0].celdaBit2/Mrom_varindex0001_rom0000> <filas[0].celdaBit/Mrom_varindex0001_rom0000> are equivalent, XST will keep only <filas[31].celdaBit37/Mrom_varindex0001_rom0000>.
INFO:Xst:2146 - In block <vgacore>, ROM <filas[31].celdaBit37/Mrom_varindex0000_rom0000> <filas[31].celdaBit36/Mrom_varindex0000_rom0000> <filas[31].celdaBit35/Mrom_varindex0000_rom0000> <filas[31].celdaBit34/Mrom_varindex0000_rom0000> <filas[31].celdaBit33/Mrom_varindex0000_rom0000> <filas[31].celdaBit32/Mrom_varindex0000_rom0000> <filas[31].celdaBit31/Mrom_varindex0000_rom0000> <filas[31].celdaBit30/Mrom_varindex0000_rom0000> <filas[31].celdaBit2/Mrom_varindex0000_rom0000> <filas[31].celdaBit/Mrom_varindex0000_rom0000> <filas[30].celdaBit37/Mrom_varindex0000_rom0000> <filas[30].celdaBit36/Mrom_varindex0000_rom0000> <filas[30].celdaBit35/Mrom_varindex0000_rom0000> <filas[30].celdaBit34/Mrom_varindex0000_rom0000> <filas[30].celdaBit33/Mrom_varindex0000_rom0000> <filas[30].celdaBit32/Mrom_varindex0000_rom0000> <filas[30].celdaBit31/Mrom_varindex0000_rom0000> <filas[30].celdaBit30/Mrom_varindex0000_rom0000> <filas[30].celdaBit2/Mrom_varindex0000_rom0000> <filas[30].celdaBit/Mrom_varindex0000_rom0000> <filas[29].celdaBit37/Mrom_varindex0000_rom0000> <filas[29].celdaBit36/Mrom_varindex0000_rom0000> <filas[29].celdaBit35/Mrom_varindex0000_rom0000> <filas[29].celdaBit34/Mrom_varindex0000_rom0000> <filas[29].celdaBit33/Mrom_varindex0000_rom0000> <filas[29].celdaBit32/Mrom_varindex0000_rom0000> <filas[29].celdaBit31/Mrom_varindex0000_rom0000> <filas[29].celdaBit30/Mrom_varindex0000_rom0000> <filas[29].celdaBit2/Mrom_varindex0000_rom0000> <filas[29].celdaBit/Mrom_varindex0000_rom0000> <filas[28].celdaBit37/Mrom_varindex0000_rom0000> <filas[28].celdaBit36/Mrom_varindex0000_rom0000> <filas[28].celdaBit35/Mrom_varindex0000_rom0000> <filas[28].celdaBit34/Mrom_varindex0000_rom0000> <filas[28].celdaBit33/Mrom_varindex0000_rom0000> <filas[28].celdaBit32/Mrom_varindex0000_rom0000> <filas[28].celdaBit31/Mrom_varindex0000_rom0000> <filas[28].celdaBit30/Mrom_varindex0000_rom0000> <filas[28].celdaBit2/Mrom_varindex0000_rom0000> <filas[28].celdaBit/Mrom_varindex0000_rom0000> <filas[27].celdaBit37/Mrom_varindex0000_rom0000> <filas[27].celdaBit36/Mrom_varindex0000_rom0000> <filas[27].celdaBit35/Mrom_varindex0000_rom0000> <filas[27].celdaBit34/Mrom_varindex0000_rom0000> <filas[27].celdaBit33/Mrom_varindex0000_rom0000> <filas[27].celdaBit32/Mrom_varindex0000_rom0000> <filas[27].celdaBit31/Mrom_varindex0000_rom0000> <filas[27].celdaBit30/Mrom_varindex0000_rom0000> <filas[27].celdaBit2/Mrom_varindex0000_rom0000> <filas[27].celdaBit/Mrom_varindex0000_rom0000> <filas[26].celdaBit37/Mrom_varindex0000_rom0000> <filas[26].celdaBit36/Mrom_varindex0000_rom0000> <filas[26].celdaBit35/Mrom_varindex0000_rom0000> <filas[26].celdaBit34/Mrom_varindex0000_rom0000> <filas[26].celdaBit33/Mrom_varindex0000_rom0000> <filas[26].celdaBit32/Mrom_varindex0000_rom0000> <filas[26].celdaBit31/Mrom_varindex0000_rom0000> <filas[26].celdaBit30/Mrom_varindex0000_rom0000> <filas[26].celdaBit2/Mrom_varindex0000_rom0000> <filas[26].celdaBit/Mrom_varindex0000_rom0000> <filas[25].celdaBit37/Mrom_varindex0000_rom0000> <filas[25].celdaBit36/Mrom_varindex0000_rom0000> <filas[25].celdaBit35/Mrom_varindex0000_rom0000> <filas[25].celdaBit34/Mrom_varindex0000_rom0000> <filas[25].celdaBit33/Mrom_varindex0000_rom0000> <filas[25].celdaBit32/Mrom_varindex0000_rom0000> <filas[25].celdaBit31/Mrom_varindex0000_rom0000> <filas[25].celdaBit30/Mrom_varindex0000_rom0000> <filas[25].celdaBit2/Mrom_varindex0000_rom0000> <filas[25].celdaBit/Mrom_varindex0000_rom0000> <filas[24].celdaBit37/Mrom_varindex0000_rom0000> <filas[24].celdaBit36/Mrom_varindex0000_rom0000> <filas[24].celdaBit35/Mrom_varindex0000_rom0000> <filas[24].celdaBit34/Mrom_varindex0000_rom0000> <filas[24].celdaBit33/Mrom_varindex0000_rom0000> <filas[24].celdaBit32/Mrom_varindex0000_rom0000> <filas[24].celdaBit31/Mrom_varindex0000_rom0000> <filas[24].celdaBit30/Mrom_varindex0000_rom0000> <filas[24].celdaBit2/Mrom_varindex0000_rom0000> <filas[24].celdaBit/Mrom_varindex0000_rom0000> <filas[23].celdaBit37/Mrom_varindex0000_rom0000> <filas[23].celdaBit36/Mrom_varindex0000_rom0000> <filas[23].celdaBit35/Mrom_varindex0000_rom0000> <filas[23].celdaBit34/Mrom_varindex0000_rom0000> <filas[23].celdaBit33/Mrom_varindex0000_rom0000> <filas[23].celdaBit32/Mrom_varindex0000_rom0000> <filas[23].celdaBit31/Mrom_varindex0000_rom0000> <filas[23].celdaBit30/Mrom_varindex0000_rom0000> <filas[23].celdaBit2/Mrom_varindex0000_rom0000> <filas[23].celdaBit/Mrom_varindex0000_rom0000> <filas[22].celdaBit37/Mrom_varindex0000_rom0000> <filas[22].celdaBit36/Mrom_varindex0000_rom0000> <filas[22].celdaBit35/Mrom_varindex0000_rom0000> <filas[22].celdaBit34/Mrom_varindex0000_rom0000> <filas[22].celdaBit33/Mrom_varindex0000_rom0000> <filas[22].celdaBit32/Mrom_varindex0000_rom0000> <filas[22].celdaBit31/Mrom_varindex0000_rom0000> <filas[22].celdaBit30/Mrom_varindex0000_rom0000> <filas[22].celdaBit2/Mrom_varindex0000_rom0000> <filas[22].celdaBit/Mrom_varindex0000_rom0000> <filas[21].celdaBit37/Mrom_varindex0000_rom0000> <filas[21].celdaBit36/Mrom_varindex0000_rom0000> <filas[21].celdaBit35/Mrom_varindex0000_rom0000> <filas[21].celdaBit34/Mrom_varindex0000_rom0000> <filas[21].celdaBit33/Mrom_varindex0000_rom0000> <filas[21].celdaBit32/Mrom_varindex0000_rom0000> <filas[21].celdaBit31/Mrom_varindex0000_rom0000> <filas[21].celdaBit30/Mrom_varindex0000_rom0000> <filas[21].celdaBit2/Mrom_varindex0000_rom0000> <filas[21].celdaBit/Mrom_varindex0000_rom0000> <filas[20].celdaBit37/Mrom_varindex0000_rom0000> <filas[20].celdaBit36/Mrom_varindex0000_rom0000> <filas[20].celdaBit35/Mrom_varindex0000_rom0000> <filas[20].celdaBit34/Mrom_varindex0000_rom0000> <filas[20].celdaBit33/Mrom_varindex0000_rom0000> <filas[20].celdaBit32/Mrom_varindex0000_rom0000> <filas[20].celdaBit31/Mrom_varindex0000_rom0000> <filas[20].celdaBit30/Mrom_varindex0000_rom0000> <filas[20].celdaBit2/Mrom_varindex0000_rom0000> <filas[20].celdaBit/Mrom_varindex0000_rom0000> <filas[19].celdaBit37/Mrom_varindex0000_rom0000> <filas[19].celdaBit36/Mrom_varindex0000_rom0000> <filas[19].celdaBit35/Mrom_varindex0000_rom0000> <filas[19].celdaBit34/Mrom_varindex0000_rom0000> <filas[19].celdaBit33/Mrom_varindex0000_rom0000> <filas[19].celdaBit32/Mrom_varindex0000_rom0000> <filas[19].celdaBit31/Mrom_varindex0000_rom0000> <filas[19].celdaBit30/Mrom_varindex0000_rom0000> <filas[19].celdaBit2/Mrom_varindex0000_rom0000> <filas[19].celdaBit/Mrom_varindex0000_rom0000> <filas[18].celdaBit37/Mrom_varindex0000_rom0000> <filas[18].celdaBit36/Mrom_varindex0000_rom0000> <filas[18].celdaBit35/Mrom_varindex0000_rom0000> <filas[18].celdaBit34/Mrom_varindex0000_rom0000> <filas[18].celdaBit33/Mrom_varindex0000_rom0000> <filas[18].celdaBit32/Mrom_varindex0000_rom0000> <filas[18].celdaBit31/Mrom_varindex0000_rom0000> <filas[18].celdaBit30/Mrom_varindex0000_rom0000> <filas[18].celdaBit2/Mrom_varindex0000_rom0000> <filas[18].celdaBit/Mrom_varindex0000_rom0000> <filas[17].celdaBit37/Mrom_varindex0000_rom0000> <filas[17].celdaBit36/Mrom_varindex0000_rom0000> <filas[17].celdaBit35/Mrom_varindex0000_rom0000> <filas[17].celdaBit34/Mrom_varindex0000_rom0000> <filas[17].celdaBit33/Mrom_varindex0000_rom0000> <filas[17].celdaBit32/Mrom_varindex0000_rom0000> <filas[17].celdaBit31/Mrom_varindex0000_rom0000> <filas[17].celdaBit30/Mrom_varindex0000_rom0000> <filas[17].celdaBit2/Mrom_varindex0000_rom0000> <filas[17].celdaBit/Mrom_varindex0000_rom0000> <filas[16].celdaBit37/Mrom_varindex0000_rom0000> <filas[16].celdaBit36/Mrom_varindex0000_rom0000> <filas[16].celdaBit35/Mrom_varindex0000_rom0000> <filas[16].celdaBit34/Mrom_varindex0000_rom0000> <filas[16].celdaBit33/Mrom_varindex0000_rom0000> <filas[16].celdaBit32/Mrom_varindex0000_rom0000> <filas[16].celdaBit31/Mrom_varindex0000_rom0000> <filas[16].celdaBit30/Mrom_varindex0000_rom0000> <filas[16].celdaBit2/Mrom_varindex0000_rom0000> <filas[16].celdaBit/Mrom_varindex0000_rom0000> <filas[15].celdaBit37/Mrom_varindex0000_rom0000> <filas[15].celdaBit36/Mrom_varindex0000_rom0000> <filas[15].celdaBit35/Mrom_varindex0000_rom0000> <filas[15].celdaBit34/Mrom_varindex0000_rom0000> <filas[15].celdaBit33/Mrom_varindex0000_rom0000> <filas[15].celdaBit32/Mrom_varindex0000_rom0000> <filas[15].celdaBit31/Mrom_varindex0000_rom0000> <filas[15].celdaBit30/Mrom_varindex0000_rom0000> <filas[15].celdaBit2/Mrom_varindex0000_rom0000> <filas[15].celdaBit/Mrom_varindex0000_rom0000> <filas[14].celdaBit37/Mrom_varindex0000_rom0000> <filas[14].celdaBit36/Mrom_varindex0000_rom0000> <filas[14].celdaBit35/Mrom_varindex0000_rom0000> <filas[14].celdaBit34/Mrom_varindex0000_rom0000> <filas[14].celdaBit33/Mrom_varindex0000_rom0000> <filas[14].celdaBit32/Mrom_varindex0000_rom0000> <filas[14].celdaBit31/Mrom_varindex0000_rom0000> <filas[14].celdaBit30/Mrom_varindex0000_rom0000> <filas[14].celdaBit2/Mrom_varindex0000_rom0000> <filas[14].celdaBit/Mrom_varindex0000_rom0000> <filas[13].celdaBit37/Mrom_varindex0000_rom0000> <filas[13].celdaBit36/Mrom_varindex0000_rom0000> <filas[13].celdaBit35/Mrom_varindex0000_rom0000> <filas[13].celdaBit34/Mrom_varindex0000_rom0000> <filas[13].celdaBit33/Mrom_varindex0000_rom0000> <filas[13].celdaBit32/Mrom_varindex0000_rom0000> <filas[13].celdaBit31/Mrom_varindex0000_rom0000> <filas[13].celdaBit30/Mrom_varindex0000_rom0000> <filas[13].celdaBit2/Mrom_varindex0000_rom0000> <filas[13].celdaBit/Mrom_varindex0000_rom0000> <filas[12].celdaBit37/Mrom_varindex0000_rom0000> <filas[12].celdaBit36/Mrom_varindex0000_rom0000> <filas[12].celdaBit35/Mrom_varindex0000_rom0000> <filas[12].celdaBit34/Mrom_varindex0000_rom0000> <filas[12].celdaBit33/Mrom_varindex0000_rom0000> <filas[12].celdaBit32/Mrom_varindex0000_rom0000> <filas[12].celdaBit31/Mrom_varindex0000_rom0000> <filas[12].celdaBit30/Mrom_varindex0000_rom0000> <filas[12].celdaBit2/Mrom_varindex0000_rom0000> <filas[12].celdaBit/Mrom_varindex0000_rom0000> <filas[11].celdaBit37/Mrom_varindex0000_rom0000> <filas[11].celdaBit36/Mrom_varindex0000_rom0000> <filas[11].celdaBit35/Mrom_varindex0000_rom0000> <filas[11].celdaBit34/Mrom_varindex0000_rom0000> <filas[11].celdaBit33/Mrom_varindex0000_rom0000> <filas[11].celdaBit32/Mrom_varindex0000_rom0000> <filas[11].celdaBit31/Mrom_varindex0000_rom0000> <filas[11].celdaBit30/Mrom_varindex0000_rom0000> <filas[11].celdaBit2/Mrom_varindex0000_rom0000> <filas[11].celdaBit/Mrom_varindex0000_rom0000> <filas[10].celdaBit37/Mrom_varindex0000_rom0000> <filas[10].celdaBit36/Mrom_varindex0000_rom0000> <filas[10].celdaBit35/Mrom_varindex0000_rom0000> <filas[10].celdaBit34/Mrom_varindex0000_rom0000> <filas[10].celdaBit33/Mrom_varindex0000_rom0000> <filas[10].celdaBit32/Mrom_varindex0000_rom0000> <filas[10].celdaBit31/Mrom_varindex0000_rom0000> <filas[10].celdaBit30/Mrom_varindex0000_rom0000> <filas[10].celdaBit2/Mrom_varindex0000_rom0000> <filas[10].celdaBit/Mrom_varindex0000_rom0000> <filas[9].celdaBit37/Mrom_varindex0000_rom0000> <filas[9].celdaBit36/Mrom_varindex0000_rom0000> <filas[9].celdaBit35/Mrom_varindex0000_rom0000> <filas[9].celdaBit34/Mrom_varindex0000_rom0000> <filas[9].celdaBit33/Mrom_varindex0000_rom0000> <filas[9].celdaBit32/Mrom_varindex0000_rom0000> <filas[9].celdaBit31/Mrom_varindex0000_rom0000> <filas[9].celdaBit30/Mrom_varindex0000_rom0000> <filas[9].celdaBit2/Mrom_varindex0000_rom0000> <filas[9].celdaBit/Mrom_varindex0000_rom0000> <filas[8].celdaBit37/Mrom_varindex0000_rom0000> <filas[8].celdaBit36/Mrom_varindex0000_rom0000> <filas[8].celdaBit35/Mrom_varindex0000_rom0000> <filas[8].celdaBit34/Mrom_varindex0000_rom0000> <filas[8].celdaBit33/Mrom_varindex0000_rom0000> <filas[8].celdaBit32/Mrom_varindex0000_rom0000> <filas[8].celdaBit31/Mrom_varindex0000_rom0000> <filas[8].celdaBit30/Mrom_varindex0000_rom0000> <filas[8].celdaBit2/Mrom_varindex0000_rom0000> <filas[8].celdaBit/Mrom_varindex0000_rom0000> <filas[7].celdaBit37/Mrom_varindex0000_rom0000> <filas[7].celdaBit36/Mrom_varindex0000_rom0000> <filas[7].celdaBit35/Mrom_varindex0000_rom0000> <filas[7].celdaBit34/Mrom_varindex0000_rom0000> <filas[7].celdaBit33/Mrom_varindex0000_rom0000> <filas[7].celdaBit32/Mrom_varindex0000_rom0000> <filas[7].celdaBit31/Mrom_varindex0000_rom0000> <filas[7].celdaBit30/Mrom_varindex0000_rom0000> <filas[7].celdaBit2/Mrom_varindex0000_rom0000> <filas[7].celdaBit/Mrom_varindex0000_rom0000> <filas[6].celdaBit37/Mrom_varindex0000_rom0000> <filas[6].celdaBit36/Mrom_varindex0000_rom0000> <filas[6].celdaBit35/Mrom_varindex0000_rom0000> <filas[6].celdaBit34/Mrom_varindex0000_rom0000> <filas[6].celdaBit33/Mrom_varindex0000_rom0000> <filas[6].celdaBit32/Mrom_varindex0000_rom0000> <filas[6].celdaBit31/Mrom_varindex0000_rom0000> <filas[6].celdaBit30/Mrom_varindex0000_rom0000> <filas[6].celdaBit2/Mrom_varindex0000_rom0000> <filas[6].celdaBit/Mrom_varindex0000_rom0000> <filas[5].celdaBit37/Mrom_varindex0000_rom0000> <filas[5].celdaBit36/Mrom_varindex0000_rom0000> <filas[5].celdaBit35/Mrom_varindex0000_rom0000> <filas[5].celdaBit34/Mrom_varindex0000_rom0000> <filas[5].celdaBit33/Mrom_varindex0000_rom0000> <filas[5].celdaBit32/Mrom_varindex0000_rom0000> <filas[5].celdaBit31/Mrom_varindex0000_rom0000> <filas[5].celdaBit30/Mrom_varindex0000_rom0000> <filas[5].celdaBit2/Mrom_varindex0000_rom0000> <filas[5].celdaBit/Mrom_varindex0000_rom0000> <filas[4].celdaBit37/Mrom_varindex0000_rom0000> <filas[4].celdaBit36/Mrom_varindex0000_rom0000> <filas[4].celdaBit35/Mrom_varindex0000_rom0000> <filas[4].celdaBit34/Mrom_varindex0000_rom0000> <filas[4].celdaBit33/Mrom_varindex0000_rom0000> <filas[4].celdaBit32/Mrom_varindex0000_rom0000> <filas[4].celdaBit31/Mrom_varindex0000_rom0000> <filas[4].celdaBit30/Mrom_varindex0000_rom0000> <filas[4].celdaBit2/Mrom_varindex0000_rom0000> <filas[4].celdaBit/Mrom_varindex0000_rom0000> <filas[3].celdaBit37/Mrom_varindex0000_rom0000> <filas[3].celdaBit36/Mrom_varindex0000_rom0000> <filas[3].celdaBit35/Mrom_varindex0000_rom0000> <filas[3].celdaBit34/Mrom_varindex0000_rom0000> <filas[3].celdaBit33/Mrom_varindex0000_rom0000> <filas[3].celdaBit32/Mrom_varindex0000_rom0000> <filas[3].celdaBit31/Mrom_varindex0000_rom0000> <filas[3].celdaBit30/Mrom_varindex0000_rom0000> <filas[3].celdaBit2/Mrom_varindex0000_rom0000> <filas[3].celdaBit/Mrom_varindex0000_rom0000> <filas[2].celdaBit37/Mrom_varindex0000_rom0000> <filas[2].celdaBit36/Mrom_varindex0000_rom0000> <filas[2].celdaBit35/Mrom_varindex0000_rom0000> <filas[2].celdaBit34/Mrom_varindex0000_rom0000> <filas[2].celdaBit33/Mrom_varindex0000_rom0000> <filas[2].celdaBit32/Mrom_varindex0000_rom0000> <filas[2].celdaBit31/Mrom_varindex0000_rom0000> <filas[2].celdaBit30/Mrom_varindex0000_rom0000> <filas[2].celdaBit2/Mrom_varindex0000_rom0000> <filas[2].celdaBit/Mrom_varindex0000_rom0000> <filas[1].celdaBit37/Mrom_varindex0000_rom0000> <filas[1].celdaBit36/Mrom_varindex0000_rom0000> <filas[1].celdaBit35/Mrom_varindex0000_rom0000> <filas[1].celdaBit34/Mrom_varindex0000_rom0000> <filas[1].celdaBit33/Mrom_varindex0000_rom0000> <filas[1].celdaBit32/Mrom_varindex0000_rom0000> <filas[1].celdaBit31/Mrom_varindex0000_rom0000> <filas[1].celdaBit30/Mrom_varindex0000_rom0000> <filas[1].celdaBit2/Mrom_varindex0000_rom0000> <filas[1].celdaBit/Mrom_varindex0000_rom0000> <filas[0].celdaBit37/Mrom_varindex0000_rom0000> <filas[0].celdaBit36/Mrom_varindex0000_rom0000> <filas[0].celdaBit35/Mrom_varindex0000_rom0000> <filas[0].celdaBit34/Mrom_varindex0000_rom0000> <filas[0].celdaBit33/Mrom_varindex0000_rom0000> <filas[0].celdaBit32/Mrom_varindex0000_rom0000> <filas[0].celdaBit31/Mrom_varindex0000_rom0000> <filas[0].celdaBit30/Mrom_varindex0000_rom0000> <filas[0].celdaBit2/Mrom_varindex0000_rom0000> <filas[0].celdaBit/Mrom_varindex0000_rom0000> are equivalent, XST will keep only <filas[31].celdaBit37/Mrom_varindex0000_rom0000>.
INFO:Xst:2146 - In block <vgacore>, ROM <Memoria/Mrom_varindex0014_rom0000> <Registros/Mrom_varindex0014_rom0000> <Instruc/Mrom_varindex0014_rom0000> are equivalent, XST will keep only <Memoria/Mrom_varindex0014_rom0000>.
INFO:Xst:2146 - In block <vgacore>, ROM <Memoria/Mrom_varindex0008_rom0000> <Registros/Mrom_varindex0008_rom0000> are equivalent, XST will keep only <Memoria/Mrom_varindex0008_rom0000>.
INFO:Xst:2146 - In block <vgacore>, ROM <Memoria/Mrom_varindex0012_rom0000> <Registros/Mrom_varindex0012_rom0000> <ALU/Mrom_varindex0012_rom0000> <State/Mrom_varindex0012_rom0000> <Instruc/Mrom_varindex0012_rom0000> are equivalent, XST will keep only <Memoria/Mrom_varindex0012_rom0000>.
INFO:Xst:2146 - In block <vgacore>, ROM <Memoria/Mrom_varindex0001_rom0000> <ALU/Mrom_varindex0001_rom0000> are equivalent, XST will keep only <Memoria/Mrom_varindex0001_rom0000>.
INFO:Xst:2146 - In block <vgacore>, ROM <Memoria/Mrom_varindex0004_rom0000> <State/Mrom_varindex0004_rom0000> are equivalent, XST will keep only <Memoria/Mrom_varindex0004_rom0000>.
INFO:Xst:2146 - In block <vgacore>, ROM <Memoria/Mrom_varindex0003_rom0000> <Registros/Mrom_varindex0003_rom0000> <State/Mrom_varindex0003_rom0000> <Instruc/Mrom_varindex0003_rom0000> are equivalent, XST will keep only <Memoria/Mrom_varindex0003_rom0000>.
INFO:Xst:2146 - In block <vgacore>, ROM <Memoria/Mrom_varindex0000_rom0000> <Registros/Mrom_varindex0000_rom0000> <State/Mrom_varindex0000_rom0000> <Instruc/Mrom_varindex0000_rom0000> are equivalent, XST will keep only <Memoria/Mrom_varindex0000_rom0000>.
INFO:Xst:2146 - In block <vgacore>, ROM <Registros/Mrom_varindex0009_rom0000> <Instruc/Mrom_varindex0009_rom0000> are equivalent, XST will keep only <Registros/Mrom_varindex0009_rom0000>.
INFO:Xst:2146 - In block <vgacore>, ROM <Registros/Mrom_varindex0011_rom0000> <Instruc/Mrom_varindex0011_rom0000> are equivalent, XST will keep only <Registros/Mrom_varindex0011_rom0000>.
INFO:Xst:2146 - In block <vgacore>, ROM <ALU/Mrom_varindex0007_rom0000> <State/Mrom_varindex0007_rom0000> <Instruc/Mrom_varindex0007_rom0000> are equivalent, XST will keep only <ALU/Mrom_varindex0007_rom0000>.
WARNING:Xst:2170 - Unit control : the following signal(s) form a combinatorial loop: sig_estado<1>.
WARNING:Xst:2170 - Unit control : the following signal(s) form a combinatorial loop: sig_estado<0>.
WARNING:Xst:2170 - Unit control : the following signal(s) form a combinatorial loop: sig_estado<2>.
WARNING:Xst:2042 - Unit MemoriaDeDatos: 32 internal tristates are replaced by logic (pull-up yes): DR<0>, DR<10>, DR<11>, DR<12>, DR<13>, DR<14>, DR<15>, DR<16>, DR<17>, DR<18>, DR<19>, DR<1>, DR<20>, DR<21>, DR<22>, DR<23>, DR<24>, DR<25>, DR<26>, DR<27>, DR<28>, DR<29>, DR<2>, DR<30>, DR<31>, DR<3>, DR<4>, DR<5>, DR<6>, DR<7>, DR<8>, DR<9>.

Optimizing unit <mips> ...

Optimizing unit <MemoriaDeDatos> ...

Optimizing unit <BancoDeRegistros> ...

Optimizing unit <control> ...

Optimizing unit <alu8bit> ...

Optimizing unit <divisor2> ...

Optimizing unit <Instruction> ...

Optimizing unit <States> ...

Optimizing unit <vgacore> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 47.
FlipFlop Estado_1 has been replicated 2 time(s)
FlipFlop Estado_2 has been replicated 2 time(s)
FlipFlop entradaControl_0 has been replicated 1 time(s)
FlipFlop entradaControl_1 has been replicated 1 time(s)
FlipFlop entradaControl_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2330
 Flip-Flops                                            : 2330

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mips.ngr
Top Level Output File Name         : mips
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 9739
#      GND                         : 2
#      INV                         : 6
#      LUT1                        : 48
#      LUT2                        : 1451
#      LUT2_D                      : 3
#      LUT3                        : 1884
#      LUT3_D                      : 5
#      LUT3_L                      : 3
#      LUT4                        : 2331
#      LUT4_D                      : 20
#      LUT4_L                      : 62
#      MUXCY                       : 121
#      MUXF5                       : 2334
#      MUXF6                       : 1079
#      MUXF7                       : 192
#      MUXF8                       : 96
#      VCC                         : 1
#      XORCY                       : 101
# FlipFlops/Latches                : 2331
#      FD                          : 32
#      FDC                         : 76
#      FDCE                        : 32
#      FDE                         : 2187
#      FDP                         : 2
#      FDR                         : 1
#      LD                          : 1
# RAMS                             : 1
#      RAMB16                      : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                     3804  out of   7680    49%  
 Number of Slice Flip Flops:           2331  out of  15360    15%  
 Number of 4 input LUTs:               5813  out of  15360    37%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    173     8%  
 Number of BRAMs:                         1  out of     24     4%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------+---------------------------+-------+
Clock Signal                                          | Clock buffer(FF name)     | Load  |
------------------------------------------------------+---------------------------+-------+
Nuevo_reloj/clk_aux                                   | BUFG                      | 2258  |
ControlG/MemWrite_not0001(ControlG/MemWrite_not0001:O)| NONE(*)(ControlG/MemWrite)| 1     |
clock                                                 | BUFGP                     | 52    |
Pantalla/Nuevo_reloj/clk_aux                          | NONE(Pantalla/hcnt_8)     | 10    |
Pantalla/hsyncb                                       | NONE(Pantalla/vcnt_9)     | 11    |
------------------------------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 110   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 18.183ns (Maximum Frequency: 54.996MHz)
   Minimum input arrival time before clock: 7.403ns
   Maximum output required time after clock: 30.351ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Nuevo_reloj/clk_aux'
  Clock period: 18.183ns (frequency: 54.996MHz)
  Total number of paths / destination ports: 12612209 / 4438
-------------------------------------------------------------------------
Delay:               18.183ns (Levels of Logic = 29)
  Source:            entradaControl_3 (FF)
  Destination:       PC_0 (FF)
  Source Clock:      Nuevo_reloj/clk_aux rising
  Destination Clock: Nuevo_reloj/clk_aux rising

  Data Path: entradaControl_3 to PC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.626   1.304  entradaControl_3 (entradaControl_3)
     LUT2_D:I0->O         10   0.479   0.987  ControlG/ALUA111 (ControlG/N25)
     LUT4:I3->O           41   0.479   1.642  ControlG/ALUA4 (ControlG/N21)
     LUT4_D:I3->O         14   0.479   1.032  entradaA<10>1_SW0 (N395)
     LUT4:I3->O            2   0.479   0.768  entradaA<11>1 (entradaA<11>)
     LUT4:I3->O            1   0.479   0.000  ALU/Maddsub_temp_share0000_lut<11> (ALU/Maddsub_temp_share0000_lut<11>)
     MUXCY:S->O            1   0.435   0.000  ALU/Maddsub_temp_share0000_cy<11> (ALU/Maddsub_temp_share0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<12> (ALU/Maddsub_temp_share0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<13> (ALU/Maddsub_temp_share0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<14> (ALU/Maddsub_temp_share0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<15> (ALU/Maddsub_temp_share0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<16> (ALU/Maddsub_temp_share0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<17> (ALU/Maddsub_temp_share0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<18> (ALU/Maddsub_temp_share0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<19> (ALU/Maddsub_temp_share0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<20> (ALU/Maddsub_temp_share0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<21> (ALU/Maddsub_temp_share0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<22> (ALU/Maddsub_temp_share0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<23> (ALU/Maddsub_temp_share0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<24> (ALU/Maddsub_temp_share0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<25> (ALU/Maddsub_temp_share0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<26> (ALU/Maddsub_temp_share0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<27> (ALU/Maddsub_temp_share0000_cy<27>)
     XORCY:CI->O           4   0.786   1.074  ALU/Maddsub_temp_share0000_xor<28> (ALU/temp_share0000<28>)
     LUT2:I0->O            1   0.479   0.704  ALU/Mcompar_bigthan_cmp_gt0000_lut<7>_SW1 (N466)
     LUT4:I3->O            1   0.479   0.000  ALU/Mcompar_bigthan_cmp_gt0000_lut<7> (ALU/Mcompar_bigthan_cmp_gt0000_lut<7>)
     MUXCY:S->O            1   0.435   0.000  ALU/Mcompar_bigthan_cmp_gt0000_cy<7> (ALU/Mcompar_bigthan_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.264   0.704  ALU/Mcompar_bigthan_cmp_gt0000_cy<8> (ALU/Mcompar_bigthan_cmp_gt0000_cy<8>)
     LUT4_L:I3->LO         1   0.479   0.123  ALU/bigthan133 (mayorque)
     LUT4:I3->O           32   0.479   1.575  ControlSaltos/salida73 (salida)
     FDCE:CE                   0.524          PC_0
    ----------------------------------------
    Total                     18.183ns (8.270ns logic, 9.913ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 8.455ns (frequency: 118.274MHz)
  Total number of paths / destination ports: 2030 / 54
-------------------------------------------------------------------------
Delay:               8.455ns (Levels of Logic = 4)
  Source:            Nuevo_reloj/cuenta_0 (FF)
  Destination:       Nuevo_reloj/clk_aux (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: Nuevo_reloj/cuenta_0 to Nuevo_reloj/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  Nuevo_reloj/cuenta_0 (Nuevo_reloj/cuenta_0)
     LUT2:I0->O            1   0.479   0.976  Nuevo_reloj/clk_aux_and00001100 (Nuevo_reloj/clk_aux_and00001100)
     LUT4:I0->O            1   0.479   0.851  Nuevo_reloj/clk_aux_and00001130 (Nuevo_reloj/clk_aux_and00001130)
     LUT4:I1->O           26   0.479   1.841  Nuevo_reloj/clk_aux_and00001141 (Nuevo_reloj/N01)
     LUT2:I0->O            1   0.479   0.681  Nuevo_reloj/clk_aux_and00002 (Nuevo_reloj/clk_aux_and0000)
     FDE:CE                    0.524          Nuevo_reloj/clk_aux
    ----------------------------------------
    Total                      8.455ns (3.066ns logic, 5.389ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Pantalla/Nuevo_reloj/clk_aux'
  Clock period: 8.546ns (frequency: 117.011MHz)
  Total number of paths / destination ports: 424 / 10
-------------------------------------------------------------------------
Delay:               8.546ns (Levels of Logic = 5)
  Source:            Pantalla/hcnt_2 (FF)
  Destination:       Pantalla/hsyncb (FF)
  Source Clock:      Pantalla/Nuevo_reloj/clk_aux rising
  Destination Clock: Pantalla/Nuevo_reloj/clk_aux rising

  Data Path: Pantalla/hcnt_2 to Pantalla/hsyncb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            708   0.626   4.024  Pantalla/hcnt_2 (Pantalla/hcnt_2)
     LUT4:I1->O            1   0.479   0.000  Pantalla/hsyncb_mux0001491 (Pantalla/hsyncb_mux0001491)
     MUXF5:I0->O           2   0.314   0.915  Pantalla/hsyncb_mux000149_f5 (Pantalla/hsyncb_mux000149)
     LUT4:I1->O            1   0.479   0.000  Pantalla/hsyncb_mux000178_SW01 (Pantalla/hsyncb_mux000178_SW0)
     MUXF5:I1->O           1   0.314   0.740  Pantalla/hsyncb_mux000178_SW0_f5 (N616)
     LUT3:I2->O            1   0.479   0.000  Pantalla/hsyncb_mux000178 (Pantalla/hsyncb_mux0001)
     FDP:D                     0.176          Pantalla/hsyncb
    ----------------------------------------
    Total                      8.546ns (2.867ns logic, 5.679ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Pantalla/hsyncb'
  Clock period: 9.736ns (frequency: 102.708MHz)
  Total number of paths / destination ports: 650 / 11
-------------------------------------------------------------------------
Delay:               9.736ns (Levels of Logic = 13)
  Source:            Pantalla/vcnt_0 (FF)
  Destination:       Pantalla/vcnt_9 (FF)
  Source Clock:      Pantalla/hsyncb rising
  Destination Clock: Pantalla/hsyncb rising

  Data Path: Pantalla/vcnt_0 to Pantalla/vcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q           1343   0.626   4.149  Pantalla/vcnt_0 (Pantalla/vcnt_0)
     LUT4:I0->O            1   0.479   0.704  Pantalla/vcnt_not000114_SW0 (N684)
     LUT4:I3->O            8   0.479   0.980  Pantalla/vcnt_not000114 (Pantalla/vcnt_not000114)
     LUT3:I2->O            1   0.479   0.000  Pantalla/Mcount_vcnt_lut<0> (Pantalla/Mcount_vcnt_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Pantalla/Mcount_vcnt_cy<0> (Pantalla/Mcount_vcnt_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Pantalla/Mcount_vcnt_cy<1> (Pantalla/Mcount_vcnt_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Pantalla/Mcount_vcnt_cy<2> (Pantalla/Mcount_vcnt_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Pantalla/Mcount_vcnt_cy<3> (Pantalla/Mcount_vcnt_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Pantalla/Mcount_vcnt_cy<4> (Pantalla/Mcount_vcnt_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Pantalla/Mcount_vcnt_cy<5> (Pantalla/Mcount_vcnt_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Pantalla/Mcount_vcnt_cy<6> (Pantalla/Mcount_vcnt_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Pantalla/Mcount_vcnt_cy<7> (Pantalla/Mcount_vcnt_cy<7>)
     MUXCY:CI->O           0   0.056   0.000  Pantalla/Mcount_vcnt_cy<8> (Pantalla/Mcount_vcnt_cy<8>)
     XORCY:CI->O           1   0.786   0.000  Pantalla/Mcount_vcnt_xor<9> (Pantalla/Mcount_vcnt9)
     FDC:D                     0.176          Pantalla/vcnt_9
    ----------------------------------------
    Total                      9.736ns (3.904ns logic, 5.832ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Nuevo_reloj/clk_aux'
  Total number of paths / destination ports: 137 / 137
-------------------------------------------------------------------------
Offset:              5.572ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instruction_0 (FF)
  Destination Clock: Nuevo_reloj/clk_aux rising

  Data Path: reset to Instruction_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   0.715   2.279  reset_IBUF (reset_IBUF)
     LUT3:I0->O           32   0.479   1.575  Instruction_and00001 (Instruction_and0000)
     FDE:CE                    0.524          Instruction_0
    ----------------------------------------
    Total                      5.572ns (1.718ns logic, 3.854ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 106 / 27
-------------------------------------------------------------------------
Offset:              7.403ns (Levels of Logic = 5)
  Source:            velocidad0 (PAD)
  Destination:       Nuevo_reloj/clk_aux (FF)
  Destination Clock: clock rising

  Data Path: velocidad0 to Nuevo_reloj/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.915  velocidad0_IBUF (velocidad0_IBUF)
     LUT4:I1->O            1   0.479   0.000  Nuevo_reloj/clk_aux_and00001231 (Nuevo_reloj/clk_aux_and00001231)
     MUXF5:I0->O           1   0.314   0.976  Nuevo_reloj/clk_aux_and0000123_f5 (Nuevo_reloj/clk_aux_and0000123)
     LUT4:I0->O           26   0.479   1.841  Nuevo_reloj/clk_aux_and00001141 (Nuevo_reloj/N01)
     LUT2:I0->O            1   0.479   0.681  Nuevo_reloj/clk_aux_and00002 (Nuevo_reloj/clk_aux_and0000)
     FDE:CE                    0.524          Nuevo_reloj/clk_aux
    ----------------------------------------
    Total                      7.403ns (2.990ns logic, 4.413ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Pantalla/Nuevo_reloj/clk_aux'
  Total number of paths / destination ports: 47647 / 10
-------------------------------------------------------------------------
Offset:              25.848ns (Levels of Logic = 15)
  Source:            Pantalla/hcnt_0 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      Pantalla/Nuevo_reloj/clk_aux rising

  Data Path: Pantalla/hcnt_0 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q           1503   0.626   4.149  Pantalla/hcnt_0 (Pantalla/hcnt_0)
     LUT3:I0->O            1   0.479   0.000  Pantalla/Instruc/Mmux_varindex0014_mux0000_5 (Pantalla/Instruc/Mmux_varindex0014_mux0000_5)
     MUXF5:I0->O           1   0.314   0.000  Pantalla/Memoria/Mmux_varindex0014_mux0000_3_f5 (Pantalla/Memoria/Mmux_varindex0014_mux0000_3_f5)
     MUXF6:I1->O           1   0.298   0.851  Pantalla/Memoria/Mmux_varindex0014_mux0000_2_f6 (Pantalla/Memoria/varindex0014_mux00001)
     LUT3:I1->O            1   0.479   0.976  Pantalla/rgb<5>12670 (Pantalla/rgb<5>12670)
     LUT4:I0->O            1   0.479   0.740  Pantalla/rgb<5>12681 (Pantalla/rgb<5>12681)
     LUT4:I2->O            1   0.479   0.704  Pantalla/rgb<5>12740_SW0 (N758)
     LUT4:I3->O            1   0.479   0.976  Pantalla/rgb<5>12740 (Pantalla/rgb<5>12740)
     LUT4:I0->O            1   0.479   0.740  Pantalla/rgb<5>12774_SW0 (N592)
     LUT4:I2->O            1   0.479   0.704  Pantalla/rgb<5>12774 (Pantalla/rgb<5>12774)
     LUT4:I3->O            1   0.479   0.976  Pantalla/rgb<5>12798 (Pantalla/rgb<5>12798)
     LUT4:I0->O            4   0.479   0.838  Pantalla/rgb<5>15665 (Pantalla/N26)
     LUT4:I2->O            2   0.479   0.915  Pantalla/rgb<2>1 (Pantalla/N12)
     LUT3:I1->O            1   0.479   0.704  Pantalla/rgb<2>_SW0 (N160)
     LUT4:I3->O            1   0.479   0.681  Pantalla/rgb<2> (rgb_2_OBUF)
     OBUF:I->O                 4.909          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                     25.848ns (11.895ns logic, 13.953ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Pantalla/hsyncb'
  Total number of paths / destination ports: 114529 / 10
-------------------------------------------------------------------------
Offset:              30.351ns (Levels of Logic = 16)
  Source:            Pantalla/vcnt_0 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      Pantalla/hsyncb rising

  Data Path: Pantalla/vcnt_0 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q           1343   0.626   4.149  Pantalla/vcnt_0 (Pantalla/vcnt_0)
     LUT4:I0->O         1354   0.479   4.024  Pantalla/Stat/pintar38 (Pantalla/ALU/Mrom_varindex0006_rom00005)
     LUT3:I1->O            1   0.479   0.000  Pantalla/Instruc/Mmux_varindex0014_mux0000_51 (Pantalla/Instruc/Mmux_varindex0014_mux0000_51)
     MUXF5:I1->O           1   0.314   0.000  Pantalla/Memoria/Mmux_varindex0014_mux0000_4_f5 (Pantalla/Memoria/Mmux_varindex0014_mux0000_4_f5)
     MUXF6:I0->O           1   0.298   0.851  Pantalla/Memoria/Mmux_varindex0014_mux0000_2_f6 (Pantalla/Memoria/varindex0014_mux00001)
     LUT3:I1->O            1   0.479   0.976  Pantalla/rgb<5>12670 (Pantalla/rgb<5>12670)
     LUT4:I0->O            1   0.479   0.740  Pantalla/rgb<5>12681 (Pantalla/rgb<5>12681)
     LUT4:I2->O            1   0.479   0.704  Pantalla/rgb<5>12740_SW0 (N758)
     LUT4:I3->O            1   0.479   0.976  Pantalla/rgb<5>12740 (Pantalla/rgb<5>12740)
     LUT4:I0->O            1   0.479   0.740  Pantalla/rgb<5>12774_SW0 (N592)
     LUT4:I2->O            1   0.479   0.704  Pantalla/rgb<5>12774 (Pantalla/rgb<5>12774)
     LUT4:I3->O            1   0.479   0.976  Pantalla/rgb<5>12798 (Pantalla/rgb<5>12798)
     LUT4:I0->O            4   0.479   0.838  Pantalla/rgb<5>15665 (Pantalla/N26)
     LUT4:I2->O            2   0.479   0.915  Pantalla/rgb<2>1 (Pantalla/N12)
     LUT3:I1->O            1   0.479   0.704  Pantalla/rgb<2>_SW0 (N160)
     LUT4:I3->O            1   0.479   0.681  Pantalla/rgb<2> (rgb_2_OBUF)
     OBUF:I->O                 4.909          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                     30.351ns (12.374ns logic, 17.977ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Nuevo_reloj/clk_aux'
  Total number of paths / destination ports: 3414 / 9
-------------------------------------------------------------------------
Offset:              19.363ns (Levels of Logic = 11)
  Source:            Banco_Registros/tmp_3_0 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      Nuevo_reloj/clk_aux rising

  Data Path: Banco_Registros/tmp_3_0 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.626   1.074  Banco_Registros/tmp_3_0 (Banco_Registros/tmp_3_0)
     LUT3:I0->O            1   0.479   0.851  Pantalla/rgb<5>13525 (Pantalla/rgb<5>13525)
     LUT4:I1->O            1   0.479   0.704  Pantalla/rgb<5>13570_SW0 (N594)
     LUT4:I3->O            1   0.479   0.851  Pantalla/rgb<5>13570 (Pantalla/rgb<5>13570)
     LUT4:I1->O            1   0.479   0.740  Pantalla/rgb<5>13748 (Pantalla/rgb<5>13748)
     LUT4:I2->O            1   0.479   0.976  Pantalla/rgb<5>14079 (Pantalla/rgb<5>14079)
     LUT2:I0->O            1   0.479   0.704  Pantalla/rgb<5>15401 (Pantalla/rgb<5>15401)
     LUT4:I3->O            4   0.479   0.838  Pantalla/rgb<5>15665 (Pantalla/N26)
     LUT4:I2->O            2   0.479   0.915  Pantalla/rgb<2>1 (Pantalla/N12)
     LUT3:I1->O            1   0.479   0.704  Pantalla/rgb<2>_SW0 (N160)
     LUT4:I3->O            1   0.479   0.681  Pantalla/rgb<2> (rgb_2_OBUF)
     OBUF:I->O                 4.909          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                     19.363ns (10.325ns logic, 9.038ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================


Total REAL time to Xst completion: 56.00 secs
Total CPU time to Xst completion: 55.19 secs
 
--> 

Total memory usage is 426432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :   19 (   0 filtered)

