
ariadne_atmega328_16mhz_blink_arduinoethernet.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800100  00007a56  00000aea  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a56  00007000  00007000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  0080011c  0080011c  00000b06  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  00000b06  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000170  00000000  00000000  00000b17  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001c05  00000000  00000000  00000c87  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000c22  00000000  00000000  0000288c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001679  00000000  00000000  000034ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003cc  00000000  00000000  00004b28  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000618  00000000  00000000  00004ef4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001491  00000000  00000000  0000550c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000088  00000000  00000000  0000699d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007000 <__vectors>:
    7000:	50 c0       	rjmp	.+160    	; 0x70a2 <__ctors_end>
    7002:	00 00       	nop
    7004:	c9 c0       	rjmp	.+402    	; 0x7198 <__bad_interrupt>
    7006:	00 00       	nop
    7008:	c7 c0       	rjmp	.+398    	; 0x7198 <__bad_interrupt>
    700a:	00 00       	nop
    700c:	c5 c0       	rjmp	.+394    	; 0x7198 <__bad_interrupt>
    700e:	00 00       	nop
    7010:	c3 c0       	rjmp	.+390    	; 0x7198 <__bad_interrupt>
    7012:	00 00       	nop
    7014:	c1 c0       	rjmp	.+386    	; 0x7198 <__bad_interrupt>
    7016:	00 00       	nop
    7018:	bf c0       	rjmp	.+382    	; 0x7198 <__bad_interrupt>
    701a:	00 00       	nop
    701c:	bd c0       	rjmp	.+378    	; 0x7198 <__bad_interrupt>
    701e:	00 00       	nop
    7020:	bb c0       	rjmp	.+374    	; 0x7198 <__bad_interrupt>
    7022:	00 00       	nop
    7024:	b9 c0       	rjmp	.+370    	; 0x7198 <__bad_interrupt>
    7026:	00 00       	nop
    7028:	b7 c0       	rjmp	.+366    	; 0x7198 <__bad_interrupt>
    702a:	00 00       	nop
    702c:	b5 c0       	rjmp	.+362    	; 0x7198 <__bad_interrupt>
    702e:	00 00       	nop
    7030:	b3 c0       	rjmp	.+358    	; 0x7198 <__bad_interrupt>
    7032:	00 00       	nop
    7034:	b1 c0       	rjmp	.+354    	; 0x7198 <__bad_interrupt>
    7036:	00 00       	nop
    7038:	af c0       	rjmp	.+350    	; 0x7198 <__bad_interrupt>
    703a:	00 00       	nop
    703c:	ad c0       	rjmp	.+346    	; 0x7198 <__bad_interrupt>
    703e:	00 00       	nop
    7040:	ab c0       	rjmp	.+342    	; 0x7198 <__bad_interrupt>
    7042:	00 00       	nop
    7044:	a9 c0       	rjmp	.+338    	; 0x7198 <__bad_interrupt>
    7046:	00 00       	nop
    7048:	a7 c0       	rjmp	.+334    	; 0x7198 <__bad_interrupt>
    704a:	00 00       	nop
    704c:	a5 c0       	rjmp	.+330    	; 0x7198 <__bad_interrupt>
    704e:	00 00       	nop
    7050:	a3 c0       	rjmp	.+326    	; 0x7198 <__bad_interrupt>
    7052:	00 00       	nop
    7054:	a1 c0       	rjmp	.+322    	; 0x7198 <__bad_interrupt>
    7056:	00 00       	nop
    7058:	9f c0       	rjmp	.+318    	; 0x7198 <__bad_interrupt>
    705a:	00 00       	nop
    705c:	9d c0       	rjmp	.+314    	; 0x7198 <__bad_interrupt>
    705e:	00 00       	nop
    7060:	9b c0       	rjmp	.+310    	; 0x7198 <__bad_interrupt>
    7062:	00 00       	nop
    7064:	99 c0       	rjmp	.+306    	; 0x7198 <__bad_interrupt>
	...

00007068 <__trampolines_end>:
    7068:	13 00       	.word	0x0013	; ????
    706a:	05 00       	.word	0x0005	; ????
    706c:	00 49       	sbci	r16, 0x90	; 144
    706e:	6e 76       	andi	r22, 0x6E	; 110
    7070:	61 6c       	ori	r22, 0xC1	; 193
    7072:	69 64       	ori	r22, 0x49	; 73
    7074:	20 69       	ori	r18, 0x90	; 144
    7076:	6d 61       	ori	r22, 0x1D	; 29
    7078:	67 65       	ori	r22, 0x57	; 87
    707a:	20 66       	ori	r18, 0x60	; 96
    707c:	69 6c       	ori	r22, 0xC9	; 201
    707e:	65 00       	.word	0x0065	; ????

00007080 <tftp_unknown_error_packet>:
    7080:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0000708b <tftp_full_error_packet>:
    708b:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

00007095 <tftp_opcode_error_packet>:
    7095:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

000070a2 <__ctors_end>:
    70a2:	11 24       	eor	r1, r1
    70a4:	1f be       	out	0x3f, r1	; 63
    70a6:	cf ef       	ldi	r28, 0xFF	; 255
    70a8:	d8 e0       	ldi	r29, 0x08	; 8
    70aa:	de bf       	out	0x3e, r29	; 62
    70ac:	cd bf       	out	0x3d, r28	; 61

000070ae <__do_copy_data>:
    70ae:	11 e0       	ldi	r17, 0x01	; 1
    70b0:	a0 e0       	ldi	r26, 0x00	; 0
    70b2:	b1 e0       	ldi	r27, 0x01	; 1
    70b4:	e6 e5       	ldi	r30, 0x56	; 86
    70b6:	fa e7       	ldi	r31, 0x7A	; 122
    70b8:	02 c0       	rjmp	.+4      	; 0x70be <__do_copy_data+0x10>
    70ba:	05 90       	lpm	r0, Z+
    70bc:	0d 92       	st	X+, r0
    70be:	ac 31       	cpi	r26, 0x1C	; 28
    70c0:	b1 07       	cpc	r27, r17
    70c2:	d9 f7       	brne	.-10     	; 0x70ba <__do_copy_data+0xc>

000070c4 <__do_clear_bss>:
    70c4:	21 e0       	ldi	r18, 0x01	; 1
    70c6:	ac e1       	ldi	r26, 0x1C	; 28
    70c8:	b1 e0       	ldi	r27, 0x01	; 1
    70ca:	01 c0       	rjmp	.+2      	; 0x70ce <.do_clear_bss_start>

000070cc <.do_clear_bss_loop>:
    70cc:	1d 92       	st	X+, r1

000070ce <.do_clear_bss_start>:
    70ce:	ab 32       	cpi	r26, 0x2B	; 43
    70d0:	b2 07       	cpc	r27, r18
    70d2:	e1 f7       	brne	.-8      	; 0x70cc <.do_clear_bss_loop>
    70d4:	01 d0       	rcall	.+2      	; 0x70d8 <main>
    70d6:	bd c4       	rjmp	.+2426   	; 0x7a52 <_exit>

000070d8 <main>:

int main(void)
{
	/* Disable the watchdog timer to prevent
	 * eternal reset loop of doom and despair */
	MCUSR = 0;
    70d8:	14 be       	out	0x34, r1	; 52
	wdt_disable();
    70da:	88 e1       	ldi	r24, 0x18	; 24
    70dc:	0f b6       	in	r0, 0x3f	; 63
    70de:	f8 94       	cli
    70e0:	80 93 60 00 	sts	0x0060, r24
    70e4:	10 92 60 00 	sts	0x0060, r1
    70e8:	0f be       	out	0x3f, r0	; 63
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    70ea:	2f ef       	ldi	r18, 0xFF	; 255
    70ec:	83 ec       	ldi	r24, 0xC3	; 195
    70ee:	99 e0       	ldi	r25, 0x09	; 9
    70f0:	21 50       	subi	r18, 0x01	; 1
    70f2:	80 40       	sbci	r24, 0x00	; 0
    70f4:	90 40       	sbci	r25, 0x00	; 0
    70f6:	e1 f7       	brne	.-8      	; 0x70f0 <main+0x18>
    70f8:	00 c0       	rjmp	.+0      	; 0x70fa <main+0x22>
    70fa:	00 00       	nop
	/* This code makes the following assumptions:
	 * No interrupts will execute
	 * SP points to RAMEND
	 * r1 contains zero */
	//cli();
	asm volatile("clr __zero_reg__");
    70fc:	11 24       	eor	r1, r1
	// 0x02 -> ClkIO/8 -> 500ns period, 32ms max
	// 0X03 -> ClkIO/64 -> 4us period, 256ms max
	// 0x04 -> ClkIO/256 -> 16us period, 1024ms max
	// 0x05 -> ClkIO/1024 -> 64us period, 4096ms max
	// Set up Timer 1 as timekeeper for LED flashing
	TCCR1B = _BV(CS12) | _BV(CS10); // Same thing as TCCR1B = 0x05;
    70fe:	85 e0       	ldi	r24, 0x05	; 5
    7100:	80 93 81 00 	sts	0x0081, r24

	/* Write version information in the EEPROM */
	if(eeprom_read_byte(EEPROM_MAJVER) != ARIADNE_MAJVER)
    7104:	80 e0       	ldi	r24, 0x00	; 0
    7106:	90 e0       	ldi	r25, 0x00	; 0
    7108:	8e d4       	rcall	.+2332   	; 0x7a26 <__eerd_byte_m328p>
    710a:	88 23       	and	r24, r24
    710c:	21 f0       	breq	.+8      	; 0x7116 <main+0x3e>
		eeprom_write_byte(EEPROM_MAJVER, ARIADNE_MAJVER);
    710e:	60 e0       	ldi	r22, 0x00	; 0
    7110:	80 e0       	ldi	r24, 0x00	; 0
    7112:	90 e0       	ldi	r25, 0x00	; 0
    7114:	90 d4       	rcall	.+2336   	; 0x7a36 <__eewr_byte_m328p>
	if(eeprom_read_byte(EEPROM_MINVER) != ARIADNE_MINVER)
    7116:	81 e0       	ldi	r24, 0x01	; 1
    7118:	90 e0       	ldi	r25, 0x00	; 0
    711a:	85 d4       	rcall	.+2314   	; 0x7a26 <__eerd_byte_m328p>
    711c:	84 30       	cpi	r24, 0x04	; 4
    711e:	21 f0       	breq	.+8      	; 0x7128 <main+0x50>
		eeprom_write_byte(EEPROM_MINVER, ARIADNE_MINVER);
    7120:	64 e0       	ldi	r22, 0x04	; 4
    7122:	81 e0       	ldi	r24, 0x01	; 1
    7124:	90 e0       	ldi	r25, 0x00	; 0
    7126:	87 d4       	rcall	.+2318   	; 0x7a36 <__eewr_byte_m328p>

	/* Initialize UART communication */
	serialInit();
    7128:	12 d3       	rcall	.+1572   	; 0x774e <serialInit>
		buttonInit();
	)

	/* Initalize SPI communication */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_SPI);)
	spiInit();
    712a:	8f d0       	rcall	.+286    	; 0x724a <spiInit>
	/* Initialize networking */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_NET);)
	netInit();
    712c:	99 d0       	rcall	.+306    	; 0x7260 <netInit>

	/* Initialize the UDP socket for tftp */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_TFTP);)
	tftpInit();
    712e:	24 d2       	rcall	.+1096   	; 0x7578 <tftpInit>
#if defined(ANNOUNCE)
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_ANN);)
	announceInit();
#endif

	serialFlashing = FALSE;
    7130:	10 92 29 01 	sts	0x0129, r1
	tftpFlashing = FALSE;
    7134:	10 92 2a 01 	sts	0x012A, r1
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
				// Delete first page of flash memory
				boot_page_erase(0);
    7138:	13 e0       	ldi	r17, 0x03	; 3
    713a:	c0 e0       	ldi	r28, 0x00	; 0
    713c:	d0 e0       	ldi	r29, 0x00	; 0
	serialFlashing = FALSE;
	tftpFlashing = FALSE;

	for(;;) {
		// If there is no serial flashing under way, poll tftp
		if(!serialFlashing)
    713e:	80 91 29 01 	lds	r24, 0x0129
    7142:	88 23       	and	r24, r24
    7144:	29 f0       	breq	.+10     	; 0x7150 <main+0x78>
			// If tftp recieved a FINAL_ACK, break
			if(tftpPoll() == 0)
				break;

		// If there is no tftp flashing, poll serial
		if(!tftpFlashing)
    7146:	80 91 2a 01 	lds	r24, 0x012A
    714a:	88 23       	and	r24, r24
    714c:	49 f0       	breq	.+18     	; 0x7160 <main+0x88>
    714e:	04 c0       	rjmp	.+8      	; 0x7158 <main+0x80>

	for(;;) {
		// If there is no serial flashing under way, poll tftp
		if(!serialFlashing)
			// If tftp recieved a FINAL_ACK, break
			if(tftpPoll() == 0)
    7150:	36 d2       	rcall	.+1132   	; 0x75be <tftpPoll>
    7152:	81 11       	cpse	r24, r1
    7154:	f8 cf       	rjmp	.-16     	; 0x7146 <main+0x6e>
    7156:	1b c0       	rjmp	.+54     	; 0x718e <main+0xb6>
		/* As explained above this goes out */
#if defined(ANNOUNCE)
		announcePoll();
#endif

		if(timedOut()) {
    7158:	56 d3       	rcall	.+1708   	; 0x7806 <timedOut>
    715a:	81 11       	cpse	r24, r1
    715c:	05 c0       	rjmp	.+10     	; 0x7168 <main+0x90>
    715e:	15 c0       	rjmp	.+42     	; 0x718a <main+0xb2>
				break;

		// If there is no tftp flashing, poll serial
		if(!tftpFlashing)
			// If flashing is done exit
			if(serialPoll() == 0)
    7160:	1c d3       	rcall	.+1592   	; 0x779a <serialPoll>
    7162:	81 11       	cpse	r24, r1
    7164:	f9 cf       	rjmp	.-14     	; 0x7158 <main+0x80>
    7166:	13 c0       	rjmp	.+38     	; 0x718e <main+0xb6>
#if defined(ANNOUNCE)
		announcePoll();
#endif

		if(timedOut()) {
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;
    7168:	82 e0       	ldi	r24, 0x02	; 2
    716a:	90 e0       	ldi	r25, 0x00	; 0
    716c:	5c d4       	rcall	.+2232   	; 0x7a26 <__eerd_byte_m328p>
    716e:	8e 3e       	cpi	r24, 0xEE	; 238
    7170:	71 f0       	breq	.+28     	; 0x718e <main+0xb6>

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
    7172:	80 91 2a 01 	lds	r24, 0x012A
    7176:	81 30       	cpi	r24, 0x01	; 1
    7178:	41 f4       	brne	.+16     	; 0x718a <main+0xb2>
				// Delete first page of flash memory
				boot_page_erase(0);
    717a:	fe 01       	movw	r30, r28
    717c:	10 93 57 00 	sts	0x0057, r17
    7180:	e8 95       	spm
				// Reinitialize TFTP
				tftpInit();
    7182:	fa d1       	rcall	.+1012   	; 0x7578 <tftpInit>
				// Reset the timeout counter
				resetTick();
    7184:	37 d3       	rcall	.+1646   	; 0x77f4 <resetTick>
				// Unset tftp flag
				tftpFlashing = FALSE;
    7186:	10 92 2a 01 	sts	0x012A, r1
			}
		}
		/* Blink the notification led */
#ifndef DISABLE_BLINK
		updateLed();
    718a:	12 d3       	rcall	.+1572   	; 0x77b0 <updateLed>
#endif  //DISABLE_BLINK
	}
    718c:	d8 cf       	rjmp	.-80     	; 0x713e <main+0x66>

	/* Exit to user application */
	DBG_MAIN(tracePGMlnMain(mDebugMain_EXIT);)
	asm volatile(
    718e:	ee 27       	eor	r30, r30
    7190:	ff 27       	eor	r31, r31
    7192:	09 94       	ijmp
		"clr	r31		\n\t"
		"ijmp	\n\t"
	);
	//appStart();
	//return(0); /* never reached */
}
    7194:	80 e0       	ldi	r24, 0x00	; 0
    7196:	90 e0       	ldi	r25, 0x00	; 0

00007198 <__bad_interrupt>:
    7198:	33 cf       	rjmp	.-410    	; 0x7000 <__vectors>

0000719a <spiWriteReg>:
		tracenum(address);
		tracePGM(mDebugSpi_COMMA);
		tracenum(value);
	)

	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
    719a:	20 e5       	ldi	r18, 0x50	; 80
    719c:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
    719e:	2a 98       	cbi	0x05, 2	; 5

	SPDR = SPI_WRITE;
    71a0:	20 ef       	ldi	r18, 0xF0	; 240
    71a2:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71a4:	0d b4       	in	r0, 0x2d	; 45
    71a6:	07 fe       	sbrs	r0, 7
    71a8:	fd cf       	rjmp	.-6      	; 0x71a4 <spiWriteReg+0xa>

	SPDR = address >> 8;
    71aa:	29 2f       	mov	r18, r25
    71ac:	33 27       	eor	r19, r19
    71ae:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71b0:	0d b4       	in	r0, 0x2d	; 45
    71b2:	07 fe       	sbrs	r0, 7
    71b4:	fd cf       	rjmp	.-6      	; 0x71b0 <spiWriteReg+0x16>

	SPDR = address & 0xff;
    71b6:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71b8:	0d b4       	in	r0, 0x2d	; 45
    71ba:	07 fe       	sbrs	r0, 7
    71bc:	fd cf       	rjmp	.-6      	; 0x71b8 <spiWriteReg+0x1e>

	SPDR = value;
    71be:	6e bd       	out	0x2e, r22	; 46
	while(!(SPSR & _BV(SPIF)));
    71c0:	0d b4       	in	r0, 0x2d	; 45
    71c2:	07 fe       	sbrs	r0, 7
    71c4:	fd cf       	rjmp	.-6      	; 0x71c0 <spiWriteReg+0x26>

	SS_HIGH();
    71c6:	2a 9a       	sbi	0x05, 2	; 5
	SPCR = 0; // Turn off SPI
    71c8:	1c bc       	out	0x2c, r1	; 44
    71ca:	08 95       	ret

000071cc <spiWriteWord>:
}

void spiWriteWord(uint16_t address, uint16_t value)
{
    71cc:	0f 93       	push	r16
    71ce:	1f 93       	push	r17
    71d0:	cf 93       	push	r28
    71d2:	df 93       	push	r29
    71d4:	8c 01       	movw	r16, r24
    71d6:	eb 01       	movw	r28, r22
	// Write uint16_t to Ethernet controller
	spiWriteReg(address++, value >> 8);
    71d8:	67 2f       	mov	r22, r23
    71da:	77 27       	eor	r23, r23
    71dc:	de df       	rcall	.-68     	; 0x719a <spiWriteReg>
	spiWriteReg(address, value & 0xff);
    71de:	6c 2f       	mov	r22, r28
    71e0:	c8 01       	movw	r24, r16
    71e2:	01 96       	adiw	r24, 0x01	; 1
}
    71e4:	df 91       	pop	r29
    71e6:	cf 91       	pop	r28
    71e8:	1f 91       	pop	r17
    71ea:	0f 91       	pop	r16

void spiWriteWord(uint16_t address, uint16_t value)
{
	// Write uint16_t to Ethernet controller
	spiWriteReg(address++, value >> 8);
	spiWriteReg(address, value & 0xff);
    71ec:	d6 cf       	rjmp	.-84     	; 0x719a <spiWriteReg>

000071ee <spiReadReg>:
	)
	#endif

	uint8_t returnValue;

	SPCR = _BV(SPE) | _BV(MSTR);
    71ee:	20 e5       	ldi	r18, 0x50	; 80
    71f0:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
    71f2:	2a 98       	cbi	0x05, 2	; 5

	SPDR = SPI_READ;
    71f4:	2f e0       	ldi	r18, 0x0F	; 15
    71f6:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71f8:	0d b4       	in	r0, 0x2d	; 45
    71fa:	07 fe       	sbrs	r0, 7
    71fc:	fd cf       	rjmp	.-6      	; 0x71f8 <spiReadReg+0xa>

	SPDR = address >> 8;
    71fe:	29 2f       	mov	r18, r25
    7200:	33 27       	eor	r19, r19
    7202:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    7204:	0d b4       	in	r0, 0x2d	; 45
    7206:	07 fe       	sbrs	r0, 7
    7208:	fd cf       	rjmp	.-6      	; 0x7204 <spiReadReg+0x16>

	SPDR = address & 0xff;
    720a:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    720c:	0d b4       	in	r0, 0x2d	; 45
    720e:	07 fe       	sbrs	r0, 7
    7210:	fd cf       	rjmp	.-6      	; 0x720c <spiReadReg+0x1e>

	SPDR = 0;
    7212:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & _BV(SPIF)));
    7214:	0d b4       	in	r0, 0x2d	; 45
    7216:	07 fe       	sbrs	r0, 7
    7218:	fd cf       	rjmp	.-6      	; 0x7214 <spiReadReg+0x26>

	SS_HIGH();
    721a:	2a 9a       	sbi	0x05, 2	; 5
	returnValue = SPDR;
    721c:	8e b5       	in	r24, 0x2e	; 46
	SPCR = 0;
    721e:	1c bc       	out	0x2c, r1	; 44

	return(returnValue);
}
    7220:	08 95       	ret

00007222 <spiReadWord>:

uint16_t spiReadWord(uint16_t address)
{
    7222:	1f 93       	push	r17
    7224:	cf 93       	push	r28
    7226:	df 93       	push	r29
    7228:	ec 01       	movw	r28, r24
	// Read uint16_t from Ethernet controller
	return((spiReadReg(address) << 8) | spiReadReg(address + 1));
    722a:	e1 df       	rcall	.-62     	; 0x71ee <spiReadReg>
    722c:	18 2f       	mov	r17, r24
    722e:	ce 01       	movw	r24, r28
    7230:	01 96       	adiw	r24, 0x01	; 1
    7232:	dd df       	rcall	.-70     	; 0x71ee <spiReadReg>
    7234:	21 2f       	mov	r18, r17
    7236:	30 e0       	ldi	r19, 0x00	; 0
    7238:	32 2f       	mov	r19, r18
    723a:	22 27       	eor	r18, r18
}
    723c:	a9 01       	movw	r20, r18
    723e:	48 2b       	or	r20, r24
    7240:	ca 01       	movw	r24, r20
    7242:	df 91       	pop	r29
    7244:	cf 91       	pop	r28
    7246:	1f 91       	pop	r17
    7248:	08 95       	ret

0000724a <spiInit>:
	 * At this stage all pins are set to HIGH. This in fact DISABLES SPI for both Ethernet and SD.
	 * SS pin for ethernet is pulled low just in time for reading or writing data inside those
	 * functions. */

	/** Set SPI pins high */
	SPI_PORT = _BV(SCK) | _BV(MISO) | _BV(MOSI) | _BV(SS);
    724a:	8c e3       	ldi	r24, 0x3C	; 60
    724c:	85 b9       	out	0x05, r24	; 5
	/** Set SPI pins as output */
	SPI_DDR = _BV(SCK) | _BV(MOSI) | _BV(SS);
    724e:	8c e2       	ldi	r24, 0x2C	; 44
    7250:	84 b9       	out	0x04, r24	; 4
	#endif

	/** Disable SD card */
	/** Set SD SS pin high */
	#ifndef NOT_SHIELD  //don't do anything to the pin if the SD hardware is not installed
	SD_PORT |= _BV(SD_SS);
    7252:	5c 9a       	sbi	0x0b, 4	; 11
	/** Set SD SS pin as output */
	SD_DDR |= _BV(SD_SS);
    7254:	54 9a       	sbi	0x0a, 4	; 10

	#ifndef DISABLE_BLINK
	#if (LED != SCK)
	/** Set up pins to flash the onboard led */
	/** Set led pin to high */
	LED_PORT |= _BV(LED);
    7256:	29 9a       	sbi	0x05, 1	; 5
	/** Set led pin as output */
	LED_DDR |= _BV(LED);
    7258:	21 9a       	sbi	0x04, 1	; 4
	#endif  //LED != SCK
	#endif  //DISABLE_BLINK

	/** Set up SPI
	 ** Set the Double SPI Speed Bit */
	SPSR = (1 << SPI2X);
    725a:	81 e0       	ldi	r24, 0x01	; 1
    725c:	8d bd       	out	0x2d, r24	; 45
    725e:	08 95       	ret

00007260 <netInit>:
	0x55          // TMSR Tx Memory Size Register, 2K per socket
};


void netInit(void)
{
    7260:	0f 93       	push	r16
    7262:	1f 93       	push	r17
    7264:	cf 93       	push	r28
    7266:	df 93       	push	r29
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
    7268:	83 e0       	ldi	r24, 0x03	; 3
    726a:	90 e0       	ldi	r25, 0x00	; 0
    726c:	dc d3       	rcall	.+1976   	; 0x7a26 <__eerd_byte_m328p>
    726e:	85 35       	cpi	r24, 0x55	; 85
    7270:	29 f0       	breq	.+10     	; 0x727c <netInit+0x1c>
    7272:	00 e0       	ldi	r16, 0x00	; 0
    7274:	11 e0       	ldi	r17, 0x01	; 1
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
    7276:	c0 e0       	ldi	r28, 0x00	; 0
    7278:	d0 e0       	ldi	r29, 0x00	; 0
    727a:	13 c0       	rjmp	.+38     	; 0x72a2 <netInit+0x42>
    727c:	84 e0       	ldi	r24, 0x04	; 4
    727e:	90 e0       	ldi	r25, 0x00	; 0
    7280:	d2 d3       	rcall	.+1956   	; 0x7a26 <__eerd_byte_m328p>
    7282:	8a 3a       	cpi	r24, 0xAA	; 170
    7284:	b1 f7       	brne	.-20     	; 0x7272 <netInit+0x12>
    7286:	01 e0       	ldi	r16, 0x01	; 1
    7288:	11 e0       	ldi	r17, 0x01	; 1
    728a:	c5 e0       	ldi	r28, 0x05	; 5
    728c:	d0 e0       	ldi	r29, 0x00	; 0

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
    728e:	ce 01       	movw	r24, r28
    7290:	ca d3       	rcall	.+1940   	; 0x7a26 <__eerd_byte_m328p>
    7292:	f8 01       	movw	r30, r16
    7294:	81 93       	st	Z+, r24
    7296:	8f 01       	movw	r16, r30
    7298:	21 96       	adiw	r28, 0x01	; 1
	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
    729a:	c7 31       	cpi	r28, 0x17	; 23
    729c:	d1 05       	cpc	r29, r1
    729e:	b9 f7       	brne	.-18     	; 0x728e <netInit+0x2e>
    72a0:	e8 cf       	rjmp	.-48     	; 0x7272 <netInit+0x12>
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
		spiWriteReg(i, registerBuffer[i]);
    72a2:	f8 01       	movw	r30, r16
    72a4:	61 91       	ld	r22, Z+
    72a6:	8f 01       	movw	r16, r30
    72a8:	ce 01       	movw	r24, r28
    72aa:	77 df       	rcall	.-274    	; 0x719a <spiWriteReg>
    72ac:	21 96       	adiw	r28, 0x01	; 1
			if(i != 14) putch(0x2E);
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
    72ae:	cc 31       	cpi	r28, 0x1C	; 28
    72b0:	d1 05       	cpc	r29, r1
    72b2:	b9 f7       	brne	.-18     	; 0x72a2 <netInit+0x42>
		spiWriteReg(i, registerBuffer[i]);

	DBG_NET(tracePGMlnNet(mDebugNet_DONE);)
}
    72b4:	df 91       	pop	r29
    72b6:	cf 91       	pop	r28
    72b8:	1f 91       	pop	r17
    72ba:	0f 91       	pop	r16
    72bc:	08 95       	ret

000072be <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


static void sockInit(uint16_t port)
{
    72be:	cf 93       	push	r28
    72c0:	df 93       	push	r29
    72c2:	ec 01       	movw	r28, r24
	DBG_TFTP(
		tracePGMlnTftp(mDebugTftp_SOCK);
		tracenum(port);
	)

	spiWriteReg(REG_S3_CR, CR_CLOSE);
    72c4:	60 e1       	ldi	r22, 0x10	; 16
    72c6:	81 e0       	ldi	r24, 0x01	; 1
    72c8:	97 e0       	ldi	r25, 0x07	; 7
    72ca:	67 df       	rcall	.-306    	; 0x719a <spiWriteReg>

	do {
		// Write TFTP Port
		spiWriteWord(REG_S3_PORT0, port);
    72cc:	be 01       	movw	r22, r28
    72ce:	84 e0       	ldi	r24, 0x04	; 4
    72d0:	97 e0       	ldi	r25, 0x07	; 7
    72d2:	7c df       	rcall	.-264    	; 0x71cc <spiWriteWord>
		// Write mode
		spiWriteReg(REG_S3_MR, MR_UDP);
    72d4:	62 e0       	ldi	r22, 0x02	; 2
    72d6:	80 e0       	ldi	r24, 0x00	; 0
    72d8:	97 e0       	ldi	r25, 0x07	; 7
    72da:	5f df       	rcall	.-322    	; 0x719a <spiWriteReg>
		// Open Socket
		spiWriteReg(REG_S3_CR, CR_OPEN);
    72dc:	61 e0       	ldi	r22, 0x01	; 1
    72de:	81 e0       	ldi	r24, 0x01	; 1
    72e0:	97 e0       	ldi	r25, 0x07	; 7
    72e2:	5b df       	rcall	.-330    	; 0x719a <spiWriteReg>

		// Read Status
		if(spiReadReg(REG_S3_SR) != SOCK_UDP)
    72e4:	83 e0       	ldi	r24, 0x03	; 3
    72e6:	97 e0       	ldi	r25, 0x07	; 7
    72e8:	82 df       	rcall	.-252    	; 0x71ee <spiReadReg>
    72ea:	82 32       	cpi	r24, 0x22	; 34
    72ec:	21 f0       	breq	.+8      	; 0x72f6 <sockInit+0x38>
			// Close Socket if it wasn't initialized correctly
			spiWriteReg(REG_S3_CR, CR_CLOSE);
    72ee:	60 e1       	ldi	r22, 0x10	; 16
    72f0:	81 e0       	ldi	r24, 0x01	; 1
    72f2:	97 e0       	ldi	r25, 0x07	; 7
    72f4:	52 df       	rcall	.-348    	; 0x719a <spiWriteReg>

		// If socket correctly opened continue
	} while(spiReadReg(REG_S3_SR) != SOCK_UDP);
    72f6:	83 e0       	ldi	r24, 0x03	; 3
    72f8:	97 e0       	ldi	r25, 0x07	; 7
    72fa:	79 df       	rcall	.-270    	; 0x71ee <spiReadReg>
    72fc:	82 32       	cpi	r24, 0x22	; 34
    72fe:	31 f7       	brne	.-52     	; 0x72cc <sockInit+0xe>
}
    7300:	df 91       	pop	r29
    7302:	cf 91       	pop	r28
    7304:	08 95       	ret

00007306 <processPacket>:
#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
#endif
{
    7306:	af 92       	push	r10
    7308:	bf 92       	push	r11
    730a:	cf 92       	push	r12
    730c:	df 92       	push	r13
    730e:	ef 92       	push	r14
    7310:	ff 92       	push	r15
    7312:	0f 93       	push	r16
    7314:	1f 93       	push	r17
    7316:	cf 93       	push	r28
    7318:	df 93       	push	r29
    731a:	cd b7       	in	r28, 0x3d	; 61
    731c:	de b7       	in	r29, 0x3e	; 62
    731e:	cd 50       	subi	r28, 0x0D	; 13
    7320:	d2 40       	sbci	r29, 0x02	; 2
    7322:	de bf       	out	0x3e, r29	; 62
    7324:	cd bf       	out	0x3d, r28	; 61

		DBG_BTN(button();)
	)

	// Read data from chip to buffer
	readPointer = spiReadWord(REG_S3_RX_RD0);
    7326:	88 e2       	ldi	r24, 0x28	; 40
    7328:	97 e0       	ldi	r25, 0x07	; 7
    732a:	7b df       	rcall	.-266    	; 0x7222 <spiReadWord>
	DBG_TFTP_EX(
		tracePGMlnTftp(mDebugTftp_RPTR);
		tracenum(readPointer);
	)

	if(readPointer == 0) readPointer += S3_RX_START;
    732c:	00 97       	sbiw	r24, 0x00	; 0
    732e:	11 f4       	brne	.+4      	; 0x7334 <processPacket+0x2e>
    7330:	80 e0       	ldi	r24, 0x00	; 0
    7332:	98 e7       	ldi	r25, 0x78	; 120
    7334:	8e 01       	movw	r16, r28
    7336:	0f 5f       	subi	r16, 0xFF	; 255
    7338:	1f 4f       	sbci	r17, 0xFF	; 255
    733a:	5e 01       	movw	r10, r28
    733c:	23 ef       	ldi	r18, 0xF3	; 243
    733e:	a2 1a       	sub	r10, r18
    7340:	2d ef       	ldi	r18, 0xFD	; 253
    7342:	b2 0a       	sbc	r11, r18
    7344:	68 01       	movw	r12, r16

	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
    7346:	0a 15       	cp	r16, r10
    7348:	1b 05       	cpc	r17, r11
    734a:	89 f0       	breq	.+34     	; 0x736e <processPacket+0x68>
				tracePGMlnTftp(mDebugTftp_RPOS);
				tracenum(readPointer);
			}
		)

		*bufPtr++ = spiReadReg(readPointer++);
    734c:	7c 01       	movw	r14, r24
    734e:	ef ef       	ldi	r30, 0xFF	; 255
    7350:	ee 1a       	sub	r14, r30
    7352:	fe 0a       	sbc	r15, r30
    7354:	4c df       	rcall	.-360    	; 0x71ee <spiReadReg>
    7356:	f8 01       	movw	r30, r16
    7358:	81 93       	st	Z+, r24
    735a:	8f 01       	movw	r16, r30

		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
    735c:	e1 14       	cp	r14, r1
    735e:	f0 e8       	ldi	r31, 0x80	; 128
    7360:	ff 06       	cpc	r15, r31
    7362:	19 f4       	brne	.+6      	; 0x736a <processPacket+0x64>
    7364:	e1 2c       	mov	r14, r1
    7366:	38 e7       	ldi	r19, 0x78	; 120
    7368:	f3 2e       	mov	r15, r19
    736a:	c7 01       	movw	r24, r14
    736c:	ec cf       	rjmp	.-40     	; 0x7346 <processPacket+0x40>
	}

	spiWriteWord(REG_S3_RX_RD0, readPointer);     // Write back new pointer
    736e:	bc 01       	movw	r22, r24
    7370:	88 e2       	ldi	r24, 0x28	; 40
    7372:	97 e0       	ldi	r25, 0x07	; 7
    7374:	2b df       	rcall	.-426    	; 0x71cc <spiWriteWord>
	spiWriteReg(REG_S3_CR, CR_RECV);
    7376:	60 e4       	ldi	r22, 0x40	; 64
    7378:	81 e0       	ldi	r24, 0x01	; 1
    737a:	97 e0       	ldi	r25, 0x07	; 7
    737c:	0e df       	rcall	.-484    	; 0x719a <spiWriteReg>

	while(spiReadReg(REG_S3_CR));
    737e:	81 e0       	ldi	r24, 0x01	; 1
    7380:	97 e0       	ldi	r25, 0x07	; 7
    7382:	35 df       	rcall	.-406    	; 0x71ee <spiReadReg>
    7384:	81 11       	cpse	r24, r1
    7386:	fb cf       	rjmp	.-10     	; 0x737e <processPacket+0x78>
    7388:	76 01       	movw	r14, r12
    738a:	0c e0       	ldi	r16, 0x0C	; 12
    738c:	17 e0       	ldi	r17, 0x07	; 7
	)

	// Set up return IP address and port
	uint8_t i;

	for(i = 0; i < 6; i++) spiWriteReg(REG_S3_DIPR0 + i, buffer[i]);
    738e:	f7 01       	movw	r30, r14
    7390:	61 91       	ld	r22, Z+
    7392:	7f 01       	movw	r14, r30
    7394:	c8 01       	movw	r24, r16
    7396:	01 df       	rcall	.-510    	; 0x719a <spiWriteReg>
    7398:	0f 5f       	subi	r16, 0xFF	; 255
    739a:	1f 4f       	sbci	r17, 0xFF	; 255
    739c:	02 31       	cpi	r16, 0x12	; 18
    739e:	f7 e0       	ldi	r31, 0x07	; 7
    73a0:	1f 07       	cpc	r17, r31
    73a2:	a9 f7       	brne	.-22     	; 0x738e <processPacket+0x88>

	DBG_TFTP(tracePGMlnTftp(mDebugTftp_RADDR);)

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
    73a4:	ef 80       	ldd	r14, Y+7	; 0x07
    73a6:	f1 2c       	mov	r15, r1
    73a8:	fe 2c       	mov	r15, r14
    73aa:	ee 24       	eor	r14, r14
    73ac:	88 85       	ldd	r24, Y+8	; 0x08
    73ae:	e8 0e       	add	r14, r24
    73b0:	f1 1c       	adc	r15, r1
	uint16_t tftpOpcode  = (buffer[8] << 8) + buffer[9];
    73b2:	89 85       	ldd	r24, Y+9	; 0x09
    73b4:	90 e0       	ldi	r25, 0x00	; 0
    73b6:	98 2f       	mov	r25, r24
    73b8:	88 27       	eor	r24, r24
    73ba:	2a 85       	ldd	r18, Y+10	; 0x0a
    73bc:	82 0f       	add	r24, r18
    73be:	91 1d       	adc	r25, r1
	uint16_t tftpBlock   = (buffer[10] << 8) + buffer[11];
    73c0:	0b 85       	ldd	r16, Y+11	; 0x0b
    73c2:	10 e0       	ldi	r17, 0x00	; 0
    73c4:	10 2f       	mov	r17, r16
    73c6:	00 27       	eor	r16, r16
    73c8:	2c 85       	ldd	r18, Y+12	; 0x0c
    73ca:	02 0f       	add	r16, r18
    73cc:	11 1d       	adc	r17, r1
		tracenum(tftpOpcode);
		tracePGM(mDebugTftp_DLEN);
		tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
	)

	if((tftpOpcode == TFTP_OPCODE_DATA)
    73ce:	83 30       	cpi	r24, 0x03	; 3
    73d0:	91 05       	cpc	r25, r1
    73d2:	79 f4       	brne	.+30     	; 0x73f2 <processPacket+0xec>
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
    73d4:	09 33       	cpi	r16, 0x39	; 57
    73d6:	11 05       	cpc	r17, r1
    73d8:	a8 f5       	brcc	.+106    	; 0x7444 <processPacket+0x13e>
    73da:	80 91 1c 01 	lds	r24, 0x011C
    73de:	90 91 1d 01 	lds	r25, 0x011D
    73e2:	08 17       	cp	r16, r24
    73e4:	19 07       	cpc	r17, r25
    73e6:	70 f1       	brcs	.+92     	; 0x7444 <processPacket+0x13e>
    73e8:	01 96       	adiw	r24, 0x01	; 1
    73ea:	80 17       	cp	r24, r16
    73ec:	91 07       	cpc	r25, r17
    73ee:	50 f1       	brcs	.+84     	; 0x7444 <processPacket+0x13e>
    73f0:	24 c0       	rjmp	.+72     	; 0x743a <processPacket+0x134>
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
    73f2:	25 e0       	ldi	r18, 0x05	; 5
    73f4:	e2 16       	cp	r14, r18
    73f6:	22 e0       	ldi	r18, 0x02	; 2
    73f8:	f2 06       	cpc	r15, r18
    73fa:	20 f5       	brcc	.+72     	; 0x7444 <processPacket+0x13e>

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
    73fc:	84 30       	cpi	r24, 0x04	; 4
    73fe:	91 05       	cpc	r25, r1
    7400:	c8 f4       	brcc	.+50     	; 0x7434 <processPacket+0x12e>
    7402:	81 30       	cpi	r24, 0x01	; 1
    7404:	91 05       	cpc	r25, r1
    7406:	29 f1       	breq	.+74     	; 0x7452 <processPacket+0x14c>
    7408:	02 97       	sbiw	r24, 0x02	; 2
    740a:	e1 f4       	brne	.+56     	; 0x7444 <processPacket+0x13e>
			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPRRQ);)
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
    740c:	f3 d1       	rcall	.+998    	; 0x77f4 <resetTick>

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPWRQ);)

			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
    740e:	6f ef       	ldi	r22, 0xFF	; 255
    7410:	82 e0       	ldi	r24, 0x02	; 2
    7412:	90 e0       	ldi	r25, 0x00	; 0
    7414:	10 d3       	rcall	.+1568   	; 0x7a36 <__eewr_byte_m328p>

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
    7416:	80 91 27 01 	lds	r24, 0x0127
    741a:	90 91 28 01 	lds	r25, 0x0128
    741e:	4f df       	rcall	.-354    	; 0x72be <sockInit>
#else
				tracenum(tftpTransferPort);
#endif
			)

			lastPacket = highPacket = 0;
    7420:	10 92 1d 01 	sts	0x011D, r1
    7424:	10 92 1c 01 	sts	0x011C, r1
    7428:	10 92 1f 01 	sts	0x011F, r1
    742c:	10 92 1e 01 	sts	0x011E, r1
			returnCode = ACK; // Send back acknowledge for packet 0
    7430:	72 e0       	ldi	r23, 0x02	; 2
			break;
    7432:	92 c0       	rjmp	.+292    	; 0x7558 <processPacket+0x252>

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
    7434:	06 97       	sbiw	r24, 0x06	; 6
    7436:	68 f0       	brcs	.+26     	; 0x7452 <processPacket+0x14c>
    7438:	05 c0       	rjmp	.+10     	; 0x7444 <processPacket+0x13e>

	if((tftpOpcode == TFTP_OPCODE_DATA)
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
    743a:	f5 e0       	ldi	r31, 0x05	; 5
    743c:	ef 16       	cp	r14, r31
    743e:	f2 e0       	ldi	r31, 0x02	; 2
    7440:	ff 06       	cpc	r15, r31
    7442:	48 f0       	brcs	.+18     	; 0x7456 <processPacket+0x150>
			)

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
    7444:	80 91 27 01 	lds	r24, 0x0127
    7448:	90 91 28 01 	lds	r25, 0x0128
    744c:	38 df       	rcall	.-400    	; 0x72be <sockInit>
			 * It can be done by reinitializig the tftpd or
			 * by resetting the device. I should find out which is best...
			 * Right now it is being done by resetting the timer if we have a
			 * data packet. */
			// Invalid - return error
			returnCode = ERROR_INVALID;
    744e:	71 e0       	ldi	r23, 0x01	; 1
			break;
    7450:	83 c0       	rjmp	.+262    	; 0x7558 <processPacket+0x252>
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
    7452:	70 e0       	ldi	r23, 0x00	; 0
    7454:	81 c0       	rjmp	.+258    	; 0x7558 <processPacket+0x252>
			returnCode = ACK; // Send back acknowledge for packet 0
			break;

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
    7456:	ce d1       	rcall	.+924    	; 0x77f4 <resetTick>

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPDATA);)

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
    7458:	84 e0       	ldi	r24, 0x04	; 4
    745a:	e8 1a       	sub	r14, r24
    745c:	f1 08       	sbc	r15, r1
			lastPacket = tftpBlock;
    745e:	10 93 1f 01 	sts	0x011F, r17
    7462:	00 93 1e 01 	sts	0x011E, r16
#if defined(RAMPZ)
			writeAddr = (((address_t)((tftpBlock - 1)/0x80) << 16) | ((address_t)((tftpBlock - 1)%0x80) << 9));
#else
			writeAddr = (address_t)((address_t)(tftpBlock - 1) << 9); // Flash write address for this block
    7466:	01 50       	subi	r16, 0x01	; 1
    7468:	11 09       	sbc	r17, r1
    746a:	10 2f       	mov	r17, r16
    746c:	00 27       	eor	r16, r16
    746e:	11 0f       	add	r17, r17
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
    7470:	c8 01       	movw	r24, r16
    7472:	8e 0d       	add	r24, r14
    7474:	9f 1d       	adc	r25, r15
    7476:	81 30       	cpi	r24, 0x01	; 1
    7478:	90 47       	sbci	r25, 0x70	; 112
    747a:	08 f0       	brcs	.+2      	; 0x747e <processPacket+0x178>
    747c:	6c c0       	rjmp	.+216    	; 0x7556 <processPacket+0x250>
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
    747e:	e1 14       	cp	r14, r1
    7480:	f2 e0       	ldi	r31, 0x02	; 2
    7482:	ff 06       	cpc	r15, r31
    7484:	10 f4       	brcc	.+4      	; 0x748a <processPacket+0x184>
    7486:	74 e0       	ldi	r23, 0x04	; 4
    7488:	01 c0       	rjmp	.+2      	; 0x748c <processPacket+0x186>
				else returnCode = ACK;
    748a:	72 e0       	ldi	r23, 0x02	; 2

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
    748c:	c7 01       	movw	r24, r14
    748e:	8f 77       	andi	r24, 0x7F	; 127
    7490:	99 27       	eor	r25, r25
    7492:	89 2b       	or	r24, r25
    7494:	21 f0       	breq	.+8      	; 0x749e <processPacket+0x198>
    7496:	2f ef       	ldi	r18, 0xFF	; 255
    7498:	e2 1a       	sub	r14, r18
    749a:	f2 0a       	sbc	r15, r18
    749c:	f7 cf       	rjmp	.-18     	; 0x748c <processPacket+0x186>
				DBG_TFTP(
					tracePGMlnTftp(mDebugTftp_PLEN);
					tracenum(packetLength);
				)

				if(writeAddr == 0) {
    749e:	01 15       	cp	r16, r1
    74a0:	11 05       	cpc	r17, r1
    74a2:	51 f0       	breq	.+20     	; 0x74b8 <processPacket+0x1b2>
    74a4:	de 01       	movw	r26, r28
    74a6:	1d 96       	adiw	r26, 0x0d	; 13
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
    74a8:	20 e0       	ldi	r18, 0x00	; 0
    74aa:	30 e0       	ldi	r19, 0x00	; 0
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
    74ac:	81 e0       	ldi	r24, 0x01	; 1
					)

					offset += 2;

					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    74ae:	93 e0       	ldi	r25, 0x03	; 3
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    74b0:	65 e0       	ldi	r22, 0x05	; 5
						boot_spm_busy_wait();
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    74b2:	f1 e1       	ldi	r31, 0x11	; 17
    74b4:	bf 2e       	mov	r11, r31
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
    74b6:	3b c0       	rjmp	.+118    	; 0x752e <processPacket+0x228>
					tracenum(packetLength);
				)

				if(writeAddr == 0) {
					// First sector - validate
					if(!validImage(pageBase)) {
    74b8:	ce 01       	movw	r24, r28
    74ba:	0d 96       	adiw	r24, 0x0d	; 13
    74bc:	c3 5f       	subi	r28, 0xF3	; 243
    74be:	dd 4f       	sbci	r29, 0xFD	; 253
    74c0:	78 83       	st	Y, r23
    74c2:	cd 50       	subi	r28, 0x0D	; 13
    74c4:	d2 40       	sbci	r29, 0x02	; 2
    74c6:	2f d1       	rcall	.+606    	; 0x7726 <validImage>
    74c8:	c3 5f       	subi	r28, 0xF3	; 243
    74ca:	dd 4f       	sbci	r29, 0xFD	; 253
    74cc:	78 81       	ld	r23, Y
    74ce:	cd 50       	subi	r28, 0x0D	; 13
    74d0:	d2 40       	sbci	r29, 0x02	; 2
    74d2:	81 11       	cpse	r24, r1
    74d4:	e7 cf       	rjmp	.-50     	; 0x74a4 <processPacket+0x19e>

#if defined(__AVR_ATmega328__) || defined(__AVR_ATmega328P__)
						/* FIXME: Validity checks. Small programms (under 512 bytes?) don't
						 * have the the JMP sections and that is why app.bin was failing.
						 * When flashing big binaries is fixed, uncomment the break below.*/
						returnCode = INVALID_IMAGE;
    74d6:	75 e0       	ldi	r23, 0x05	; 5
    74d8:	3f c0       	rjmp	.+126    	; 0x7558 <processPacket+0x252>
    74da:	f6 01       	movw	r30, r12
    74dc:	e2 0f       	add	r30, r18
    74de:	f3 1f       	adc	r31, r19
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
    74e0:	45 85       	ldd	r20, Z+13	; 0x0d
    74e2:	50 e0       	ldi	r21, 0x00	; 0
    74e4:	54 2f       	mov	r21, r20
    74e6:	44 27       	eor	r20, r20
    74e8:	ec 91       	ld	r30, X
    74ea:	4e 2b       	or	r20, r30
					boot_page_fill(writeAddr + offset, writeValue);
    74ec:	f8 01       	movw	r30, r16
    74ee:	0a 01       	movw	r0, r20
    74f0:	80 93 57 00 	sts	0x0057, r24
    74f4:	e8 95       	spm
    74f6:	11 24       	eor	r1, r1
							tracePGM(mDebugTftp_OFFSET);
							tracenum(writeAddr + offset);
						}
					)

					offset += 2;
    74f8:	2e 5f       	subi	r18, 0xFE	; 254
    74fa:	3f 4f       	sbci	r19, 0xFF	; 255

					if(offset % SPM_PAGESIZE == 0) {
    74fc:	a9 01       	movw	r20, r18
    74fe:	4f 77       	andi	r20, 0x7F	; 127
    7500:	55 27       	eor	r21, r21
    7502:	45 2b       	or	r20, r21
    7504:	89 f4       	brne	.+34     	; 0x7528 <processPacket+0x222>
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    7506:	ee 57       	subi	r30, 0x7E	; 126
    7508:	f1 09       	sbc	r31, r1
    750a:	90 93 57 00 	sts	0x0057, r25
    750e:	e8 95       	spm
						boot_spm_busy_wait();
    7510:	07 b6       	in	r0, 0x37	; 55
    7512:	00 fc       	sbrc	r0, 0
    7514:	fd cf       	rjmp	.-6      	; 0x7510 <processPacket+0x20a>
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    7516:	60 93 57 00 	sts	0x0057, r22
    751a:	e8 95       	spm
						boot_spm_busy_wait();
    751c:	07 b6       	in	r0, 0x37	; 55
    751e:	00 fc       	sbrc	r0, 0
    7520:	fd cf       	rjmp	.-6      	; 0x751c <processPacket+0x216>
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    7522:	b0 92 57 00 	sts	0x0057, r11
    7526:	e8 95       	spm
    7528:	12 96       	adiw	r26, 0x02	; 2
    752a:	0e 5f       	subi	r16, 0xFE	; 254
    752c:	1f 4f       	sbci	r17, 0xFF	; 255
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
    752e:	2e 15       	cp	r18, r14
    7530:	3f 05       	cpc	r19, r15
    7532:	98 f2       	brcs	.-90     	; 0x74da <processPacket+0x1d4>
						boot_rww_enable();
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
    7534:	74 30       	cpi	r23, 0x04	; 4
    7536:	81 f4       	brne	.+32     	; 0x7558 <processPacket+0x252>
					// Hand over to application

					DBG_TFTP(tracePGMlnTftp(mDebugTftp_DONE);)

					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    7538:	6e ee       	ldi	r22, 0xEE	; 238
    753a:	82 e0       	ldi	r24, 0x02	; 2
    753c:	90 e0       	ldi	r25, 0x00	; 0
    753e:	c3 5f       	subi	r28, 0xF3	; 243
    7540:	dd 4f       	sbci	r29, 0xFD	; 253
    7542:	78 83       	st	Y, r23
    7544:	cd 50       	subi	r28, 0x0D	; 13
    7546:	d2 40       	sbci	r29, 0x02	; 2
    7548:	76 d2       	rcall	.+1260   	; 0x7a36 <__eewr_byte_m328p>
    754a:	c3 5f       	subi	r28, 0xF3	; 243
    754c:	dd 4f       	sbci	r29, 0xFD	; 253
    754e:	78 81       	ld	r23, Y
    7550:	cd 50       	subi	r28, 0x0D	; 13
    7552:	d2 40       	sbci	r29, 0x02	; 2
    7554:	01 c0       	rjmp	.+2      	; 0x7558 <processPacket+0x252>
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.

				DBG_TFTP(tracePGMlnTftp(mDebugTftp_FULL);)

				returnCode = ERROR_FULL;
    7556:	73 e0       	ldi	r23, 0x03	; 3
			break;

	}

	return(returnCode);
}
    7558:	87 2f       	mov	r24, r23
    755a:	c3 5f       	subi	r28, 0xF3	; 243
    755c:	dd 4f       	sbci	r29, 0xFD	; 253
    755e:	de bf       	out	0x3e, r29	; 62
    7560:	cd bf       	out	0x3d, r28	; 61
    7562:	df 91       	pop	r29
    7564:	cf 91       	pop	r28
    7566:	1f 91       	pop	r17
    7568:	0f 91       	pop	r16
    756a:	ff 90       	pop	r15
    756c:	ef 90       	pop	r14
    756e:	df 90       	pop	r13
    7570:	cf 90       	pop	r12
    7572:	bf 90       	pop	r11
    7574:	af 90       	pop	r10
    7576:	08 95       	ret

00007578 <tftpInit>:

/**
 * Initializes the network controller
 */
void tftpInit(void)
{
    7578:	cf 93       	push	r28
	// Open socket
	sockInit(TFTP_PORT);
    757a:	85 e4       	ldi	r24, 0x45	; 69
    757c:	90 e0       	ldi	r25, 0x00	; 0
    757e:	9f de       	rcall	.-706    	; 0x72be <sockInit>

#if defined(RANDOM_TFTP_DATA_PORT)
#else
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
    7580:	87 e1       	ldi	r24, 0x17	; 23
    7582:	90 e0       	ldi	r25, 0x00	; 0
    7584:	50 d2       	rcall	.+1184   	; 0x7a26 <__eerd_byte_m328p>
    7586:	8b 3b       	cpi	r24, 0xBB	; 187
    7588:	91 f4       	brne	.+36     	; 0x75ae <tftpInit+0x36>
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
    758a:	89 e1       	ldi	r24, 0x19	; 25
    758c:	90 e0       	ldi	r25, 0x00	; 0
    758e:	4b d2       	rcall	.+1174   	; 0x7a26 <__eerd_byte_m328p>
    7590:	c8 2f       	mov	r28, r24
    7592:	88 e1       	ldi	r24, 0x18	; 24
    7594:	90 e0       	ldi	r25, 0x00	; 0
    7596:	47 d2       	rcall	.+1166   	; 0x7a26 <__eerd_byte_m328p>
    7598:	2c 2f       	mov	r18, r28
    759a:	30 e0       	ldi	r19, 0x00	; 0
    759c:	32 2f       	mov	r19, r18
    759e:	22 27       	eor	r18, r18
    75a0:	28 0f       	add	r18, r24
    75a2:	31 1d       	adc	r19, r1
    75a4:	30 93 28 01 	sts	0x0128, r19
    75a8:	20 93 27 01 	sts	0x0127, r18
    75ac:	06 c0       	rjmp	.+12     	; 0x75ba <tftpInit+0x42>
	else
		tftpTransferPort = TFTP_DATA_PORT;
    75ae:	89 e7       	ldi	r24, 0x79	; 121
    75b0:	97 eb       	ldi	r25, 0xB7	; 183
    75b2:	90 93 28 01 	sts	0x0128, r25
    75b6:	80 93 27 01 	sts	0x0127, r24
#else
		tracePGMlnTftp(mDebugTftp_PORT);
		tracenum(tftpTransferPort);
#endif
	)
}
    75ba:	cf 91       	pop	r28
    75bc:	08 95       	ret

000075be <tftpPoll>:

/**
 * Looks for a connection
 */
uint8_t tftpPoll(void)
{
    75be:	af 92       	push	r10
    75c0:	bf 92       	push	r11
    75c2:	cf 92       	push	r12
    75c4:	df 92       	push	r13
    75c6:	ef 92       	push	r14
    75c8:	ff 92       	push	r15
    75ca:	0f 93       	push	r16
    75cc:	1f 93       	push	r17
    75ce:	cf 93       	push	r28
    75d0:	df 93       	push	r29
    75d2:	cd b7       	in	r28, 0x3d	; 61
    75d4:	de b7       	in	r29, 0x3e	; 62
    75d6:	c4 56       	subi	r28, 0x64	; 100
    75d8:	d1 09       	sbc	r29, r1
    75da:	de bf       	out	0x3e, r29	; 62
    75dc:	cd bf       	out	0x3d, r28	; 61
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = spiReadWord(REG_S3_RX_RSR0);
    75de:	86 e2       	ldi	r24, 0x26	; 38
    75e0:	97 e0       	ldi	r25, 0x07	; 7
    75e2:	1f de       	rcall	.-962    	; 0x7222 <spiReadWord>
// 			_delay_ms(400);
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
    75e4:	89 2b       	or	r24, r25
    75e6:	11 f4       	brne	.+4      	; 0x75ec <tftpPoll+0x2e>
		// Complete
		return(0);
	}

	// Tftp continues
	return(1);
    75e8:	81 e0       	ldi	r24, 0x01	; 1
    75ea:	8e c0       	rjmp	.+284    	; 0x7708 <tftpPoll+0x14a>
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;
    75ec:	81 e0       	ldi	r24, 0x01	; 1
    75ee:	80 93 2a 01 	sts	0x012A, r24

		while((spiReadReg(REG_S3_IR) & IR_RECV)) {
    75f2:	82 e0       	ldi	r24, 0x02	; 2
    75f4:	97 e0       	ldi	r25, 0x07	; 7
    75f6:	fb dd       	rcall	.-1034   	; 0x71ee <spiReadReg>
    75f8:	82 ff       	sbrs	r24, 2
    75fa:	0e c0       	rjmp	.+28     	; 0x7618 <tftpPoll+0x5a>
			spiWriteReg(REG_S3_IR, IR_RECV);
    75fc:	64 e0       	ldi	r22, 0x04	; 4
    75fe:	82 e0       	ldi	r24, 0x02	; 2
    7600:	97 e0       	ldi	r25, 0x07	; 7
    7602:	cb dd       	rcall	.-1130   	; 0x719a <spiWriteReg>
    7604:	2f ef       	ldi	r18, 0xFF	; 255
    7606:	37 e8       	ldi	r19, 0x87	; 135
    7608:	83 e1       	ldi	r24, 0x13	; 19
    760a:	21 50       	subi	r18, 0x01	; 1
    760c:	30 40       	sbci	r19, 0x00	; 0
    760e:	80 40       	sbci	r24, 0x00	; 0
    7610:	e1 f7       	brne	.-8      	; 0x760a <tftpPoll+0x4c>
    7612:	00 c0       	rjmp	.+0      	; 0x7614 <tftpPoll+0x56>
    7614:	00 00       	nop
    7616:	ed cf       	rjmp	.-38     	; 0x75f2 <tftpPoll+0x34>
		// Process Packet and get TFTP response code
#if (DEBUG_TFTP > 0)
		packetSize = spiReadWord(REG_S3_RX_RSR0);
		response = processPacket(packetSize);
#else
		response = processPacket();
    7618:	76 de       	rcall	.-788    	; 0x7306 <processPacket>
    761a:	b8 2e       	mov	r11, r24
	uint8_t txBuffer[100];
	uint8_t* txPtr = txBuffer;
	uint8_t packetLength;
	uint16_t writePointer;

	writePointer = spiReadWord(REG_S3_TX_WR0) + S3_TX_START;
    761c:	84 e2       	ldi	r24, 0x24	; 36
    761e:	97 e0       	ldi	r25, 0x07	; 7
    7620:	00 de       	rcall	.-1024   	; 0x7222 <spiReadWord>
    7622:	8c 01       	movw	r16, r24
    7624:	18 5a       	subi	r17, 0xA8	; 168

	switch(response) {
    7626:	92 e0       	ldi	r25, 0x02	; 2
    7628:	b9 16       	cp	r11, r25
    762a:	61 f1       	breq	.+88     	; 0x7684 <tftpPoll+0xc6>
    762c:	9b 15       	cp	r25, r11
    762e:	20 f0       	brcs	.+8      	; 0x7638 <tftpPoll+0x7a>
    7630:	e1 e0       	ldi	r30, 0x01	; 1
    7632:	be 16       	cp	r11, r30
    7634:	a9 f0       	breq	.+42     	; 0x7660 <tftpPoll+0xa2>
    7636:	06 c0       	rjmp	.+12     	; 0x7644 <tftpPoll+0x86>
    7638:	f3 e0       	ldi	r31, 0x03	; 3
    763a:	bf 16       	cp	r11, r31
    763c:	d1 f0       	breq	.+52     	; 0x7672 <tftpPoll+0xb4>
    763e:	24 e0       	ldi	r18, 0x04	; 4
    7640:	b2 16       	cp	r11, r18
    7642:	79 f1       	breq	.+94     	; 0x76a2 <tftpPoll+0xe4>
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_unknown_error_packet, packetLength);
#else
			memcpy_P(txBuffer, tftp_unknown_error_packet, packetLength);
    7644:	4a e0       	ldi	r20, 0x0A	; 10
    7646:	50 e0       	ldi	r21, 0x00	; 0
    7648:	60 e8       	ldi	r22, 0x80	; 128
    764a:	70 e7       	ldi	r23, 0x70	; 112
    764c:	ce 01       	movw	r24, r28
    764e:	01 96       	adiw	r24, 0x01	; 1
    7650:	e1 d1       	rcall	.+962    	; 0x7a14 <memcpy_P>
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
    7652:	8a e0       	ldi	r24, 0x0A	; 10
	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, *txPtr++);

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
    7654:	fe 01       	movw	r30, r28
    7656:	31 96       	adiw	r30, 0x01	; 1
    7658:	7f 01       	movw	r14, r30
    765a:	a8 2e       	mov	r10, r24
    765c:	ae 0e       	add	r10, r30
    765e:	3c c0       	rjmp	.+120    	; 0x76d8 <tftpPoll+0x11a>
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_opcode_error_packet, packetLength);
#else
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
    7660:	4c e0       	ldi	r20, 0x0C	; 12
    7662:	50 e0       	ldi	r21, 0x00	; 0
    7664:	65 e9       	ldi	r22, 0x95	; 149
    7666:	70 e7       	ldi	r23, 0x70	; 112
    7668:	ce 01       	movw	r24, r28
    766a:	01 96       	adiw	r24, 0x01	; 1
    766c:	d3 d1       	rcall	.+934    	; 0x7a14 <memcpy_P>
#endif
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
    766e:	8c e0       	ldi	r24, 0x0C	; 12
    7670:	f1 cf       	rjmp	.-30     	; 0x7654 <tftpPoll+0x96>
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_full_error_packet, packetLength);
#else
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
    7672:	49 e0       	ldi	r20, 0x09	; 9
    7674:	50 e0       	ldi	r21, 0x00	; 0
    7676:	6b e8       	ldi	r22, 0x8B	; 139
    7678:	70 e7       	ldi	r23, 0x70	; 112
    767a:	ce 01       	movw	r24, r28
    767c:	01 96       	adiw	r24, 0x01	; 1
    767e:	ca d1       	rcall	.+916    	; 0x7a14 <memcpy_P>
#endif
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
    7680:	89 e0       	ldi	r24, 0x09	; 9
    7682:	e8 cf       	rjmp	.-48     	; 0x7654 <tftpPoll+0x96>
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
#endif
			break;

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
    7684:	20 91 1e 01 	lds	r18, 0x011E
    7688:	30 91 1f 01 	lds	r19, 0x011F
    768c:	40 91 1c 01 	lds	r20, 0x011C
    7690:	50 91 1d 01 	lds	r21, 0x011D
    7694:	42 17       	cp	r20, r18
    7696:	53 07       	cpc	r21, r19
    7698:	20 f4       	brcc	.+8      	; 0x76a2 <tftpPoll+0xe4>
    769a:	30 93 1d 01 	sts	0x011D, r19
    769e:	20 93 1c 01 	sts	0x011C, r18
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
    76a2:	19 82       	std	Y+1, r1	; 0x01
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
    76a4:	84 e0       	ldi	r24, 0x04	; 4
    76a6:	8a 83       	std	Y+2, r24	; 0x02
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
    76a8:	20 91 1e 01 	lds	r18, 0x011E
    76ac:	30 91 1f 01 	lds	r19, 0x011F
    76b0:	3b 83       	std	Y+3, r19	; 0x03
			*txPtr = lastPacket & 0xff;
    76b2:	2c 83       	std	Y+4, r18	; 0x04
    76b4:	cf cf       	rjmp	.-98     	; 0x7654 <tftpPoll+0x96>
	}

	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, *txPtr++);
    76b6:	f7 01       	movw	r30, r14
    76b8:	61 91       	ld	r22, Z+
    76ba:	7f 01       	movw	r14, r30
    76bc:	68 01       	movw	r12, r16
    76be:	ff ef       	ldi	r31, 0xFF	; 255
    76c0:	cf 1a       	sub	r12, r31
    76c2:	df 0a       	sbc	r13, r31
    76c4:	c8 01       	movw	r24, r16
    76c6:	69 dd       	rcall	.-1326   	; 0x719a <spiWriteReg>

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
    76c8:	c1 14       	cp	r12, r1
    76ca:	20 e6       	ldi	r18, 0x60	; 96
    76cc:	d2 06       	cpc	r13, r18
    76ce:	19 f4       	brne	.+6      	; 0x76d6 <tftpPoll+0x118>
    76d0:	c1 2c       	mov	r12, r1
    76d2:	58 e5       	ldi	r21, 0x58	; 88
    76d4:	d5 2e       	mov	r13, r21
    76d6:	86 01       	movw	r16, r12
			break;
	}

	txPtr = txBuffer;

	while(packetLength--) {
    76d8:	ae 10       	cpse	r10, r14
    76da:	ed cf       	rjmp	.-38     	; 0x76b6 <tftpPoll+0xf8>
		spiWriteReg(writePointer++, *txPtr++);

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}

	spiWriteWord(REG_S3_TX_WR0, writePointer - S3_TX_START);
    76dc:	b8 01       	movw	r22, r16
    76de:	78 55       	subi	r23, 0x58	; 88
    76e0:	84 e2       	ldi	r24, 0x24	; 36
    76e2:	97 e0       	ldi	r25, 0x07	; 7
    76e4:	73 dd       	rcall	.-1306   	; 0x71cc <spiWriteWord>
	spiWriteReg(REG_S3_CR, CR_SEND);
    76e6:	60 e2       	ldi	r22, 0x20	; 32
    76e8:	81 e0       	ldi	r24, 0x01	; 1
    76ea:	97 e0       	ldi	r25, 0x07	; 7
    76ec:	56 dd       	rcall	.-1364   	; 0x719a <spiWriteReg>

	while(spiReadReg(REG_S3_CR));
    76ee:	81 e0       	ldi	r24, 0x01	; 1
    76f0:	97 e0       	ldi	r25, 0x07	; 7
    76f2:	7d dd       	rcall	.-1286   	; 0x71ee <spiReadReg>
    76f4:	81 11       	cpse	r24, r1
    76f6:	fb cf       	rjmp	.-10     	; 0x76ee <tftpPoll+0x130>
#endif
		// Send the response
		sendResponse(response);
	}

	if(response == FINAL_ACK) {
    76f8:	34 e0       	ldi	r19, 0x04	; 4
    76fa:	b3 12       	cpse	r11, r19
    76fc:	75 cf       	rjmp	.-278    	; 0x75e8 <tftpPoll+0x2a>
		spiWriteReg(REG_S3_CR, CR_CLOSE);
    76fe:	60 e1       	ldi	r22, 0x10	; 16
    7700:	81 e0       	ldi	r24, 0x01	; 1
    7702:	97 e0       	ldi	r25, 0x07	; 7
    7704:	4a dd       	rcall	.-1388   	; 0x719a <spiWriteReg>
		// Complete
		return(0);
    7706:	80 e0       	ldi	r24, 0x00	; 0
	}

	// Tftp continues
	return(1);
}
    7708:	cc 59       	subi	r28, 0x9C	; 156
    770a:	df 4f       	sbci	r29, 0xFF	; 255
    770c:	de bf       	out	0x3e, r29	; 62
    770e:	cd bf       	out	0x3d, r28	; 61
    7710:	df 91       	pop	r29
    7712:	cf 91       	pop	r28
    7714:	1f 91       	pop	r17
    7716:	0f 91       	pop	r16
    7718:	ff 90       	pop	r15
    771a:	ef 90       	pop	r14
    771c:	df 90       	pop	r13
    771e:	cf 90       	pop	r12
    7720:	bf 90       	pop	r11
    7722:	af 90       	pop	r10
    7724:	08 95       	ret

00007726 <validImage>:
#include "serial.h"
#include "debug.h"
#include "debug_vald.h"

uint8_t validImage(uint8_t* base)
{
    7726:	20 e0       	ldi	r18, 0x00	; 0
    7728:	30 e0       	ldi	r19, 0x00	; 0
    772a:	fc 01       	movw	r30, r24
    772c:	e2 0f       	add	r30, r18
    772e:	f3 1f       	adc	r31, r19
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {

		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
    7730:	40 81       	ld	r20, Z
    7732:	4c 30       	cpi	r20, 0x0C	; 12
    7734:	51 f4       	brne	.+20     	; 0x774a <validImage+0x24>
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
		}
		
		if(base[i + 1] != 0x94) {
    7736:	41 81       	ldd	r20, Z+1	; 0x01
    7738:	44 39       	cpi	r20, 0x94	; 148
    773a:	39 f4       	brne	.+14     	; 0x774a <validImage+0x24>
    773c:	2c 5f       	subi	r18, 0xFC	; 252
    773e:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
    7740:	24 33       	cpi	r18, 0x34	; 52
    7742:	31 05       	cpc	r19, r1
    7744:	91 f7       	brne	.-28     	; 0x772a <validImage+0x4>
		}
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
    7746:	81 e0       	ldi	r24, 0x01	; 1
}
    7748:	08 95       	ret
				tracenum(i);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i]);
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
    774a:	80 e0       	ldi	r24, 0x00	; 0
    774c:	08 95       	ret

0000774e <serialInit>:


void serialInit(void)
{
	// Double speed mode USART0
	UART_STATUS_REG		= _BV(UART_DOUBLE_SPEED);
    774e:	82 e0       	ldi	r24, 0x02	; 2
    7750:	80 93 c0 00 	sts	0x00C0, r24
	// Enable receiver and transiter on USART0
	UART_CONTROL_REG	= _BV(UART_ENABLE_RECEIVER) | _BV(UART_ENABLE_TRANSMITTER);
    7754:	88 e1       	ldi	r24, 0x18	; 24
    7756:	80 93 c1 00 	sts	0x00C1, r24
	// Set 8bit character length on USART0
	UART_MODE_REG		= _BV(UART_CHAR_SIZE_LOW) | _BV(UART_CHAR_SIZE_MID);
    775a:	86 e0       	ldi	r24, 0x06	; 6
    775c:	80 93 c2 00 	sts	0x00C2, r24
	// Set USART0 baud rate
	UART_BAUD_RATE_LOW	= (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
    7760:	80 e1       	ldi	r24, 0x10	; 16
    7762:	80 93 c4 00 	sts	0x00C4, r24
    7766:	08 95       	ret

00007768 <putch>:
}


void putch(uint8_t c)
{
	while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
    7768:	90 91 c0 00 	lds	r25, 0x00C0
    776c:	95 ff       	sbrs	r25, 5
    776e:	fc cf       	rjmp	.-8      	; 0x7768 <putch>
	UART_DATA_REG = c;
    7770:	80 93 c6 00 	sts	0x00C6, r24
    7774:	08 95       	ret

00007776 <puthex>:
}


void puthex(uint8_t c)
{
	c &= 0xf;
    7776:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
    7778:	8a 30       	cpi	r24, 0x0A	; 10
    777a:	08 f0       	brcs	.+2      	; 0x777e <puthex+0x8>
    777c:	89 5f       	subi	r24, 0xF9	; 249
	//while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
	//UART_DATA_REG = c + '0';
	putch(c + '0');
    777e:	80 5d       	subi	r24, 0xD0	; 208
    7780:	f3 cf       	rjmp	.-26     	; 0x7768 <putch>

00007782 <getch>:

uint8_t getch(void)
{
	//uint8_t ch;

	while(!(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)));
    7782:	80 91 c0 00 	lds	r24, 0x00C0
    7786:	87 ff       	sbrs	r24, 7
    7788:	fc cf       	rjmp	.-8      	; 0x7782 <getch>
	if(!(UART_STATUS_REG & _BV(UART_FRAME_ERROR))) {
    778a:	80 91 c0 00 	lds	r24, 0x00C0
    778e:	84 fd       	sbrc	r24, 4
    7790:	01 c0       	rjmp	.+2      	; 0x7794 <getch+0x12>
		 * expects to be talking to the application, and DON'T reset the
		 * watchdog.  This should cause the bootloader to abort and run
		 * the application "soon", if it keeps happening.  (Note that we
		 * don't care that an invalid char is returned...)
		 */
		wdt_reset();
    7792:	a8 95       	wdr
	}

	//ch = UART_DATA_REG;
	//return ch;

	return(UART_DATA_REG);
    7794:	80 91 c6 00 	lds	r24, 0x00C6
}
    7798:	08 95       	ret

0000779a <serialPoll>:


uint8_t serialPoll(void)
{
	if(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)) {
    779a:	80 91 c0 00 	lds	r24, 0x00C0
    779e:	87 ff       	sbrs	r24, 7
    77a0:	05 c0       	rjmp	.+10     	; 0x77ac <serialPoll+0x12>
		resetTick();
    77a2:	28 d0       	rcall	.+80     	; 0x77f4 <resetTick>
		serialFlashing = TRUE;
    77a4:	81 e0       	ldi	r24, 0x01	; 1
    77a6:	80 93 29 01 	sts	0x0129, r24
#if defined(__AVR_ATmega328__) || defined(__AVR_ATmega328P__) || defined(__AVR_ATmega1284P__)
		return(processOptiboot());
    77aa:	50 c0       	rjmp	.+160    	; 0x784c <processOptiboot>
#elif defined(__AVR_ATmega2560__)
		return(processStk500boot());
#endif
	}
	return(1);
}
    77ac:	81 e0       	ldi	r24, 0x01	; 1
    77ae:	08 95       	ret

000077b0 <updateLed>:
static uint16_t tick = 0;


void updateLed(void)
{
	uint16_t next_timer_1 = TCNT1;
    77b0:	80 91 84 00 	lds	r24, 0x0084
    77b4:	90 91 85 00 	lds	r25, 0x0085

	if(next_timer_1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
    77b8:	92 ff       	sbrs	r25, 2
    77ba:	05 c0       	rjmp	.+10     	; 0x77c6 <updateLed+0x16>
    77bc:	25 b1       	in	r18, 0x05	; 5
    77be:	32 e0       	ldi	r19, 0x02	; 2
    77c0:	23 27       	eor	r18, r19
    77c2:	25 b9       	out	0x05, r18	; 5
    77c4:	01 c0       	rjmp	.+2      	; 0x77c8 <updateLed+0x18>
	else LED_PORT &= ~_BV(LED); // Led pin low
    77c6:	29 98       	cbi	0x05, 1	; 5

	if(next_timer_1 < last_timer_1) {
    77c8:	20 91 22 01 	lds	r18, 0x0122
    77cc:	30 91 23 01 	lds	r19, 0x0123
    77d0:	82 17       	cp	r24, r18
    77d2:	93 07       	cpc	r25, r19
    77d4:	50 f4       	brcc	.+20     	; 0x77ea <updateLed+0x3a>
		tick++;
    77d6:	20 91 20 01 	lds	r18, 0x0120
    77da:	30 91 21 01 	lds	r19, 0x0121
    77de:	2f 5f       	subi	r18, 0xFF	; 255
    77e0:	3f 4f       	sbci	r19, 0xFF	; 255
    77e2:	30 93 21 01 	sts	0x0121, r19
    77e6:	20 93 20 01 	sts	0x0120, r18
		    tracePGMlnUtil(mDebugUtil_LAST);
		    tracenum(last_timer_1);
		)
	}

	last_timer_1 = next_timer_1;
    77ea:	90 93 23 01 	sts	0x0123, r25
    77ee:	80 93 22 01 	sts	0x0122, r24
    77f2:	08 95       	ret

000077f4 <resetTick>:
}

void resetTick(void)
{
	TCNT1 = 0;
    77f4:	10 92 85 00 	sts	0x0085, r1
    77f8:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
    77fc:	10 92 21 01 	sts	0x0121, r1
    7800:	10 92 20 01 	sts	0x0120, r1
    7804:	08 95       	ret

00007806 <timedOut>:
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
#else
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
    7806:	e0 e0       	ldi	r30, 0x00	; 0
    7808:	f0 e0       	ldi	r31, 0x00	; 0
    780a:	85 91       	lpm	r24, Z+
    780c:	94 91       	lpm	r25, Z
    780e:	01 96       	adiw	r24, 0x01	; 1
    7810:	41 f0       	breq	.+16     	; 0x7822 <timedOut+0x1c>
#endif

	if(tick > TIMEOUT) return(1);
    7812:	81 e0       	ldi	r24, 0x01	; 1
    7814:	20 91 20 01 	lds	r18, 0x0120
    7818:	30 91 21 01 	lds	r19, 0x0121
    781c:	25 30       	cpi	r18, 0x05	; 5
    781e:	31 05       	cpc	r19, r1
    7820:	08 f4       	brcc	.+2      	; 0x7824 <timedOut+0x1e>
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
#else
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
    7822:	80 e0       	ldi	r24, 0x00	; 0
#endif

	if(tick > TIMEOUT) return(1);
	else return(0);
}
    7824:	08 95       	ret

00007826 <verifySpace>:
static uint16_t address = 0;
static uint8_t  length;

static void verifySpace(void)
{
	if(getch() != CRC_EOP) {
    7826:	ad df       	rcall	.-166    	; 0x7782 <getch>
    7828:	80 32       	cpi	r24, 0x20	; 32
    782a:	39 f0       	breq	.+14     	; 0x783a <verifySpace+0x14>
		WDTCSR = _BV(WDCE) | _BV(WDE);
    782c:	88 e1       	ldi	r24, 0x18	; 24
    782e:	80 93 60 00 	sts	0x0060, r24
		WDTCSR = WATCHDOG_16MS;	// shorten WD timeout
    7832:	88 e0       	ldi	r24, 0x08	; 8
    7834:	80 93 60 00 	sts	0x0060, r24
    7838:	ff cf       	rjmp	.-2      	; 0x7838 <verifySpace+0x12>
		while(1)				// and busy-loop so that WD causes
			;					// a reset and app start.
	}
	putch(STK_INSYNC);
    783a:	84 e1       	ldi	r24, 0x14	; 20
    783c:	95 cf       	rjmp	.-214    	; 0x7768 <putch>

0000783e <getNch>:
}


static void getNch(uint8_t count)
{
    783e:	cf 93       	push	r28
    7840:	c8 2f       	mov	r28, r24
	do getch();
    7842:	9f df       	rcall	.-194    	; 0x7782 <getch>
	while(--count);
    7844:	c1 50       	subi	r28, 0x01	; 1
    7846:	e9 f7       	brne	.-6      	; 0x7842 <getNch+0x4>
	verifySpace();
}
    7848:	cf 91       	pop	r28

static void getNch(uint8_t count)
{
	do getch();
	while(--count);
	verifySpace();
    784a:	ed cf       	rjmp	.-38     	; 0x7826 <verifySpace>

0000784c <processOptiboot>:
}


uint8_t processOptiboot(void)
{
    784c:	ef 92       	push	r14
    784e:	ff 92       	push	r15
    7850:	0f 93       	push	r16
    7852:	1f 93       	push	r17
    7854:	cf 93       	push	r28
    7856:	df 93       	push	r29
    7858:	cd b7       	in	r28, 0x3d	; 61
    785a:	de b7       	in	r29, 0x3e	; 62
    785c:	c1 50       	subi	r28, 0x01	; 1
    785e:	d1 40       	sbci	r29, 0x01	; 1
    7860:	de bf       	out	0x3e, r29	; 62
    7862:	cd bf       	out	0x3d, r28	; 61
	uint8_t ch;

	ch = getch();
    7864:	8e df       	rcall	.-228    	; 0x7782 <getch>

	if(ch == STK_GET_PARAMETER) {
    7866:	81 34       	cpi	r24, 0x41	; 65
    7868:	a9 f4       	brne	.+42     	; 0x7894 <processOptiboot+0x48>
		unsigned char which = getch();
    786a:	8b df       	rcall	.-234    	; 0x7782 <getch>
		verifySpace();
    786c:	cf 5f       	subi	r28, 0xFF	; 255
    786e:	de 4f       	sbci	r29, 0xFE	; 254
    7870:	88 83       	st	Y, r24
    7872:	c1 50       	subi	r28, 0x01	; 1
    7874:	d1 40       	sbci	r29, 0x01	; 1
    7876:	d7 df       	rcall	.-82     	; 0x7826 <verifySpace>
		if(which == 0x82) {
    7878:	cf 5f       	subi	r28, 0xFF	; 255
    787a:	de 4f       	sbci	r29, 0xFE	; 254
    787c:	88 81       	ld	r24, Y
    787e:	c1 50       	subi	r28, 0x01	; 1
    7880:	d1 40       	sbci	r29, 0x01	; 1
    7882:	82 38       	cpi	r24, 0x82	; 130
    7884:	11 f4       	brne	.+4      	; 0x788a <processOptiboot+0x3e>
			/*
			 * Send tftpboot version as "minor SW version"
			 */
			putch(ARIADNE_MINVER);
    7886:	84 e0       	ldi	r24, 0x04	; 4
    7888:	03 c0       	rjmp	.+6      	; 0x7890 <processOptiboot+0x44>
		} else if(which == 0x81) {
    788a:	81 38       	cpi	r24, 0x81	; 129
    788c:	f9 f0       	breq	.+62     	; 0x78cc <processOptiboot+0x80>
		} else {
			/*
			 * GET PARAMETER returns a generic 0x03 reply for
			 * other parameters - enough to keep Avrdude happy
			 */
			putch(0x03);
    788e:	83 e0       	ldi	r24, 0x03	; 3
    7890:	6b df       	rcall	.-298    	; 0x7768 <putch>
    7892:	b2 c0       	rjmp	.+356    	; 0x79f8 <processOptiboot+0x1ac>
		}
	} else if(ch == STK_SET_DEVICE) {
    7894:	82 34       	cpi	r24, 0x42	; 66
    7896:	11 f4       	brne	.+4      	; 0x789c <processOptiboot+0x50>
		// SET DEVICE is ignored
		getNch(20);
    7898:	84 e1       	ldi	r24, 0x14	; 20
    789a:	03 c0       	rjmp	.+6      	; 0x78a2 <processOptiboot+0x56>
	} else if(ch == STK_SET_DEVICE_EXT) {
    789c:	85 34       	cpi	r24, 0x45	; 69
    789e:	19 f4       	brne	.+6      	; 0x78a6 <processOptiboot+0x5a>
		// SET DEVICE EXT is ignored
		getNch(4);
    78a0:	84 e0       	ldi	r24, 0x04	; 4
    78a2:	cd df       	rcall	.-102    	; 0x783e <getNch>
    78a4:	a9 c0       	rjmp	.+338    	; 0x79f8 <processOptiboot+0x1ac>
	} else if(ch == STK_LOAD_ADDRESS) {
    78a6:	85 35       	cpi	r24, 0x55	; 85
    78a8:	69 f4       	brne	.+26     	; 0x78c4 <processOptiboot+0x78>
		// LOAD ADDRESS
		uint16_t newAddress;
		newAddress = getch();
    78aa:	6b df       	rcall	.-298    	; 0x7782 <getch>
    78ac:	18 2f       	mov	r17, r24
		newAddress = (newAddress & 0xff) | (getch() << 8);
    78ae:	69 df       	rcall	.-302    	; 0x7782 <getch>
    78b0:	21 2f       	mov	r18, r17
    78b2:	30 e0       	ldi	r19, 0x00	; 0
    78b4:	38 2b       	or	r19, r24
#ifdef RAMPZ
		// Transfer top bit to RAMPZ
		RAMPZ = (newAddress & 0x8000) ? 1 : 0;
#endif

		newAddress += newAddress; // Convert from word address to byte address
    78b6:	22 0f       	add	r18, r18
    78b8:	33 1f       	adc	r19, r19
		address = newAddress;
    78ba:	30 93 26 01 	sts	0x0126, r19
    78be:	20 93 25 01 	sts	0x0125, r18
    78c2:	99 c0       	rjmp	.+306    	; 0x79f6 <processOptiboot+0x1aa>
		verifySpace();
	} else if(ch == STK_UNIVERSAL) {
    78c4:	86 35       	cpi	r24, 0x56	; 86
    78c6:	21 f4       	brne	.+8      	; 0x78d0 <processOptiboot+0x84>
		// UNIVERSAL command is ignored
		getNch(4);
    78c8:	84 e0       	ldi	r24, 0x04	; 4
    78ca:	b9 df       	rcall	.-142    	; 0x783e <getNch>
		putch(0x00);
    78cc:	80 e0       	ldi	r24, 0x00	; 0
    78ce:	e0 cf       	rjmp	.-64     	; 0x7890 <processOptiboot+0x44>
	}
	/* Write memory, length is big endian and is in bytes */
	else if(ch == STK_PROG_PAGE) {
    78d0:	84 36       	cpi	r24, 0x64	; 100
    78d2:	09 f0       	breq	.+2      	; 0x78d6 <processOptiboot+0x8a>
    78d4:	60 c0       	rjmp	.+192    	; 0x7996 <processOptiboot+0x14a>
		// PROGRAM PAGE - we support flash programming only, not EEPROM
		uint8_t  buff[256];
		uint8_t* bufPtr;
		uint16_t addrPtr;

		getch();			/* getlen() */
    78d6:	55 df       	rcall	.-342    	; 0x7782 <getch>
		length = getch();
    78d8:	54 df       	rcall	.-344    	; 0x7782 <getch>
    78da:	80 93 24 01 	sts	0x0124, r24
		getch();
    78de:	51 df       	rcall	.-350    	; 0x7782 <getch>

		// If we are in RWW section, immediately start page erase
		if(address < NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    78e0:	e0 91 25 01 	lds	r30, 0x0125
    78e4:	f0 91 26 01 	lds	r31, 0x0126
    78e8:	e1 15       	cp	r30, r1
    78ea:	80 e7       	ldi	r24, 0x70	; 112
    78ec:	f8 07       	cpc	r31, r24
    78ee:	20 f4       	brcc	.+8      	; 0x78f8 <processOptiboot+0xac>
    78f0:	83 e0       	ldi	r24, 0x03	; 3
    78f2:	80 93 57 00 	sts	0x0057, r24
    78f6:	e8 95       	spm
    78f8:	8e 01       	movw	r16, r28
    78fa:	0f 5f       	subi	r16, 0xFF	; 255
    78fc:	1f 4f       	sbci	r17, 0xFF	; 255
    78fe:	78 01       	movw	r14, r16

		// While that is going on, read in page contents
		bufPtr = buff;
		do* bufPtr++ = getch();
    7900:	40 df       	rcall	.-384    	; 0x7782 <getch>
    7902:	f8 01       	movw	r30, r16
    7904:	81 93       	st	Z+, r24
    7906:	8f 01       	movw	r16, r30
		while(--length);
    7908:	80 91 24 01 	lds	r24, 0x0124
    790c:	81 50       	subi	r24, 0x01	; 1
    790e:	80 93 24 01 	sts	0x0124, r24
    7912:	81 11       	cpse	r24, r1
    7914:	f5 cf       	rjmp	.-22     	; 0x7900 <processOptiboot+0xb4>

		// If we are in NRWW section, page erase has to be delayed until now.
		// Todo: Take RAMPZ into account
		if(address >= NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    7916:	e0 91 25 01 	lds	r30, 0x0125
    791a:	f0 91 26 01 	lds	r31, 0x0126
    791e:	e1 15       	cp	r30, r1
    7920:	80 e7       	ldi	r24, 0x70	; 112
    7922:	f8 07       	cpc	r31, r24
    7924:	20 f0       	brcs	.+8      	; 0x792e <processOptiboot+0xe2>
    7926:	83 e0       	ldi	r24, 0x03	; 3
    7928:	80 93 57 00 	sts	0x0057, r24
    792c:	e8 95       	spm

		// Read command terminator, start reply
		verifySpace();
    792e:	7b df       	rcall	.-266    	; 0x7826 <verifySpace>

		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();
    7930:	07 b6       	in	r0, 0x37	; 55
    7932:	00 fc       	sbrc	r0, 0
    7934:	fd cf       	rjmp	.-6      	; 0x7930 <processOptiboot+0xe4>

		// Copy buffer into programming buffer
		bufPtr = buff;
		addrPtr = (uint16_t)(void*)address;
    7936:	20 91 25 01 	lds	r18, 0x0125
    793a:	30 91 26 01 	lds	r19, 0x0126
    793e:	89 01       	movw	r16, r18
    7940:	02 58       	subi	r16, 0x82	; 130
    7942:	1f 4f       	sbci	r17, 0xFF	; 255
		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();

		// Copy buffer into programming buffer
		bufPtr = buff;
    7944:	c9 01       	movw	r24, r18
    7946:	69 81       	ldd	r22, Y+1	; 0x01
    7948:	a7 01       	movw	r20, r14
    794a:	42 1b       	sub	r20, r18
    794c:	53 0b       	sbc	r21, r19
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    794e:	ff 24       	eor	r15, r15
    7950:	f3 94       	inc	r15
    7952:	da 01       	movw	r26, r20
    7954:	a8 0f       	add	r26, r24
    7956:	b9 1f       	adc	r27, r25
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    7958:	11 96       	adiw	r26, 0x01	; 1
    795a:	ec 91       	ld	r30, X
    795c:	11 97       	sbiw	r26, 0x01	; 1
    795e:	70 e0       	ldi	r23, 0x00	; 0
    7960:	7e 2b       	or	r23, r30
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    7962:	fc 01       	movw	r30, r24
    7964:	0b 01       	movw	r0, r22
    7966:	f0 92 57 00 	sts	0x0057, r15
    796a:	e8 95       	spm
    796c:	11 24       	eor	r1, r1
			addrPtr += 2;
		} while(--ch);
    796e:	80 17       	cp	r24, r16
    7970:	91 07       	cpc	r25, r17
    7972:	21 f0       	breq	.+8      	; 0x797c <processOptiboot+0x130>
    7974:	02 96       	adiw	r24, 0x02	; 2
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    7976:	12 96       	adiw	r26, 0x02	; 2
    7978:	6c 91       	ld	r22, X
    797a:	eb cf       	rjmp	.-42     	; 0x7952 <processOptiboot+0x106>
			boot_page_fill((uint16_t)(void*)addrPtr, a);
			addrPtr += 2;
		} while(--ch);

		// Write from programming buffer
		boot_page_write((uint16_t)(void*)address);
    797c:	85 e0       	ldi	r24, 0x05	; 5
    797e:	f9 01       	movw	r30, r18
    7980:	80 93 57 00 	sts	0x0057, r24
    7984:	e8 95       	spm
		boot_spm_busy_wait();
    7986:	07 b6       	in	r0, 0x37	; 55
    7988:	00 fc       	sbrc	r0, 0
    798a:	fd cf       	rjmp	.-6      	; 0x7986 <processOptiboot+0x13a>

#if defined(RWWSRE)
		// Reenable read access to flash
		boot_rww_enable();
    798c:	81 e1       	ldi	r24, 0x11	; 17
    798e:	80 93 57 00 	sts	0x0057, r24
    7992:	e8 95       	spm
    7994:	31 c0       	rjmp	.+98     	; 0x79f8 <processOptiboot+0x1ac>
#endif
	}
	/* Read memory block mode, length is big endian.  */
	else if(ch == STK_READ_PAGE) {
    7996:	84 37       	cpi	r24, 0x74	; 116
    7998:	d1 f4       	brne	.+52     	; 0x79ce <processOptiboot+0x182>
		// READ PAGE - we only read flash
		getch();			/* getlen() */
    799a:	f3 de       	rcall	.-538    	; 0x7782 <getch>
		length = getch();
    799c:	f2 de       	rcall	.-540    	; 0x7782 <getch>
    799e:	80 93 24 01 	sts	0x0124, r24
		getch();
    79a2:	ef de       	rcall	.-546    	; 0x7782 <getch>

		verifySpace();
    79a4:	40 df       	rcall	.-384    	; 0x7826 <verifySpace>
			__asm__("elpm %0,Z\n":"=r"(result):"z"(address));
			putch(result);
			address++;
		} while(--length);
#else
		do putch(pgm_read_byte_near(address++));
    79a6:	e0 91 25 01 	lds	r30, 0x0125
    79aa:	f0 91 26 01 	lds	r31, 0x0126
    79ae:	cf 01       	movw	r24, r30
    79b0:	01 96       	adiw	r24, 0x01	; 1
    79b2:	90 93 26 01 	sts	0x0126, r25
    79b6:	80 93 25 01 	sts	0x0125, r24
    79ba:	84 91       	lpm	r24, Z
    79bc:	d5 de       	rcall	.-598    	; 0x7768 <putch>
		while(--length);
    79be:	80 91 24 01 	lds	r24, 0x0124
    79c2:	81 50       	subi	r24, 0x01	; 1
    79c4:	80 93 24 01 	sts	0x0124, r24
    79c8:	81 11       	cpse	r24, r1
    79ca:	ed cf       	rjmp	.-38     	; 0x79a6 <processOptiboot+0x15a>
    79cc:	15 c0       	rjmp	.+42     	; 0x79f8 <processOptiboot+0x1ac>
#endif
	}
	/* Get device signature bytes  */
	else if(ch == STK_READ_SIGN) {
    79ce:	85 37       	cpi	r24, 0x75	; 117
    79d0:	39 f4       	brne	.+14     	; 0x79e0 <processOptiboot+0x194>
		// READ SIGN - return what Avrdude wants to hear
		verifySpace();
    79d2:	29 df       	rcall	.-430    	; 0x7826 <verifySpace>
		putch(SIGNATURE_0);
    79d4:	8e e1       	ldi	r24, 0x1E	; 30
    79d6:	c8 de       	rcall	.-624    	; 0x7768 <putch>
		putch(SIGNATURE_1);
    79d8:	85 e9       	ldi	r24, 0x95	; 149
    79da:	c6 de       	rcall	.-628    	; 0x7768 <putch>
		putch(SIGNATURE_2);
    79dc:	8f e0       	ldi	r24, 0x0F	; 15
    79de:	58 cf       	rjmp	.-336    	; 0x7890 <processOptiboot+0x44>
	} else if(ch == STK_LEAVE_PROGMODE) {
    79e0:	81 35       	cpi	r24, 0x51	; 81
    79e2:	49 f4       	brne	.+18     	; 0x79f6 <processOptiboot+0x1aa>
		// Adaboot no-wait mod
		//watchdogConfig(WATCHDOG_16MS);
		verifySpace();
    79e4:	20 df       	rcall	.-448    	; 0x7826 <verifySpace>
		eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    79e6:	6e ee       	ldi	r22, 0xEE	; 238
    79e8:	82 e0       	ldi	r24, 0x02	; 2
    79ea:	90 e0       	ldi	r25, 0x00	; 0
    79ec:	24 d0       	rcall	.+72     	; 0x7a36 <__eewr_byte_m328p>
		putch(STK_OK);
    79ee:	80 e1       	ldi	r24, 0x10	; 16
    79f0:	bb de       	rcall	.-650    	; 0x7768 <putch>
		return(0);
    79f2:	80 e0       	ldi	r24, 0x00	; 0
    79f4:	04 c0       	rjmp	.+8      	; 0x79fe <processOptiboot+0x1b2>
	} else {
		// This covers the response to commands like STK_ENTER_PROGMODE
		verifySpace();
    79f6:	17 df       	rcall	.-466    	; 0x7826 <verifySpace>
	}
	putch(STK_OK);
    79f8:	80 e1       	ldi	r24, 0x10	; 16
    79fa:	b6 de       	rcall	.-660    	; 0x7768 <putch>
	return(1);
    79fc:	81 e0       	ldi	r24, 0x01	; 1
}
    79fe:	cf 5f       	subi	r28, 0xFF	; 255
    7a00:	de 4f       	sbci	r29, 0xFE	; 254
    7a02:	de bf       	out	0x3e, r29	; 62
    7a04:	cd bf       	out	0x3d, r28	; 61
    7a06:	df 91       	pop	r29
    7a08:	cf 91       	pop	r28
    7a0a:	1f 91       	pop	r17
    7a0c:	0f 91       	pop	r16
    7a0e:	ff 90       	pop	r15
    7a10:	ef 90       	pop	r14
    7a12:	08 95       	ret

00007a14 <memcpy_P>:
    7a14:	fb 01       	movw	r30, r22
    7a16:	dc 01       	movw	r26, r24
    7a18:	02 c0       	rjmp	.+4      	; 0x7a1e <memcpy_P+0xa>
    7a1a:	05 90       	lpm	r0, Z+
    7a1c:	0d 92       	st	X+, r0
    7a1e:	41 50       	subi	r20, 0x01	; 1
    7a20:	50 40       	sbci	r21, 0x00	; 0
    7a22:	d8 f7       	brcc	.-10     	; 0x7a1a <memcpy_P+0x6>
    7a24:	08 95       	ret

00007a26 <__eerd_byte_m328p>:
    7a26:	f9 99       	sbic	0x1f, 1	; 31
    7a28:	fe cf       	rjmp	.-4      	; 0x7a26 <__eerd_byte_m328p>
    7a2a:	92 bd       	out	0x22, r25	; 34
    7a2c:	81 bd       	out	0x21, r24	; 33
    7a2e:	f8 9a       	sbi	0x1f, 0	; 31
    7a30:	99 27       	eor	r25, r25
    7a32:	80 b5       	in	r24, 0x20	; 32
    7a34:	08 95       	ret

00007a36 <__eewr_byte_m328p>:
    7a36:	26 2f       	mov	r18, r22

00007a38 <__eewr_r18_m328p>:
    7a38:	f9 99       	sbic	0x1f, 1	; 31
    7a3a:	fe cf       	rjmp	.-4      	; 0x7a38 <__eewr_r18_m328p>
    7a3c:	1f ba       	out	0x1f, r1	; 31
    7a3e:	92 bd       	out	0x22, r25	; 34
    7a40:	81 bd       	out	0x21, r24	; 33
    7a42:	20 bd       	out	0x20, r18	; 32
    7a44:	0f b6       	in	r0, 0x3f	; 63
    7a46:	f8 94       	cli
    7a48:	fa 9a       	sbi	0x1f, 2	; 31
    7a4a:	f9 9a       	sbi	0x1f, 1	; 31
    7a4c:	0f be       	out	0x3f, r0	; 63
    7a4e:	01 96       	adiw	r24, 0x01	; 1
    7a50:	08 95       	ret

00007a52 <_exit>:
    7a52:	f8 94       	cli

00007a54 <__stop_program>:
    7a54:	ff cf       	rjmp	.-2      	; 0x7a54 <__stop_program>
