{
    "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0" : 0,
    "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0" : 0,
    "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0" : 0,
    "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0" : 0,
    "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1" : 0,
    "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1" : 0,
    "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1" : 0,
    "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1" : 0,
    "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL" : 0,
    "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL" : 0,
    "PSU__CRL_APB__PL2_REF_CTRL__SRCSEL" : 0,
    "PSU__CRL_APB__PL3_REF_CTRL__SRCSEL" : 0,
    "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ" : 0,
    "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ" : 0,
    "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ" : 0,
    "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ" : 0,
    "PSU__FPGA_PL0_ENABLE" : 0,
    "PSU__FPGA_PL1_ENABLE" : 0,
    "PSU__FPGA_PL2_ENABLE" : 0,
    "PSU__FPGA_PL3_ENABLE" : 0,
    "PSU__CRL_APB__IOPLL_CTRL__FBDIV" : 0,
    "PSU__CRL_APB__RPLL_CTRL__FBDIV" : 0,
    "PSU__CRL_APB__IOPLL_CTRL__SRCSEL" : "PSS_REF_CLK",
    "PSU__CRL_APB__RPLL_CTRL__SRCSEL" : "PSS_REF_CLK",
    "PSU__CRL_APB__IOPLL_CTRL__DIV2" : 0,
    "PSU__CRL_APB__RPLL_CTRL__DIV2" : 0, 
    "PSU__CRF_APB__APLL_CTRL__FBDIV" : 0,
    "PSU__CRF_APB__APLL_CTRL__SRCSEL" : "PSS_REF_CLK",
    "PSU__CRF_APB__APLL_CTRL__DIV2" : 0,
    "PSU__CRF_APB__VPLL_CTRL__SRCSEL" : "PSS_REF_CLK",
    "PSU__CRF_APB__VPLL_CTRL__DIV2" : 0,
    "PSU__CRF_APB__DPLL_CTRL__FBDIV" : 0,
    "PSU__CRF_APB__DPLL_CTRL__SRCSEL" : "PSS_REF_CLK",
    "PSU__CRF_APB__DPLL_CTRL__DIV2" : 0
}