Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 11 13:57:36 2021
| Host         : DESKTOP-RPQ2DOT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_simple_control_sets_placed.rpt
| Design       : top_simple
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   840 |
|    Minimum number of control sets                        |   840 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2556 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   840 |
| >= 0 to < 4        |   111 |
| >= 4 to < 6        |   145 |
| >= 6 to < 8        |    82 |
| >= 8 to < 10       |    65 |
| >= 10 to < 12      |    38 |
| >= 12 to < 14      |    68 |
| >= 14 to < 16      |    26 |
| >= 16              |   305 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1191 |          453 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |           11664 |         4143 |
| Yes          | No                    | No                     |            4973 |         1305 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6720 |         2187 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                          |                                                                                                                        Enable Signal                                                                                                                       |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                           |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                           |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                   | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.aw_split_state_reg_0                                                                                          |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |              3 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |              3 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              3 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              3 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              3 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                    |                1 |              3 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                   | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[102]                                                                                                 |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              3 |         1.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |              3 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                         |                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                    |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                   | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                   | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                            |                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                          | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                                  |                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg                                                                                              |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                           |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                            |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0                                  | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                           | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                           |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                              | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                            |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                                             | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                                       | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                    |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_thread_loop[2].r_unshelve_reg[2][0]                                                                  | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                   | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              4 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                   | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                         |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                           |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                            |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                                                      |                                                                                                                                                                                                                                                           |                4 |              4 |         1.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                              | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                        | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                           | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                           |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                           |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                              | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                            |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                      | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                           | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                        | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |              5 |         1.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |              5 |         1.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |              5 |         1.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              5 |         1.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              5 |         1.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                               |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |              5 |         1.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                               |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                       | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                       | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                             | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                    | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                    |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                         | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                               |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                    |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                      | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                    |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                              | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              5 |         1.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1024]_0[0]                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                    |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                      | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                        | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                         | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                 |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[9]_i_1_n_0                                                                                                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                                                        |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                    |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                                                        |                1 |              5 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | nolabel_line46/design_2_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                1 |              6 |         6.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                           | nolabel_line46/design_2_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |              6 |         6.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                    | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                      |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                      |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                      |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                  | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                      |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                         | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                    | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                    | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push136_out                                                                                                           |                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                    | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                           | nolabel_line46/design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |              6 |         6.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                  | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                4 |              7 |         1.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[3]_i_1_n_0                                                                                                              | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                  |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                               |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                4 |              7 |         1.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              7 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              7 |         1.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              7 |         1.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                              | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                           |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                  | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                       | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              8 |         1.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                       | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                   | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                4 |              8 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                          |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_thread_loop[1].r_packing_boundary_reg[1][0]                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                          |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                          |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                 |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                          |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_thread_loop[2].r_packing_boundary_reg[2][0]                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                          |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].r_unshelve_reg[3][0]                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                          | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                4 |              8 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                          | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                           | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                          | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                      |                1 |              8 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |              9 |         2.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                      |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                               | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |              9 |         2.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              9 |         4.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                             | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                     |                2 |              9 |         4.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                      |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                         | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg  |                4 |              9 |         2.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              9 |         4.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                               | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              9 |         4.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                               | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                    |                2 |              9 |         4.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |              9 |         2.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                4 |              9 |         2.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                         | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |              9 |         2.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en    | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                               | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo       |                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                               |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf  | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]             | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]             |                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                      |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].r_cmd_active_reg[0][0]                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                5 |             10 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer2/pool_controller/current_y                                                                                                                                                                                                                      | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                 |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer4/pool_controller/current_x                                                                                                                                                                                                                      | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer4/pool_controller/current_y                                                                                                                                                                                                                      | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_awready_reg_3                                                                                                                                                                                                                         | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer1/conv_controller/genblk1[0].br_coupler/wr_add[9]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer1/conv_controller/current_y                                                                                                                                                                                                                      | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer1/conv_controller/current_x                                                                                                                                                                                                                      | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer3/conv_controller/genblk1[0].br_coupler/wr_add[9]_i_1__1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_cmd_active_reg[2][0]                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                5 |             10 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer3/conv_controller/current_x                                                                                                                                                                                                                      | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_awready_reg_11                                                                                                                                                                                                                        | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[9]_i_1_n_0                                                                                                                 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer4/pool_controller/genblk1[0].br_coupler/wr_add[9]_i_1__2_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |             10 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer3/conv_controller/current_y                                                                                                                                                                                                                      | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |             10 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer2/pool_controller/current_x                                                                                                                                                                                                                      | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer2/pool_controller/genblk1[0].br_coupler/wr_add[9]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                       | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                5 |             10 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_cmd_active_reg[1][0]                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                5 |             10 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                4 |             11 |         2.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |             11 |         3.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |             11 |         3.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                     | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[1]                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                5 |             12 |         2.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             12 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                5 |             12 |         2.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                     | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                     | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |             12 |         2.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                               | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                5 |             12 |         2.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                  | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                  | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                2 |             12 |         6.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                  | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |         2.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                          | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                          | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                4 |             13 |         3.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                3 |             13 |         4.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                6 |             13 |         2.17 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                     |                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                           | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                3 |             13 |         4.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |             13 |         3.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                          | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                2 |             13 |         6.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |             13 |         2.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                     |                                                                                                                                                                                                                                                           |                7 |             13 |         1.86 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                     |                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                     |                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |             13 |         2.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |             13 |         3.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |             13 |         2.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                3 |             14 |         4.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf    | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             14 |         2.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]               | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             14 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                        |                3 |             14 |         4.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                  | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             14 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                             | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                2 |             14 |         7.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |               10 |             14 |         1.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                          | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                3 |             14 |         4.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_awready_reg_2                                                                                                                                                                                                                         | nolabel_line46/s_axi_wready_reg                                                                                                                                                                                                                           |               10 |             14 |         1.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_awready_reg_10                                                                                                                                                                                                                        | nolabel_line46/s_axi_wready_reg_39                                                                                                                                                                                                                        |                9 |             14 |         1.56 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[1]                                                                                    |                                                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                  | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             15 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                6 |             15 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                         |                                                                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[2]                                                                                    |                                                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                4 |             15 |         3.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                                                         |                                                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             15 |         3.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                4 |             15 |         3.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                       | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             15 |         3.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                         |                                                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                                                         |                                                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[3]                                                                                    |                                                                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                         |                                                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | conv_layer1/genblk1[0].MA/genblk1[8].inputMulti/SR[0]                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                        | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                           |                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                        | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                     | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | conv_layer3/genblk1[0].MA/genblk1[8].inputMulti/SR[0]                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf  |                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer3/conv_controller/m_axis_valid11_out                                                                                                                                                                                                             | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                4 |             17 |         4.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                              |                                                                                                                                                                                                                                                           |                4 |             17 |         4.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer1/conv_controller/m_axis_valid11_out                                                                                                                                                                                                             | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                    |                                                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                       |                                                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                7 |             18 |         2.57 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                  | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                3 |             19 |         6.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |               10 |             19 |         1.90 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             19 |         6.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_bvalid_reg_10                                                                                                                                                                                                                         | nolabel_line46/bbstub_M04_AXI_awaddr[3][0]                                                                                                                                                                                                                |               13 |             20 |         1.54 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |             20 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |             20 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                7 |             20 |         2.86 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                6 |             20 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                6 |             20 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |             20 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/bbstub_M02_AXI_awaddr[3]                                                                                                                                                                                                                    | nolabel_line46/control_registers[95][31]_i_3__0_0[0]                                                                                                                                                                                                      |               13 |             20 |         1.54 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                6 |             20 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                              |                                                                                                                                                                                                                                                           |                5 |             20 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |             20 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                           |                3 |             21 |         7.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                9 |             24 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                9 |             24 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                9 |             24 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                   |                                                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |               10 |             24 |         2.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                  |                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                6 |             24 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |               10 |             24 |         2.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |             24 |         4.80 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                9 |             24 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                9 |             24 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                8 |             24 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                9 |             24 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                8 |             24 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                7 |             24 |         3.43 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                             | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                7 |             24 |         3.43 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |               10 |             25 |         2.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                7 |             25 |         3.57 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |               14 |             26 |         1.86 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                   |                                                                                                                                                                                                                                                           |                7 |             27 |         3.86 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                  |                                                                                                                                                                                                                                                           |                6 |             27 |         4.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                               |                                                                                                                                                                                                                                                           |                6 |             27 |         4.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                  | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                 |                6 |             28 |         4.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                      |                                                                                                                                                                                                                                                           |                7 |             29 |         4.14 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                5 |             29 |         5.80 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                  |                                                                                                                                                                                                                                                           |               10 |             29 |         2.90 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                    | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                9 |             30 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                   |                                                                                                                                                                                                                                                           |               11 |             30 |         2.73 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                   |                                                                                                                                                                                                                                                           |               10 |             30 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer4/pool_controller/m_axis_data[31]_i_1__0_n_0                                                                                                                                                                                                     | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                5 |             30 |         6.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                8 |             31 |         3.88 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[7][31]_i_3__0_0                                                                                                                                                                                                           | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               22 |             32 |         1.45 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[28][31]_i_2_0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[24][31]_i_2_0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[28][31]_i_2__1_0                                                                                                                                                                                                          | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[24][31]_i_2__0_0                                                                                                                                                                                                          | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[32][31]_i_2_0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[7][31]_i_3_0                                                                                                                                                                                                              | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[32][31]_i_2__1_0                                                                                                                                                                                                          | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[3][31]_i_2_0                                                                                                                                                                                                              | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[6][31]_i_2_0                                                                                                                                                                                                              | nolabel_line46/control_registers[95][31]_i_3__0_0[0]                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[56][31]_i_2_0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[56][31]_i_2__1_0                                                                                                                                                                                                          | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[5][31]_i_2_0                                                                                                                                                                                                              | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                          | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             32 |         6.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[5][31]_i_2__0_0                                                                                                                                                                                                           | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                        |                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                           | nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               13 |             32 |         2.46 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                           | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             32 |         6.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                6 |             32 |         5.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |                9 |             32 |         3.56 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[20][31]_i_2_0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                             | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                8 |             32 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_bvalid_reg_11                                                                                                                                                                                                                         | nolabel_line46/bbstub_M04_AXI_awaddr[3][0]                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer1/conv_controller/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer3/conv_controller/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               27 |             32 |         1.19 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_bvalid_reg_7                                                                                                                                                                                                                          | nolabel_line46/bbstub_M04_AXI_awaddr[3][0]                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/bbstub_M02_AXI_awaddr[1]                                                                                                                                                                                                                    | nolabel_line46/control_registers[95][31]_i_3__0_0[0]                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/bbstub_M02_AXI_awaddr[1]_1                                                                                                                                                                                                                  | nolabel_line46/control_registers[95][31]_i_3__0_0[0]                                                                                                                                                                                                      |               16 |             32 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/bbstub_M02_AXI_awaddr[1]_0                                                                                                                                                                                                                  | nolabel_line46/control_registers[95][31]_i_3__0_0[0]                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[0][31]_i_2__0_0                                                                                                                                                                                                           | nolabel_line46/control_registers[95][31]_i_3__0_0[0]                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[10][31]_i_2_0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/bbstub_M02_AXI_awaddr[1]_2                                                                                                                                                                                                                  | nolabel_line46/control_registers[95][31]_i_3__0_0[0]                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[13][31]_i_2__1_0                                                                                                                                                                                                          | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[52][31]_i_2_0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[52][31]_i_2__1_0                                                                                                                                                                                                          | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[11][31]_i_2_0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[14][31]_i_2__1_0                                                                                                                                                                                                          | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[36][31]_i_2__1_0                                                                                                                                                                                                          | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[3][31]_i_2__0_0                                                                                                                                                                                                           | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/w_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[11][31]_i_2__1_0                                                                                                                                                                                                          | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[7][31]_i_3                                                                                                                                                                                                                | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[7][31]_i_3__0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               23 |             32 |         1.39 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[16][31]_i_2__2_0                                                                                                                                                                                                          | nolabel_line46/bbstub_M04_AXI_awaddr[3][0]                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer4/pool_controller/s_axi_rvalid16_out                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[16][31]_i_2__0_0                                                                                                                                                                                                          | nolabel_line46/control_registers[95][31]_i_3__0_0[0]                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[20][31]_i_2__0_0                                                                                                                                                                                                          | nolabel_line46/control_registers[95][31]_i_3__0_0[0]                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[10][31]_i_2__0_0                                                                                                                                                                                                          | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[11][31]_i_2__0_0                                                                                                                                                                                                          | nolabel_line46/control_registers[95][31]_i_3__0_0[0]                                                                                                                                                                                                      |               24 |             32 |         1.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[13][31]_i_2_0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer2/pool_controller/s_axi_rdata[31]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[14][31]_i_2_0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[36][31]_i_2_0                                                                                                                                                                                                             | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_bvalid_reg_6                                                                                                                                                                                                                          | nolabel_line46/bbstub_M04_AXI_awaddr[3][0]                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[1][31]_i_2_0                                                                                                                                                                                                              | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_bvalid_reg_9                                                                                                                                                                                                                          | nolabel_line46/bbstub_M04_AXI_awaddr[3][0]                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_bvalid_reg_5                                                                                                                                                                                                                          | nolabel_line46/bbstub_M04_AXI_awaddr[3][0]                                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_bvalid_reg_4                                                                                                                                                                                                                          | nolabel_line46/bbstub_M04_AXI_awaddr[3][0]                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[20][31]_i_2__1_0                                                                                                                                                                                                          | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_bvalid_reg_12                                                                                                                                                                                                                         | nolabel_line46/bbstub_M04_AXI_awaddr[3][0]                                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                5 |             32 |         6.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/control_registers[1][31]_i_2__1_0                                                                                                                                                                                                           | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/s_axi_bvalid_reg_8                                                                                                                                                                                                                          | nolabel_line46/bbstub_M04_AXI_awaddr[3][0]                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               10 |             33 |         3.30 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/r_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                6 |             33 |         5.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer2/pool_controller/m_axis_data[31]_i_1_n_0                                                                                                                                                                                                        | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |                7 |             33 |         4.71 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               11 |             34 |         3.09 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                           | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                7 |             34 |         4.86 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                             | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                            |                6 |             34 |         5.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |                9 |             34 |         3.78 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |               10 |             35 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                  | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                              |                7 |             35 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                                                       |                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                                                       |                                                                                                                                                                                                                                                           |                7 |             36 |         5.14 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                                                       |                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                                                       |                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                  |                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                                                       |                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                |                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                |                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             36 |         5.14 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                           |                6 |             36 |         6.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                |                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                                                       |                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                      | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                  |                6 |             36 |         6.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                |                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                                                       |                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                           |                7 |             37 |         5.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             37 |         7.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                                                              |                                                                                                                                                                                                                                                           |               22 |             37 |         1.68 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                           |                6 |             37 |         6.17 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                           |                6 |             37 |         6.17 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                           |                8 |             37 |         4.62 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             37 |         5.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             37 |         6.17 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             37 |         7.40 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               10 |             38 |         3.80 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___4_n_0                                                                                             |                                                                                                                                                                                                                                                           |                8 |             38 |         4.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                            |                                                                                                                                                                                                                                                           |                7 |             38 |         5.43 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                                                                             |                                                                                                                                                                                                                                                           |                7 |             38 |         5.43 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/s_aready                                                                                              |                                                                                                                                                                                                                                                           |                7 |             38 |         5.43 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                            |                                                                                                                                                                                                                                                           |                8 |             38 |         4.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             38 |         4.22 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                8 |             38 |         4.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                8 |             38 |         4.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                  |                                                                                                                                                                                                                                                           |                7 |             38 |         5.43 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                           |                5 |             39 |         7.80 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                           |                7 |             39 |         5.57 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                           |                8 |             39 |         4.88 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                           |                7 |             40 |         5.71 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                           |                7 |             40 |         5.71 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                           |                6 |             40 |         6.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                         |                                                                                                                                                                                                                                                           |                8 |             40 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                         |                                                                                                                                                                                                                                                           |                5 |             40 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                           |                7 |             41 |         5.86 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                         |                                                                                                                                                                                                                                                           |                7 |             41 |         5.86 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                7 |             41 |         5.86 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                           | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                9 |             41 |         4.56 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                       | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                7 |             41 |         5.86 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                           |               11 |             41 |         3.73 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                   | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               14 |             41 |         2.93 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                8 |             42 |         5.25 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                             | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                6 |             42 |         7.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                     |                                                                                                                                                                                                                                                           |               12 |             42 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                        | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                6 |             43 |         7.17 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             43 |         4.78 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                       | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               11 |             46 |         4.18 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                         |                                                                                                                                                                                                                                                           |                7 |             46 |         6.57 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                           |                7 |             46 |         6.57 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                           |                8 |             46 |         5.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                           |                9 |             46 |         5.11 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |               13 |             47 |         3.62 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                    | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                7 |             47 |         6.71 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                 | nolabel_line46/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                8 |             47 |         5.88 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             47 |         5.88 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               10 |             48 |         4.80 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer1/conv_controller/cSum_buff_cnt                                                                                                                                                                                                                  | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |               12 |             48 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                    | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                9 |             48 |         5.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             48 |         5.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             48 |         5.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             48 |         5.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                        | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                6 |             48 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer3/conv_controller/cSum_buff_cnt                                                                                                                                                                                                                  | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |               13 |             48 |         3.69 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             48 |         5.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                9 |             49 |         5.44 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                           |               10 |             49 |         4.90 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                          |                                                                                                                                                                                                                                                           |                8 |             49 |         6.12 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             49 |         6.12 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                    |               28 |             54 |         1.93 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                           |               12 |             55 |         4.58 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |               20 |             55 |         2.75 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                 |                                                                                                                                                                                                                                                           |               12 |             55 |         4.58 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                   |                                                                                                                                                                                                                                                           |               18 |             60 |         3.33 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer4/pool_controller/avg_buff_cnt                                                                                                                                                                                                                   | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |               24 |             61 |         2.54 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                   |                                                                                                                                                                                                                                                           |               18 |             63 |         3.50 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               21 |             63 |         3.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer2/pool_controller/avg_buff_cnt                                                                                                                                                                                                                   | nolabel_line46/SR[0]                                                                                                                                                                                                                                      |               22 |             64 |         2.91 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |               16 |             67 |         4.19 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |               13 |             67 |         5.15 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               15 |             70 |         4.67 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |                9 |             72 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_0                                                                                                                |               12 |             73 |         6.08 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |               13 |             73 |         5.62 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                           |               10 |             73 |         7.30 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               17 |             73 |         4.29 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                    | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               16 |             75 |         4.69 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               17 |             75 |         4.41 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                         |               11 |             76 |         6.91 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |             78 |         5.20 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               16 |             79 |         4.94 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |               33 |             81 |         2.45 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |             82 |         5.47 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               17 |             85 |         5.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |               12 |             96 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                           |               14 |            112 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |               14 |            112 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line46/design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                           |               14 |            112 |         8.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer3/conv_controller/genblk1[0].br_coupler/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               36 |            144 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | conv_layer1/conv_controller/genblk1[0].br_coupler/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               36 |            144 |         4.00 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer4/pool_controller/genblk1[0].br_coupler/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               98 |            288 |         2.94 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 | pool_layer2/pool_controller/genblk1[0].br_coupler/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |              109 |            288 |         2.64 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |              454 |           1194 |         2.63 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/s_axi_wready_reg_68[0]                                                                                                                                                                                                                     |              843 |           2505 |         2.97 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/s_axi_wready_reg_28[0]                                                                                                                                                                                                                     |              826 |           2505 |         3.03 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/bbstub_M04_AXI_awaddr[3][0]                                                                                                                                                                                                                |              984 |           2720 |         2.76 |
|  nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | nolabel_line46/control_registers[95][31]_i_3__0_0[0]                                                                                                                                                                                                      |              969 |           2720 |         2.81 |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


