{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_aFeeder"
      , "children":
      [
        {
          "type":"inst"
          , "id":7
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":136
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"11"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":8
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":140
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"12"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":9
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":136
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"13"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":10
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":140
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"14"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":11
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":136
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":12
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":140
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"16"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":13
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":136
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"17"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":14
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":140
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"18"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":15
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":136
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"19"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":16
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":140
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"20"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":17
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":136
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"21"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":18
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":140
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"22"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":19
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":136
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"23"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":20
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":140
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"24"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":21
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":136
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"25"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":22
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":140
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"26"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":23
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":136
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":24
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":140
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"28"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":25
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":136
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"29"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":26
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":140
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"30"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":31
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":32
              , "name":"DB"
              , "debug":
              [
                [
                  {
                    "filename":"hemm.cl"
                    , "line":111
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":33
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":49
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":59
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":34
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":50
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":60
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":35
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":51
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":61
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":36
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":52
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":62
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":37
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":53
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":63
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":38
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":54
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":64
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":39
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":55
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":65
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":40
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":56
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":66
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":41
                  , "name":"Bank 8"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":57
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":67
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":42
                  , "name":"Bank 9"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":58
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":68
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":43
                  , "name":"Bank 10"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":44
                  , "name":"Bank 11"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":45
                  , "name":"Bank 12"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":46
                  , "name":"Bank 13"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":47
                  , "name":"Bank 14"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":48
                  , "name":"Bank 15"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":111
                      }
                    ]
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2097152B requested\n2097152B implemented"
                    }
                  ]
                  , "Requested size":"2097152 bytes"
                  , "Implemented size":"2097152 bytes"
                  , "Number of banks":"16"
                  , "Bank width":"512 bits"
                  , "Bank depth":"2048 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":69
      , "name":"kernel_bFeeder"
      , "children":
      [
        {
          "type":"inst"
          , "id":74
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":207
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"13"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":75
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":211
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"14"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":76
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":207
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":77
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":211
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"16"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":78
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":207
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"17"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":79
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":211
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"18"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":80
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":207
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"DB"
              , "Start Cycle":"19"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":81
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hemm.cl"
                , "line":211
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"DB"
              , "Start Cycle":"20"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":86
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":87
              , "name":"DB"
              , "debug":
              [
                [
                  {
                    "filename":"hemm.cl"
                    , "line":182
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":88
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":182
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":92
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":96
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":89
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":182
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":93
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":97
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":90
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":182
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":94
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":98
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":91
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hemm.cl"
                        , "line":182
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":95
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":99
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"524288B requested\n524288B implemented"
                    }
                  ]
                  , "Requested size":"524288 bytes"
                  , "Implemented size":"524288 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"512 bits"
                  , "Bank depth":"2048 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":49
      , "to":8
    }
    , {
      "from":50
      , "to":10
    }
    , {
      "from":51
      , "to":12
    }
    , {
      "from":52
      , "to":14
    }
    , {
      "from":53
      , "to":16
    }
    , {
      "from":54
      , "to":18
    }
    , {
      "from":55
      , "to":20
    }
    , {
      "from":56
      , "to":22
    }
    , {
      "from":57
      , "to":24
    }
    , {
      "from":58
      , "to":26
    }
    , {
      "from":7
      , "to":59
    }
    , {
      "from":9
      , "to":60
    }
    , {
      "from":11
      , "to":61
    }
    , {
      "from":13
      , "to":62
    }
    , {
      "from":15
      , "to":63
    }
    , {
      "from":17
      , "to":64
    }
    , {
      "from":19
      , "to":65
    }
    , {
      "from":21
      , "to":66
    }
    , {
      "from":23
      , "to":67
    }
    , {
      "from":25
      , "to":68
    }
    , {
      "from":92
      , "to":75
    }
    , {
      "from":93
      , "to":77
    }
    , {
      "from":94
      , "to":79
    }
    , {
      "from":95
      , "to":81
    }
    , {
      "from":74
      , "to":96
    }
    , {
      "from":76
      , "to":97
    }
    , {
      "from":78
      , "to":98
    }
    , {
      "from":80
      , "to":99
    }
  ]
}
