<stg><name>workload</name>


<trans_list>

<trans id="390" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln139" val="!0"/>
<literal name="trunc_ln139" val="!1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="3" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="13" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="trunc_ln159" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="14" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="trunc_ln159" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="14" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="trunc_ln159" val="!0"/>
<literal name="trunc_ln159" val="!1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="14" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="18" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="21" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="24" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty, i32, i32, void @empty_15, i32, i32, void @empty_15, void @empty_15, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %result1, void @empty_13, i32, i32, void @empty_15, i32, i32, void @empty_15, void @empty_15, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %result1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp1, void @empty_13, i32, i32, void @empty_15, i32, i32, void @empty_15, void @empty_15, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %temp1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %power1, void @empty_13, i32, i32, void @empty_15, i32, i32, void @empty_15, void @empty_15, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %power1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_0, i32, i32, void @empty_15, i32, i32, void @empty_5, void @empty_1, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_9, i32, i32, void @empty_15, i32, i32, void @empty_15, void @empty_15, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %temp, void @empty_0, i32, i32, void @empty_15, i32, i32, void @empty_5, void @empty_14, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %temp, void @empty_9, i32, i32, void @empty_15, i32, i32, void @empty_15, void @empty_15, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %power, void @empty_0, i32, i32, void @empty_15, i32, i32, void @empty_5, void @empty_6, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %power, void @empty_9, i32, i32, void @empty_15, i32, i32, void @empty_15, void @empty_15, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_0, i32, i32, void @empty_15, i32, i32, void @empty_5, void @empty_15, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %power_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %power

]]></Node>
<StgValue><ssdm name="power_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16 %temp_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %temp

]]></Node>
<StgValue><ssdm name="temp_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %result_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %result

]]></Node>
<StgValue><ssdm name="result_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:18 %result_inner_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:19 %result_inner_0_1 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:20 %result_inner_0_2 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:21 %result_inner_0_3 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:22 %result_inner_0_4 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:23 %result_inner_0_5 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:24 %result_inner_0_6 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_6"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:25 %result_inner_0_7 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_7"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:26 %result_inner_0_8 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_8"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:27 %result_inner_0_9 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_9"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:28 %result_inner_0_10 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_10"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:29 %result_inner_0_11 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_11"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:30 %result_inner_0_12 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_12"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:31 %result_inner_0_13 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_13"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:32 %result_inner_0_14 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_14"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:33 %result_inner_0_15 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_0_15"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:34 %temp_inner_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:35 %temp_inner_0_1 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:36 %temp_inner_0_2 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:37 %temp_inner_0_3 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:38 %temp_inner_0_4 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:39 %temp_inner_0_5 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:40 %temp_inner_0_6 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:41 %temp_inner_0_7 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:42 %temp_inner_0_8 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_8"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
:43 %temp_inner_0_9 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
:44 %temp_inner_0_10 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_10"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:45 %temp_inner_0_11 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_11"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:46 %temp_inner_0_12 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_12"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:47 %temp_inner_0_13 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_13"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:48 %temp_inner_0_14 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_14"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:49 %temp_inner_0_15 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_0_15"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:50 %power_inner_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
:51 %power_inner_0_1 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:52 %power_inner_0_2 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:53 %power_inner_0_3 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
:54 %power_inner_0_4 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
:55 %power_inner_0_5 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
:56 %power_inner_0_6 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_6"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
:57 %power_inner_0_7 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_7"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:58 %power_inner_0_8 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_8"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
:59 %power_inner_0_9 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_9"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
:60 %power_inner_0_10 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_10"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
:61 %power_inner_0_11 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_11"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
:62 %power_inner_0_12 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_12"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
:63 %power_inner_0_13 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_13"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
:64 %power_inner_0_14 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_14"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
:65 %power_inner_0_15 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_0_15"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
:66 %result_inner_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
:67 %result_inner_1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
:68 %result_inner_1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
:69 %result_inner_1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
:70 %result_inner_1_4 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_4"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
:71 %result_inner_1_5 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_5"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
:72 %result_inner_1_6 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_6"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
:73 %result_inner_1_7 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_7"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
:74 %result_inner_1_8 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_8"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
:75 %result_inner_1_9 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_9"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
:76 %result_inner_1_10 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_10"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
:77 %result_inner_1_11 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_11"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
:78 %result_inner_1_12 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_12"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
:79 %result_inner_1_13 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_13"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
:80 %result_inner_1_14 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_14"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
:81 %result_inner_1_15 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_1_15"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
:82 %temp_inner_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
:83 %temp_inner_1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
:84 %temp_inner_1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
:85 %temp_inner_1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
:86 %temp_inner_1_4 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_4"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
:87 %temp_inner_1_5 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_5"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
:88 %temp_inner_1_6 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_6"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
:89 %temp_inner_1_7 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_7"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
:90 %temp_inner_1_8 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_8"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
:91 %temp_inner_1_9 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_9"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="64">
<![CDATA[
:92 %temp_inner_1_10 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_10"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
:93 %temp_inner_1_11 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_11"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
:94 %temp_inner_1_12 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_12"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
:95 %temp_inner_1_13 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_13"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
:96 %temp_inner_1_14 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_14"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="64">
<![CDATA[
:97 %temp_inner_1_15 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_1_15"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
:98 %power_inner_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
:99 %power_inner_1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
:100 %power_inner_1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="64">
<![CDATA[
:101 %power_inner_1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
:102 %power_inner_1_4 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_4"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
:103 %power_inner_1_5 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_5"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="64">
<![CDATA[
:104 %power_inner_1_6 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_6"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
:105 %power_inner_1_7 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_7"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
:106 %power_inner_1_8 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_8"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
:107 %power_inner_1_9 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_9"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
:108 %power_inner_1_10 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_10"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
:109 %power_inner_1_11 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_11"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
:110 %power_inner_1_12 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_12"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
:111 %power_inner_1_13 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_13"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
:112 %power_inner_1_14 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_14"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
:113 %power_inner_1_15 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_1_15"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
:114 %result_inner_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
:115 %result_inner_2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
:116 %result_inner_2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_2"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
:117 %result_inner_2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_3"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
:118 %result_inner_2_4 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_4"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
:119 %result_inner_2_5 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_5"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
:120 %result_inner_2_6 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_6"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
:121 %result_inner_2_7 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_7"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="64">
<![CDATA[
:122 %result_inner_2_8 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_8"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
:123 %result_inner_2_9 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_9"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
:124 %result_inner_2_10 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_10"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
:125 %result_inner_2_11 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_11"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
:126 %result_inner_2_12 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_12"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
:127 %result_inner_2_13 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_13"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
:128 %result_inner_2_14 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_14"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
:129 %result_inner_2_15 = alloca i64

]]></Node>
<StgValue><ssdm name="result_inner_2_15"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
:130 %temp_inner_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
:131 %temp_inner_2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_1"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
:132 %temp_inner_2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_2"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="64">
<![CDATA[
:133 %temp_inner_2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_3"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
:134 %temp_inner_2_4 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_4"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
:135 %temp_inner_2_5 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="64">
<![CDATA[
:136 %temp_inner_2_6 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_6"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
:137 %temp_inner_2_7 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_7"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
:138 %temp_inner_2_8 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_8"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
:139 %temp_inner_2_9 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_9"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="64">
<![CDATA[
:140 %temp_inner_2_10 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_10"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="64">
<![CDATA[
:141 %temp_inner_2_11 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_11"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="64">
<![CDATA[
:142 %temp_inner_2_12 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_12"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
:143 %temp_inner_2_13 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_13"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="64">
<![CDATA[
:144 %temp_inner_2_14 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_14"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="64">
<![CDATA[
:145 %temp_inner_2_15 = alloca i64

]]></Node>
<StgValue><ssdm name="temp_inner_2_15"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="64">
<![CDATA[
:146 %power_inner_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="64">
<![CDATA[
:147 %power_inner_2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_1"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="64">
<![CDATA[
:148 %power_inner_2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_2"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
:149 %power_inner_2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_3"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
:150 %power_inner_2_4 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_4"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="64">
<![CDATA[
:151 %power_inner_2_5 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_5"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="64">
<![CDATA[
:152 %power_inner_2_6 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_6"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="64">
<![CDATA[
:153 %power_inner_2_7 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_7"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="64">
<![CDATA[
:154 %power_inner_2_8 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_8"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
:155 %power_inner_2_9 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_9"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
:156 %power_inner_2_10 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_10"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="64">
<![CDATA[
:157 %power_inner_2_11 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_11"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="64">
<![CDATA[
:158 %power_inner_2_12 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_12"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="64">
<![CDATA[
:159 %power_inner_2_13 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_13"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="64">
<![CDATA[
:160 %power_inner_2_14 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_14"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="64">
<![CDATA[
:161 %power_inner_2_15 = alloca i64

]]></Node>
<StgValue><ssdm name="power_inner_2_15"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:162 %br_ln133 = br void

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6, void, i6 %i_1, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %icmp_ln133 = icmp_eq  i6 %i, i6

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %i_1 = add i6 %i, i6

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln133 = br i1 %icmp_ln133, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.split4:1 %br_ln134 = br void

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0">
<![CDATA[
:0 %ret_ln175 = ret

]]></Node>
<StgValue><ssdm name="ret_ln175"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %k = phi i4, void %.split4, i4 %k_2, void

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %phi_urem = phi i4, void %.split4, i4 %select_ln131, void

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="4">
<![CDATA[
:2 %trunc_ln134 = trunc i4 %k

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln134 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %k_2 = add i4, i4 %k

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln134 = br i1 %icmp_ln134, void %.split, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %k, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2 %load_flag = xor i1 %tmp, i1

]]></Node>
<StgValue><ssdm name="load_flag"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3 %tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:4 %store_flag = icmp_ne  i3 %tmp_1, i3

]]></Node>
<StgValue><ssdm name="store_flag"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="4">
<![CDATA[
.split:5 %trunc_ln139 = trunc i4 %phi_urem

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split:6 %switch_ln139 = switch i2 %trunc_ln139, void, i2, void, i2, void

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln144 = call void @buffer_load.1, i512 %temp1, i512 %power1, i1 %load_flag, i4 %k, i32 %temp_inner_1_0, i32 %temp_inner_1_1, i32 %temp_inner_1_2, i32 %temp_inner_1_3, i32 %temp_inner_1_4, i32 %temp_inner_1_5, i32 %temp_inner_1_6, i32 %temp_inner_1_7, i32 %temp_inner_1_8, i32 %temp_inner_1_9, i32 %temp_inner_1_10, i32 %temp_inner_1_11, i32 %temp_inner_1_12, i32 %temp_inner_1_13, i32 %temp_inner_1_14, i32 %temp_inner_1_15, i64 %temp_read, i32 %power_inner_1_0, i32 %power_inner_1_1, i32 %power_inner_1_2, i32 %power_inner_1_3, i32 %power_inner_1_4, i32 %power_inner_1_5, i32 %power_inner_1_6, i32 %power_inner_1_7, i32 %power_inner_1_8, i32 %power_inner_1_9, i32 %power_inner_1_10, i32 %power_inner_1_11, i32 %power_inner_1_12, i32 %power_inner_1_13, i32 %power_inner_1_14, i32 %power_inner_1_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln144"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln140 = call void @buffer_load.1, i512 %temp1, i512 %power1, i1 %load_flag, i4 %k, i32 %temp_inner_0_0, i32 %temp_inner_0_1, i32 %temp_inner_0_2, i32 %temp_inner_0_3, i32 %temp_inner_0_4, i32 %temp_inner_0_5, i32 %temp_inner_0_6, i32 %temp_inner_0_7, i32 %temp_inner_0_8, i32 %temp_inner_0_9, i32 %temp_inner_0_10, i32 %temp_inner_0_11, i32 %temp_inner_0_12, i32 %temp_inner_0_13, i32 %temp_inner_0_14, i32 %temp_inner_0_15, i64 %temp_read, i32 %power_inner_0_0, i32 %power_inner_0_1, i32 %power_inner_0_2, i32 %power_inner_0_3, i32 %power_inner_0_4, i32 %power_inner_0_5, i32 %power_inner_0_6, i32 %power_inner_0_7, i32 %power_inner_0_8, i32 %power_inner_0_9, i32 %power_inner_0_10, i32 %power_inner_0_11, i32 %power_inner_0_12, i32 %power_inner_0_13, i32 %power_inner_0_14, i32 %power_inner_0_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln139" val="!0"/>
<literal name="trunc_ln139" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln148 = call void @buffer_load.1, i512 %temp1, i512 %power1, i1 %load_flag, i4 %k, i32 %temp_inner_2_0, i32 %temp_inner_2_1, i32 %temp_inner_2_2, i32 %temp_inner_2_3, i32 %temp_inner_2_4, i32 %temp_inner_2_5, i32 %temp_inner_2_6, i32 %temp_inner_2_7, i32 %temp_inner_2_8, i32 %temp_inner_2_9, i32 %temp_inner_2_10, i32 %temp_inner_2_11, i32 %temp_inner_2_12, i32 %temp_inner_2_13, i32 %temp_inner_2_14, i32 %temp_inner_2_15, i64 %temp_read, i32 %power_inner_2_0, i32 %power_inner_2_1, i32 %power_inner_2_2, i32 %power_inner_2_3, i32 %power_inner_2_4, i32 %power_inner_2_5, i32 %power_inner_2_6, i32 %power_inner_2_7, i32 %power_inner_2_8, i32 %power_inner_2_9, i32 %power_inner_2_10, i32 %power_inner_2_11, i32 %power_inner_2_12, i32 %power_inner_2_13, i32 %power_inner_2_14, i32 %power_inner_2_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln148"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln154 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="214" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln144 = call void @buffer_load.1, i512 %temp1, i512 %power1, i1 %load_flag, i4 %k, i32 %temp_inner_1_0, i32 %temp_inner_1_1, i32 %temp_inner_1_2, i32 %temp_inner_1_3, i32 %temp_inner_1_4, i32 %temp_inner_1_5, i32 %temp_inner_1_6, i32 %temp_inner_1_7, i32 %temp_inner_1_8, i32 %temp_inner_1_9, i32 %temp_inner_1_10, i32 %temp_inner_1_11, i32 %temp_inner_1_12, i32 %temp_inner_1_13, i32 %temp_inner_1_14, i32 %temp_inner_1_15, i64 %temp_read, i32 %power_inner_1_0, i32 %power_inner_1_1, i32 %power_inner_1_2, i32 %power_inner_1_3, i32 %power_inner_1_4, i32 %power_inner_1_5, i32 %power_inner_1_6, i32 %power_inner_1_7, i32 %power_inner_1_8, i32 %power_inner_1_9, i32 %power_inner_1_10, i32 %power_inner_1_11, i32 %power_inner_1_12, i32 %power_inner_1_13, i32 %power_inner_1_14, i32 %power_inner_1_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln144"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln145 = add i3 %trunc_ln134, i3

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %empty_48 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %empty_49 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %empty_50 = or i1 %empty_49, i1 %empty_48

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %empty_51 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %empty_52 = or i1 %empty_51, i1 %empty_50

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7 %empty_53 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %empty_54 = or i1 %empty_53, i1 %empty_52

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9 %empty_55 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_56 = or i1 %empty_55, i1 %empty_54

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11 %empty_57 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_58 = or i1 %empty_57, i1 %empty_56

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13 %empty_59 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %empty_60 = or i1 %empty_59, i1 %empty_58

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15 %empty_61 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %empty_62 = or i1 %empty_61, i1 %empty_60

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln134 = br i1 %empty_62, void, void %buffer_compute.exit5

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_0_0, i32 %result_inner_0_1, i32 %result_inner_0_2, i32 %result_inner_0_3, i32 %result_inner_0_4, i32 %result_inner_0_5, i32 %result_inner_0_6, i32 %result_inner_0_7, i32 %result_inner_0_8, i32 %result_inner_0_9, i32 %result_inner_0_10, i32 %result_inner_0_11, i32 %result_inner_0_12, i32 %result_inner_0_13, i32 %result_inner_0_14, i32 %result_inner_0_15, i32 %temp_inner_0_0, i32 %temp_inner_0_1, i32 %temp_inner_0_2, i32 %temp_inner_0_3, i32 %temp_inner_0_4, i32 %temp_inner_0_5, i32 %temp_inner_0_6, i32 %temp_inner_0_7, i32 %temp_inner_0_8, i32 %temp_inner_0_9, i32 %temp_inner_0_10, i32 %temp_inner_0_11, i32 %temp_inner_0_12, i32 %temp_inner_0_13, i32 %temp_inner_0_14, i32 %temp_inner_0_15, i32 %power_inner_0_0, i32 %power_inner_0_1, i32 %power_inner_0_2, i32 %power_inner_0_3, i32 %power_inner_0_4, i32 %power_inner_0_5, i32 %power_inner_0_6, i32 %power_inner_0_7, i32 %power_inner_0_8, i32 %power_inner_0_9, i32 %power_inner_0_10, i32 %power_inner_0_11, i32 %power_inner_0_12, i32 %power_inner_0_13, i32 %power_inner_0_14, i32 %power_inner_0_15, i3 %add_ln145

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="233" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_0_0, i32 %result_inner_0_1, i32 %result_inner_0_2, i32 %result_inner_0_3, i32 %result_inner_0_4, i32 %result_inner_0_5, i32 %result_inner_0_6, i32 %result_inner_0_7, i32 %result_inner_0_8, i32 %result_inner_0_9, i32 %result_inner_0_10, i32 %result_inner_0_11, i32 %result_inner_0_12, i32 %result_inner_0_13, i32 %result_inner_0_14, i32 %result_inner_0_15, i32 %temp_inner_0_0, i32 %temp_inner_0_1, i32 %temp_inner_0_2, i32 %temp_inner_0_3, i32 %temp_inner_0_4, i32 %temp_inner_0_5, i32 %temp_inner_0_6, i32 %temp_inner_0_7, i32 %temp_inner_0_8, i32 %temp_inner_0_9, i32 %temp_inner_0_10, i32 %temp_inner_0_11, i32 %temp_inner_0_12, i32 %temp_inner_0_13, i32 %temp_inner_0_14, i32 %temp_inner_0_15, i32 %power_inner_0_0, i32 %power_inner_0_1, i32 %power_inner_0_2, i32 %power_inner_0_3, i32 %power_inner_0_4, i32 %power_inner_0_5, i32 %power_inner_0_6, i32 %power_inner_0_7, i32 %power_inner_0_8, i32 %power_inner_0_9, i32 %power_inner_0_10, i32 %power_inner_0_11, i32 %power_inner_0_12, i32 %power_inner_0_13, i32 %power_inner_0_14, i32 %power_inner_0_15, i3 %add_ln145

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln71 = br void %buffer_compute.exit5

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
buffer_compute.exit5:0 %add_ln146 = add i4 %k, i4

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="236" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit5:1 %call_ln146 = call void @buffer_store.1, i512 %result1, i1 %store_flag, i4 %add_ln146, i64 %result_read, i32 %result_inner_2_0, i32 %result_inner_2_1, i32 %result_inner_2_2, i32 %result_inner_2_3, i32 %result_inner_2_4, i32 %result_inner_2_5, i32 %result_inner_2_6, i32 %result_inner_2_7, i32 %result_inner_2_8, i32 %result_inner_2_9, i32 %result_inner_2_10, i32 %result_inner_2_11, i32 %result_inner_2_12, i32 %result_inner_2_13, i32 %result_inner_2_14, i32 %result_inner_2_15

]]></Node>
<StgValue><ssdm name="call_ln146"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="237" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit5:1 %call_ln146 = call void @buffer_store.1, i512 %result1, i1 %store_flag, i4 %add_ln146, i64 %result_read, i32 %result_inner_2_0, i32 %result_inner_2_1, i32 %result_inner_2_2, i32 %result_inner_2_3, i32 %result_inner_2_4, i32 %result_inner_2_5, i32 %result_inner_2_6, i32 %result_inner_2_7, i32 %result_inner_2_8, i32 %result_inner_2_9, i32 %result_inner_2_10, i32 %result_inner_2_11, i32 %result_inner_2_12, i32 %result_inner_2_13, i32 %result_inner_2_14, i32 %result_inner_2_15

]]></Node>
<StgValue><ssdm name="call_ln146"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
buffer_compute.exit5:2 %br_ln147 = br void

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit:1 %call_ln142 = call void @buffer_store.1, i512 %result1, i1 %store_flag, i4 %add_ln142, i64 %result_read, i32 %result_inner_1_0, i32 %result_inner_1_1, i32 %result_inner_1_2, i32 %result_inner_1_3, i32 %result_inner_1_4, i32 %result_inner_1_5, i32 %result_inner_1_6, i32 %result_inner_1_7, i32 %result_inner_1_8, i32 %result_inner_1_9, i32 %result_inner_1_10, i32 %result_inner_1_11, i32 %result_inner_1_12, i32 %result_inner_1_13, i32 %result_inner_1_14, i32 %result_inner_1_15

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
buffer_compute.exit:2 %br_ln143 = br void

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="!0"/>
<literal name="trunc_ln139" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit6:1 %call_ln150 = call void @buffer_store.1, i512 %result1, i1 %store_flag, i4 %add_ln150, i64 %result_read, i32 %result_inner_0_0, i32 %result_inner_0_1, i32 %result_inner_0_2, i32 %result_inner_0_3, i32 %result_inner_0_4, i32 %result_inner_0_5, i32 %result_inner_0_6, i32 %result_inner_0_7, i32 %result_inner_0_8, i32 %result_inner_0_9, i32 %result_inner_0_10, i32 %result_inner_0_11, i32 %result_inner_0_12, i32 %result_inner_0_13, i32 %result_inner_0_14, i32 %result_inner_0_15

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="!0"/>
<literal name="trunc_ln139" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
buffer_compute.exit6:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln131 = add i4 %phi_urem, i4

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln131 = icmp_ult  i4 %add_ln131, i4

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2 %select_ln131 = select i1 %icmp_ln131, i4 %add_ln131, i4

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="247" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln140 = call void @buffer_load.1, i512 %temp1, i512 %power1, i1 %load_flag, i4 %k, i32 %temp_inner_0_0, i32 %temp_inner_0_1, i32 %temp_inner_0_2, i32 %temp_inner_0_3, i32 %temp_inner_0_4, i32 %temp_inner_0_5, i32 %temp_inner_0_6, i32 %temp_inner_0_7, i32 %temp_inner_0_8, i32 %temp_inner_0_9, i32 %temp_inner_0_10, i32 %temp_inner_0_11, i32 %temp_inner_0_12, i32 %temp_inner_0_13, i32 %temp_inner_0_14, i32 %temp_inner_0_15, i64 %temp_read, i32 %power_inner_0_0, i32 %power_inner_0_1, i32 %power_inner_0_2, i32 %power_inner_0_3, i32 %power_inner_0_4, i32 %power_inner_0_5, i32 %power_inner_0_6, i32 %power_inner_0_7, i32 %power_inner_0_8, i32 %power_inner_0_9, i32 %power_inner_0_10, i32 %power_inner_0_11, i32 %power_inner_0_12, i32 %power_inner_0_13, i32 %power_inner_0_14, i32 %power_inner_0_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln141 = add i3 %trunc_ln134, i3

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %empty_33 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %empty_34 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %empty_35 = or i1 %empty_34, i1 %empty_33

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %empty_36 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %empty_37 = or i1 %empty_36, i1 %empty_35

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7 %empty_38 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %empty_39 = or i1 %empty_38, i1 %empty_37

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9 %empty_40 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_41 = or i1 %empty_40, i1 %empty_39

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11 %empty_42 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_43 = or i1 %empty_42, i1 %empty_41

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13 %empty_44 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %empty_45 = or i1 %empty_44, i1 %empty_43

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15 %empty_46 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %empty_47 = or i1 %empty_46, i1 %empty_45

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln134 = br i1 %empty_47, void, void %buffer_compute.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_2_0, i32 %result_inner_2_1, i32 %result_inner_2_2, i32 %result_inner_2_3, i32 %result_inner_2_4, i32 %result_inner_2_5, i32 %result_inner_2_6, i32 %result_inner_2_7, i32 %result_inner_2_8, i32 %result_inner_2_9, i32 %result_inner_2_10, i32 %result_inner_2_11, i32 %result_inner_2_12, i32 %result_inner_2_13, i32 %result_inner_2_14, i32 %result_inner_2_15, i32 %temp_inner_2_0, i32 %temp_inner_2_1, i32 %temp_inner_2_2, i32 %temp_inner_2_3, i32 %temp_inner_2_4, i32 %temp_inner_2_5, i32 %temp_inner_2_6, i32 %temp_inner_2_7, i32 %temp_inner_2_8, i32 %temp_inner_2_9, i32 %temp_inner_2_10, i32 %temp_inner_2_11, i32 %temp_inner_2_12, i32 %temp_inner_2_13, i32 %temp_inner_2_14, i32 %temp_inner_2_15, i32 %power_inner_2_0, i32 %power_inner_2_1, i32 %power_inner_2_2, i32 %power_inner_2_3, i32 %power_inner_2_4, i32 %power_inner_2_5, i32 %power_inner_2_6, i32 %power_inner_2_7, i32 %power_inner_2_8, i32 %power_inner_2_9, i32 %power_inner_2_10, i32 %power_inner_2_11, i32 %power_inner_2_12, i32 %power_inner_2_13, i32 %power_inner_2_14, i32 %power_inner_2_15, i3 %add_ln141

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="266" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_2_0, i32 %result_inner_2_1, i32 %result_inner_2_2, i32 %result_inner_2_3, i32 %result_inner_2_4, i32 %result_inner_2_5, i32 %result_inner_2_6, i32 %result_inner_2_7, i32 %result_inner_2_8, i32 %result_inner_2_9, i32 %result_inner_2_10, i32 %result_inner_2_11, i32 %result_inner_2_12, i32 %result_inner_2_13, i32 %result_inner_2_14, i32 %result_inner_2_15, i32 %temp_inner_2_0, i32 %temp_inner_2_1, i32 %temp_inner_2_2, i32 %temp_inner_2_3, i32 %temp_inner_2_4, i32 %temp_inner_2_5, i32 %temp_inner_2_6, i32 %temp_inner_2_7, i32 %temp_inner_2_8, i32 %temp_inner_2_9, i32 %temp_inner_2_10, i32 %temp_inner_2_11, i32 %temp_inner_2_12, i32 %temp_inner_2_13, i32 %temp_inner_2_14, i32 %temp_inner_2_15, i32 %power_inner_2_0, i32 %power_inner_2_1, i32 %power_inner_2_2, i32 %power_inner_2_3, i32 %power_inner_2_4, i32 %power_inner_2_5, i32 %power_inner_2_6, i32 %power_inner_2_7, i32 %power_inner_2_8, i32 %power_inner_2_9, i32 %power_inner_2_10, i32 %power_inner_2_11, i32 %power_inner_2_12, i32 %power_inner_2_13, i32 %power_inner_2_14, i32 %power_inner_2_15, i3 %add_ln141

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln71 = br void %buffer_compute.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
buffer_compute.exit:0 %add_ln142 = add i4 %k, i4

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="269" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit:1 %call_ln142 = call void @buffer_store.1, i512 %result1, i1 %store_flag, i4 %add_ln142, i64 %result_read, i32 %result_inner_1_0, i32 %result_inner_1_1, i32 %result_inner_1_2, i32 %result_inner_1_3, i32 %result_inner_1_4, i32 %result_inner_1_5, i32 %result_inner_1_6, i32 %result_inner_1_7, i32 %result_inner_1_8, i32 %result_inner_1_9, i32 %result_inner_1_10, i32 %result_inner_1_11, i32 %result_inner_1_12, i32 %result_inner_1_13, i32 %result_inner_1_14, i32 %result_inner_1_15

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="270" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln148 = call void @buffer_load.1, i512 %temp1, i512 %power1, i1 %load_flag, i4 %k, i32 %temp_inner_2_0, i32 %temp_inner_2_1, i32 %temp_inner_2_2, i32 %temp_inner_2_3, i32 %temp_inner_2_4, i32 %temp_inner_2_5, i32 %temp_inner_2_6, i32 %temp_inner_2_7, i32 %temp_inner_2_8, i32 %temp_inner_2_9, i32 %temp_inner_2_10, i32 %temp_inner_2_11, i32 %temp_inner_2_12, i32 %temp_inner_2_13, i32 %temp_inner_2_14, i32 %temp_inner_2_15, i64 %temp_read, i32 %power_inner_2_0, i32 %power_inner_2_1, i32 %power_inner_2_2, i32 %power_inner_2_3, i32 %power_inner_2_4, i32 %power_inner_2_5, i32 %power_inner_2_6, i32 %power_inner_2_7, i32 %power_inner_2_8, i32 %power_inner_2_9, i32 %power_inner_2_10, i32 %power_inner_2_11, i32 %power_inner_2_12, i32 %power_inner_2_13, i32 %power_inner_2_14, i32 %power_inner_2_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln148"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln149 = add i3 %trunc_ln134, i3

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %empty_63 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %empty_64 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %empty_65 = or i1 %empty_64, i1 %empty_63

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %empty_66 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %empty_67 = or i1 %empty_66, i1 %empty_65

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7 %empty_68 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %empty_69 = or i1 %empty_68, i1 %empty_67

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9 %empty_70 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_71 = or i1 %empty_70, i1 %empty_69

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11 %empty_72 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_73 = or i1 %empty_72, i1 %empty_71

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13 %empty_74 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %empty_75 = or i1 %empty_74, i1 %empty_73

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15 %empty_76 = icmp_eq  i4 %k, i4

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %empty_77 = or i1 %empty_76, i1 %empty_75

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln134 = br i1 %empty_77, void, void %buffer_compute.exit6

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_1_0, i32 %result_inner_1_1, i32 %result_inner_1_2, i32 %result_inner_1_3, i32 %result_inner_1_4, i32 %result_inner_1_5, i32 %result_inner_1_6, i32 %result_inner_1_7, i32 %result_inner_1_8, i32 %result_inner_1_9, i32 %result_inner_1_10, i32 %result_inner_1_11, i32 %result_inner_1_12, i32 %result_inner_1_13, i32 %result_inner_1_14, i32 %result_inner_1_15, i32 %temp_inner_1_0, i32 %temp_inner_1_1, i32 %temp_inner_1_2, i32 %temp_inner_1_3, i32 %temp_inner_1_4, i32 %temp_inner_1_5, i32 %temp_inner_1_6, i32 %temp_inner_1_7, i32 %temp_inner_1_8, i32 %temp_inner_1_9, i32 %temp_inner_1_10, i32 %temp_inner_1_11, i32 %temp_inner_1_12, i32 %temp_inner_1_13, i32 %temp_inner_1_14, i32 %temp_inner_1_15, i32 %power_inner_1_0, i32 %power_inner_1_1, i32 %power_inner_1_2, i32 %power_inner_1_3, i32 %power_inner_1_4, i32 %power_inner_1_5, i32 %power_inner_1_6, i32 %power_inner_1_7, i32 %power_inner_1_8, i32 %power_inner_1_9, i32 %power_inner_1_10, i32 %power_inner_1_11, i32 %power_inner_1_12, i32 %power_inner_1_13, i32 %power_inner_1_14, i32 %power_inner_1_15, i3 %add_ln149

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="289" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_1_0, i32 %result_inner_1_1, i32 %result_inner_1_2, i32 %result_inner_1_3, i32 %result_inner_1_4, i32 %result_inner_1_5, i32 %result_inner_1_6, i32 %result_inner_1_7, i32 %result_inner_1_8, i32 %result_inner_1_9, i32 %result_inner_1_10, i32 %result_inner_1_11, i32 %result_inner_1_12, i32 %result_inner_1_13, i32 %result_inner_1_14, i32 %result_inner_1_15, i32 %temp_inner_1_0, i32 %temp_inner_1_1, i32 %temp_inner_1_2, i32 %temp_inner_1_3, i32 %temp_inner_1_4, i32 %temp_inner_1_5, i32 %temp_inner_1_6, i32 %temp_inner_1_7, i32 %temp_inner_1_8, i32 %temp_inner_1_9, i32 %temp_inner_1_10, i32 %temp_inner_1_11, i32 %temp_inner_1_12, i32 %temp_inner_1_13, i32 %temp_inner_1_14, i32 %temp_inner_1_15, i32 %power_inner_1_0, i32 %power_inner_1_1, i32 %power_inner_1_2, i32 %power_inner_1_3, i32 %power_inner_1_4, i32 %power_inner_1_5, i32 %power_inner_1_6, i32 %power_inner_1_7, i32 %power_inner_1_8, i32 %power_inner_1_9, i32 %power_inner_1_10, i32 %power_inner_1_11, i32 %power_inner_1_12, i32 %power_inner_1_13, i32 %power_inner_1_14, i32 %power_inner_1_15, i3 %add_ln149

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln71 = br void %buffer_compute.exit6

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
buffer_compute.exit6:0 %add_ln150 = add i4 %k, i4

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="292" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit6:1 %call_ln150 = call void @buffer_store.1, i512 %result1, i1 %store_flag, i4 %add_ln150, i64 %result_read, i32 %result_inner_0_0, i32 %result_inner_0_1, i32 %result_inner_0_2, i32 %result_inner_0_3, i32 %result_inner_0_4, i32 %result_inner_0_5, i32 %result_inner_0_6, i32 %result_inner_0_7, i32 %result_inner_0_8, i32 %result_inner_0_9, i32 %result_inner_0_10, i32 %result_inner_0_11, i32 %result_inner_0_12, i32 %result_inner_0_13, i32 %result_inner_0_14, i32 %result_inner_0_15

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0 %k_1 = phi i4 %k_3, void, i4, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:1 %phi_urem1 = phi i4 %select_ln131_1, void, i4, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="phi_urem1"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="4">
<![CDATA[
.preheader:2 %trunc_ln154 = trunc i4 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln154"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3 %icmp_ln154 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5 %k_3 = add i4, i4 %k_1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln154 = br i1 %icmp_ln154, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split2:1 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %k_1, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:2 %load_flag_1 = xor i1 %tmp_2, i1

]]></Node>
<StgValue><ssdm name="load_flag_1"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:3 %tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2:4 %store_flag_1 = icmp_ne  i3 %tmp_3, i3

]]></Node>
<StgValue><ssdm name="store_flag_1"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="4">
<![CDATA[
.split2:5 %trunc_ln159 = trunc i4 %phi_urem1

]]></Node>
<StgValue><ssdm name="trunc_ln159"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split2:6 %switch_ln159 = switch i2 %trunc_ln159, void, i2, void, i2, void

]]></Node>
<StgValue><ssdm name="switch_ln159"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="trunc_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln164 = call void @buffer_load.1, i512 %result1, i512 %power1, i1 %load_flag_1, i4 %k_1, i32 %temp_inner_1_0, i32 %temp_inner_1_1, i32 %temp_inner_1_2, i32 %temp_inner_1_3, i32 %temp_inner_1_4, i32 %temp_inner_1_5, i32 %temp_inner_1_6, i32 %temp_inner_1_7, i32 %temp_inner_1_8, i32 %temp_inner_1_9, i32 %temp_inner_1_10, i32 %temp_inner_1_11, i32 %temp_inner_1_12, i32 %temp_inner_1_13, i32 %temp_inner_1_14, i32 %temp_inner_1_15, i64 %result_read, i32 %power_inner_1_0, i32 %power_inner_1_1, i32 %power_inner_1_2, i32 %power_inner_1_3, i32 %power_inner_1_4, i32 %power_inner_1_5, i32 %power_inner_1_6, i32 %power_inner_1_7, i32 %power_inner_1_8, i32 %power_inner_1_9, i32 %power_inner_1_10, i32 %power_inner_1_11, i32 %power_inner_1_12, i32 %power_inner_1_13, i32 %power_inner_1_14, i32 %power_inner_1_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="trunc_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln160 = call void @buffer_load.1, i512 %result1, i512 %power1, i1 %load_flag_1, i4 %k_1, i32 %temp_inner_0_0, i32 %temp_inner_0_1, i32 %temp_inner_0_2, i32 %temp_inner_0_3, i32 %temp_inner_0_4, i32 %temp_inner_0_5, i32 %temp_inner_0_6, i32 %temp_inner_0_7, i32 %temp_inner_0_8, i32 %temp_inner_0_9, i32 %temp_inner_0_10, i32 %temp_inner_0_11, i32 %temp_inner_0_12, i32 %temp_inner_0_13, i32 %temp_inner_0_14, i32 %temp_inner_0_15, i64 %result_read, i32 %power_inner_0_0, i32 %power_inner_0_1, i32 %power_inner_0_2, i32 %power_inner_0_3, i32 %power_inner_0_4, i32 %power_inner_0_5, i32 %power_inner_0_6, i32 %power_inner_0_7, i32 %power_inner_0_8, i32 %power_inner_0_9, i32 %power_inner_0_10, i32 %power_inner_0_11, i32 %power_inner_0_12, i32 %power_inner_0_13, i32 %power_inner_0_14, i32 %power_inner_0_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="trunc_ln159" val="!0"/>
<literal name="trunc_ln159" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln168 = call void @buffer_load.1, i512 %result1, i512 %power1, i1 %load_flag_1, i4 %k_1, i32 %temp_inner_2_0, i32 %temp_inner_2_1, i32 %temp_inner_2_2, i32 %temp_inner_2_3, i32 %temp_inner_2_4, i32 %temp_inner_2_5, i32 %temp_inner_2_6, i32 %temp_inner_2_7, i32 %temp_inner_2_8, i32 %temp_inner_2_9, i32 %temp_inner_2_10, i32 %temp_inner_2_11, i32 %temp_inner_2_12, i32 %temp_inner_2_13, i32 %temp_inner_2_14, i32 %temp_inner_2_15, i64 %result_read, i32 %power_inner_2_0, i32 %power_inner_2_1, i32 %power_inner_2_2, i32 %power_inner_2_3, i32 %power_inner_2_4, i32 %power_inner_2_5, i32 %power_inner_2_6, i32 %power_inner_2_7, i32 %power_inner_2_8, i32 %power_inner_2_9, i32 %power_inner_2_10, i32 %power_inner_2_11, i32 %power_inner_2_12, i32 %power_inner_2_13, i32 %power_inner_2_14, i32 %power_inner_2_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="311" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln164 = call void @buffer_load.1, i512 %result1, i512 %power1, i1 %load_flag_1, i4 %k_1, i32 %temp_inner_1_0, i32 %temp_inner_1_1, i32 %temp_inner_1_2, i32 %temp_inner_1_3, i32 %temp_inner_1_4, i32 %temp_inner_1_5, i32 %temp_inner_1_6, i32 %temp_inner_1_7, i32 %temp_inner_1_8, i32 %temp_inner_1_9, i32 %temp_inner_1_10, i32 %temp_inner_1_11, i32 %temp_inner_1_12, i32 %temp_inner_1_13, i32 %temp_inner_1_14, i32 %temp_inner_1_15, i64 %result_read, i32 %power_inner_1_0, i32 %power_inner_1_1, i32 %power_inner_1_2, i32 %power_inner_1_3, i32 %power_inner_1_4, i32 %power_inner_1_5, i32 %power_inner_1_6, i32 %power_inner_1_7, i32 %power_inner_1_8, i32 %power_inner_1_9, i32 %power_inner_1_10, i32 %power_inner_1_11, i32 %power_inner_1_12, i32 %power_inner_1_13, i32 %power_inner_1_14, i32 %power_inner_1_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln165 = add i3 %trunc_ln154, i3

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %empty_94 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %empty_95 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %empty_96 = or i1 %empty_95, i1 %empty_94

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %empty_97 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %empty_98 = or i1 %empty_97, i1 %empty_96

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7 %empty_99 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %empty_100 = or i1 %empty_99, i1 %empty_98

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9 %empty_101 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_102 = or i1 %empty_101, i1 %empty_100

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11 %empty_103 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_104 = or i1 %empty_103, i1 %empty_102

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13 %empty_105 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %empty_106 = or i1 %empty_105, i1 %empty_104

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15 %empty_107 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %empty_108 = or i1 %empty_107, i1 %empty_106

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln154 = br i1 %empty_108, void, void %buffer_compute.exit8

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_0_0, i32 %result_inner_0_1, i32 %result_inner_0_2, i32 %result_inner_0_3, i32 %result_inner_0_4, i32 %result_inner_0_5, i32 %result_inner_0_6, i32 %result_inner_0_7, i32 %result_inner_0_8, i32 %result_inner_0_9, i32 %result_inner_0_10, i32 %result_inner_0_11, i32 %result_inner_0_12, i32 %result_inner_0_13, i32 %result_inner_0_14, i32 %result_inner_0_15, i32 %temp_inner_0_0, i32 %temp_inner_0_1, i32 %temp_inner_0_2, i32 %temp_inner_0_3, i32 %temp_inner_0_4, i32 %temp_inner_0_5, i32 %temp_inner_0_6, i32 %temp_inner_0_7, i32 %temp_inner_0_8, i32 %temp_inner_0_9, i32 %temp_inner_0_10, i32 %temp_inner_0_11, i32 %temp_inner_0_12, i32 %temp_inner_0_13, i32 %temp_inner_0_14, i32 %temp_inner_0_15, i32 %power_inner_0_0, i32 %power_inner_0_1, i32 %power_inner_0_2, i32 %power_inner_0_3, i32 %power_inner_0_4, i32 %power_inner_0_5, i32 %power_inner_0_6, i32 %power_inner_0_7, i32 %power_inner_0_8, i32 %power_inner_0_9, i32 %power_inner_0_10, i32 %power_inner_0_11, i32 %power_inner_0_12, i32 %power_inner_0_13, i32 %power_inner_0_14, i32 %power_inner_0_15, i3 %add_ln165

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="330" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_0_0, i32 %result_inner_0_1, i32 %result_inner_0_2, i32 %result_inner_0_3, i32 %result_inner_0_4, i32 %result_inner_0_5, i32 %result_inner_0_6, i32 %result_inner_0_7, i32 %result_inner_0_8, i32 %result_inner_0_9, i32 %result_inner_0_10, i32 %result_inner_0_11, i32 %result_inner_0_12, i32 %result_inner_0_13, i32 %result_inner_0_14, i32 %result_inner_0_15, i32 %temp_inner_0_0, i32 %temp_inner_0_1, i32 %temp_inner_0_2, i32 %temp_inner_0_3, i32 %temp_inner_0_4, i32 %temp_inner_0_5, i32 %temp_inner_0_6, i32 %temp_inner_0_7, i32 %temp_inner_0_8, i32 %temp_inner_0_9, i32 %temp_inner_0_10, i32 %temp_inner_0_11, i32 %temp_inner_0_12, i32 %temp_inner_0_13, i32 %temp_inner_0_14, i32 %temp_inner_0_15, i32 %power_inner_0_0, i32 %power_inner_0_1, i32 %power_inner_0_2, i32 %power_inner_0_3, i32 %power_inner_0_4, i32 %power_inner_0_5, i32 %power_inner_0_6, i32 %power_inner_0_7, i32 %power_inner_0_8, i32 %power_inner_0_9, i32 %power_inner_0_10, i32 %power_inner_0_11, i32 %power_inner_0_12, i32 %power_inner_0_13, i32 %power_inner_0_14, i32 %power_inner_0_15, i3 %add_ln165

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln71 = br void %buffer_compute.exit8

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
buffer_compute.exit8:0 %add_ln166 = add i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="333" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit8:1 %call_ln166 = call void @buffer_store.1, i512 %temp1, i1 %store_flag_1, i4 %add_ln166, i64 %temp_read, i32 %result_inner_2_0, i32 %result_inner_2_1, i32 %result_inner_2_2, i32 %result_inner_2_3, i32 %result_inner_2_4, i32 %result_inner_2_5, i32 %result_inner_2_6, i32 %result_inner_2_7, i32 %result_inner_2_8, i32 %result_inner_2_9, i32 %result_inner_2_10, i32 %result_inner_2_11, i32 %result_inner_2_12, i32 %result_inner_2_13, i32 %result_inner_2_14, i32 %result_inner_2_15

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="334" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit8:1 %call_ln166 = call void @buffer_store.1, i512 %temp1, i1 %store_flag_1, i4 %add_ln166, i64 %temp_read, i32 %result_inner_2_0, i32 %result_inner_2_1, i32 %result_inner_2_2, i32 %result_inner_2_3, i32 %result_inner_2_4, i32 %result_inner_2_5, i32 %result_inner_2_6, i32 %result_inner_2_7, i32 %result_inner_2_8, i32 %result_inner_2_9, i32 %result_inner_2_10, i32 %result_inner_2_11, i32 %result_inner_2_12, i32 %result_inner_2_13, i32 %result_inner_2_14, i32 %result_inner_2_15

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
buffer_compute.exit8:2 %br_ln167 = br void

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit7:1 %call_ln162 = call void @buffer_store.1, i512 %temp1, i1 %store_flag_1, i4 %add_ln162, i64 %temp_read, i32 %result_inner_1_0, i32 %result_inner_1_1, i32 %result_inner_1_2, i32 %result_inner_1_3, i32 %result_inner_1_4, i32 %result_inner_1_5, i32 %result_inner_1_6, i32 %result_inner_1_7, i32 %result_inner_1_8, i32 %result_inner_1_9, i32 %result_inner_1_10, i32 %result_inner_1_11, i32 %result_inner_1_12, i32 %result_inner_1_13, i32 %result_inner_1_14, i32 %result_inner_1_15

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
buffer_compute.exit7:2 %br_ln163 = br void

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln159" val="!0"/>
<literal name="trunc_ln159" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit9:1 %call_ln170 = call void @buffer_store.1, i512 %temp1, i1 %store_flag_1, i4 %add_ln170, i64 %temp_read, i32 %result_inner_0_0, i32 %result_inner_0_1, i32 %result_inner_0_2, i32 %result_inner_0_3, i32 %result_inner_0_4, i32 %result_inner_0_5, i32 %result_inner_0_6, i32 %result_inner_0_7, i32 %result_inner_0_8, i32 %result_inner_0_9, i32 %result_inner_0_10, i32 %result_inner_0_11, i32 %result_inner_0_12, i32 %result_inner_0_13, i32 %result_inner_0_14, i32 %result_inner_0_15

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln159" val="!0"/>
<literal name="trunc_ln159" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
buffer_compute.exit9:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln131_1 = add i4 %phi_urem1, i4

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln131_1 = icmp_ult  i4 %add_ln131_1, i4

]]></Node>
<StgValue><ssdm name="icmp_ln131_1"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2 %select_ln131_1 = select i1 %icmp_ln131_1, i4 %add_ln131_1, i4

]]></Node>
<StgValue><ssdm name="select_ln131_1"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="344" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln160 = call void @buffer_load.1, i512 %result1, i512 %power1, i1 %load_flag_1, i4 %k_1, i32 %temp_inner_0_0, i32 %temp_inner_0_1, i32 %temp_inner_0_2, i32 %temp_inner_0_3, i32 %temp_inner_0_4, i32 %temp_inner_0_5, i32 %temp_inner_0_6, i32 %temp_inner_0_7, i32 %temp_inner_0_8, i32 %temp_inner_0_9, i32 %temp_inner_0_10, i32 %temp_inner_0_11, i32 %temp_inner_0_12, i32 %temp_inner_0_13, i32 %temp_inner_0_14, i32 %temp_inner_0_15, i64 %result_read, i32 %power_inner_0_0, i32 %power_inner_0_1, i32 %power_inner_0_2, i32 %power_inner_0_3, i32 %power_inner_0_4, i32 %power_inner_0_5, i32 %power_inner_0_6, i32 %power_inner_0_7, i32 %power_inner_0_8, i32 %power_inner_0_9, i32 %power_inner_0_10, i32 %power_inner_0_11, i32 %power_inner_0_12, i32 %power_inner_0_13, i32 %power_inner_0_14, i32 %power_inner_0_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln161 = add i3 %trunc_ln154, i3

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %empty_79 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %empty_80 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %empty_81 = or i1 %empty_80, i1 %empty_79

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %empty_82 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %empty_83 = or i1 %empty_82, i1 %empty_81

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7 %empty_84 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %empty_85 = or i1 %empty_84, i1 %empty_83

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9 %empty_86 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_87 = or i1 %empty_86, i1 %empty_85

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11 %empty_88 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_89 = or i1 %empty_88, i1 %empty_87

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13 %empty_90 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %empty_91 = or i1 %empty_90, i1 %empty_89

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15 %empty_92 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %empty_93 = or i1 %empty_92, i1 %empty_91

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln154 = br i1 %empty_93, void, void %buffer_compute.exit7

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_2_0, i32 %result_inner_2_1, i32 %result_inner_2_2, i32 %result_inner_2_3, i32 %result_inner_2_4, i32 %result_inner_2_5, i32 %result_inner_2_6, i32 %result_inner_2_7, i32 %result_inner_2_8, i32 %result_inner_2_9, i32 %result_inner_2_10, i32 %result_inner_2_11, i32 %result_inner_2_12, i32 %result_inner_2_13, i32 %result_inner_2_14, i32 %result_inner_2_15, i32 %temp_inner_2_0, i32 %temp_inner_2_1, i32 %temp_inner_2_2, i32 %temp_inner_2_3, i32 %temp_inner_2_4, i32 %temp_inner_2_5, i32 %temp_inner_2_6, i32 %temp_inner_2_7, i32 %temp_inner_2_8, i32 %temp_inner_2_9, i32 %temp_inner_2_10, i32 %temp_inner_2_11, i32 %temp_inner_2_12, i32 %temp_inner_2_13, i32 %temp_inner_2_14, i32 %temp_inner_2_15, i32 %power_inner_2_0, i32 %power_inner_2_1, i32 %power_inner_2_2, i32 %power_inner_2_3, i32 %power_inner_2_4, i32 %power_inner_2_5, i32 %power_inner_2_6, i32 %power_inner_2_7, i32 %power_inner_2_8, i32 %power_inner_2_9, i32 %power_inner_2_10, i32 %power_inner_2_11, i32 %power_inner_2_12, i32 %power_inner_2_13, i32 %power_inner_2_14, i32 %power_inner_2_15, i3 %add_ln161

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="363" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_2_0, i32 %result_inner_2_1, i32 %result_inner_2_2, i32 %result_inner_2_3, i32 %result_inner_2_4, i32 %result_inner_2_5, i32 %result_inner_2_6, i32 %result_inner_2_7, i32 %result_inner_2_8, i32 %result_inner_2_9, i32 %result_inner_2_10, i32 %result_inner_2_11, i32 %result_inner_2_12, i32 %result_inner_2_13, i32 %result_inner_2_14, i32 %result_inner_2_15, i32 %temp_inner_2_0, i32 %temp_inner_2_1, i32 %temp_inner_2_2, i32 %temp_inner_2_3, i32 %temp_inner_2_4, i32 %temp_inner_2_5, i32 %temp_inner_2_6, i32 %temp_inner_2_7, i32 %temp_inner_2_8, i32 %temp_inner_2_9, i32 %temp_inner_2_10, i32 %temp_inner_2_11, i32 %temp_inner_2_12, i32 %temp_inner_2_13, i32 %temp_inner_2_14, i32 %temp_inner_2_15, i32 %power_inner_2_0, i32 %power_inner_2_1, i32 %power_inner_2_2, i32 %power_inner_2_3, i32 %power_inner_2_4, i32 %power_inner_2_5, i32 %power_inner_2_6, i32 %power_inner_2_7, i32 %power_inner_2_8, i32 %power_inner_2_9, i32 %power_inner_2_10, i32 %power_inner_2_11, i32 %power_inner_2_12, i32 %power_inner_2_13, i32 %power_inner_2_14, i32 %power_inner_2_15, i3 %add_ln161

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln71 = br void %buffer_compute.exit7

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
buffer_compute.exit7:0 %add_ln162 = add i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="366" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit7:1 %call_ln162 = call void @buffer_store.1, i512 %temp1, i1 %store_flag_1, i4 %add_ln162, i64 %temp_read, i32 %result_inner_1_0, i32 %result_inner_1_1, i32 %result_inner_1_2, i32 %result_inner_1_3, i32 %result_inner_1_4, i32 %result_inner_1_5, i32 %result_inner_1_6, i32 %result_inner_1_7, i32 %result_inner_1_8, i32 %result_inner_1_9, i32 %result_inner_1_10, i32 %result_inner_1_11, i32 %result_inner_1_12, i32 %result_inner_1_13, i32 %result_inner_1_14, i32 %result_inner_1_15

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="367" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="1" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="64" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="64">
<![CDATA[
:0 %call_ln168 = call void @buffer_load.1, i512 %result1, i512 %power1, i1 %load_flag_1, i4 %k_1, i32 %temp_inner_2_0, i32 %temp_inner_2_1, i32 %temp_inner_2_2, i32 %temp_inner_2_3, i32 %temp_inner_2_4, i32 %temp_inner_2_5, i32 %temp_inner_2_6, i32 %temp_inner_2_7, i32 %temp_inner_2_8, i32 %temp_inner_2_9, i32 %temp_inner_2_10, i32 %temp_inner_2_11, i32 %temp_inner_2_12, i32 %temp_inner_2_13, i32 %temp_inner_2_14, i32 %temp_inner_2_15, i64 %result_read, i32 %power_inner_2_0, i32 %power_inner_2_1, i32 %power_inner_2_2, i32 %power_inner_2_3, i32 %power_inner_2_4, i32 %power_inner_2_5, i32 %power_inner_2_6, i32 %power_inner_2_7, i32 %power_inner_2_8, i32 %power_inner_2_9, i32 %power_inner_2_10, i32 %power_inner_2_11, i32 %power_inner_2_12, i32 %power_inner_2_13, i32 %power_inner_2_14, i32 %power_inner_2_15, i64 %power_read

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln169 = add i3 %trunc_ln154, i3

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %empty_109 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %empty_110 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %empty_111 = or i1 %empty_110, i1 %empty_109

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %empty_112 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %empty_113 = or i1 %empty_112, i1 %empty_111

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7 %empty_114 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %empty_115 = or i1 %empty_114, i1 %empty_113

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9 %empty_116 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_117 = or i1 %empty_116, i1 %empty_115

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11 %empty_118 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_119 = or i1 %empty_118, i1 %empty_117

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13 %empty_120 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %empty_121 = or i1 %empty_120, i1 %empty_119

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15 %empty_122 = icmp_eq  i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %empty_123 = or i1 %empty_122, i1 %empty_121

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln154 = br i1 %empty_123, void, void %buffer_compute.exit9

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_1_0, i32 %result_inner_1_1, i32 %result_inner_1_2, i32 %result_inner_1_3, i32 %result_inner_1_4, i32 %result_inner_1_5, i32 %result_inner_1_6, i32 %result_inner_1_7, i32 %result_inner_1_8, i32 %result_inner_1_9, i32 %result_inner_1_10, i32 %result_inner_1_11, i32 %result_inner_1_12, i32 %result_inner_1_13, i32 %result_inner_1_14, i32 %result_inner_1_15, i32 %temp_inner_1_0, i32 %temp_inner_1_1, i32 %temp_inner_1_2, i32 %temp_inner_1_3, i32 %temp_inner_1_4, i32 %temp_inner_1_5, i32 %temp_inner_1_6, i32 %temp_inner_1_7, i32 %temp_inner_1_8, i32 %temp_inner_1_9, i32 %temp_inner_1_10, i32 %temp_inner_1_11, i32 %temp_inner_1_12, i32 %temp_inner_1_13, i32 %temp_inner_1_14, i32 %temp_inner_1_15, i32 %power_inner_1_0, i32 %power_inner_1_1, i32 %power_inner_1_2, i32 %power_inner_1_3, i32 %power_inner_1_4, i32 %power_inner_1_5, i32 %power_inner_1_6, i32 %power_inner_1_7, i32 %power_inner_1_8, i32 %power_inner_1_9, i32 %power_inner_1_10, i32 %power_inner_1_11, i32 %power_inner_1_12, i32 %power_inner_1_13, i32 %power_inner_1_14, i32 %power_inner_1_15, i3 %add_ln169

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="386" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="3">
<![CDATA[
:0 %call_ln71 = call void @hotspot, i32 %result_inner_1_0, i32 %result_inner_1_1, i32 %result_inner_1_2, i32 %result_inner_1_3, i32 %result_inner_1_4, i32 %result_inner_1_5, i32 %result_inner_1_6, i32 %result_inner_1_7, i32 %result_inner_1_8, i32 %result_inner_1_9, i32 %result_inner_1_10, i32 %result_inner_1_11, i32 %result_inner_1_12, i32 %result_inner_1_13, i32 %result_inner_1_14, i32 %result_inner_1_15, i32 %temp_inner_1_0, i32 %temp_inner_1_1, i32 %temp_inner_1_2, i32 %temp_inner_1_3, i32 %temp_inner_1_4, i32 %temp_inner_1_5, i32 %temp_inner_1_6, i32 %temp_inner_1_7, i32 %temp_inner_1_8, i32 %temp_inner_1_9, i32 %temp_inner_1_10, i32 %temp_inner_1_11, i32 %temp_inner_1_12, i32 %temp_inner_1_13, i32 %temp_inner_1_14, i32 %temp_inner_1_15, i32 %power_inner_1_0, i32 %power_inner_1_1, i32 %power_inner_1_2, i32 %power_inner_1_3, i32 %power_inner_1_4, i32 %power_inner_1_5, i32 %power_inner_1_6, i32 %power_inner_1_7, i32 %power_inner_1_8, i32 %power_inner_1_9, i32 %power_inner_1_10, i32 %power_inner_1_11, i32 %power_inner_1_12, i32 %power_inner_1_13, i32 %power_inner_1_14, i32 %power_inner_1_15, i3 %add_ln169

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln71 = br void %buffer_compute.exit9

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
buffer_compute.exit9:0 %add_ln170 = add i4 %k_1, i4

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="389" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="4" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
buffer_compute.exit9:1 %call_ln170 = call void @buffer_store.1, i512 %temp1, i1 %store_flag_1, i4 %add_ln170, i64 %temp_read, i32 %result_inner_0_0, i32 %result_inner_0_1, i32 %result_inner_0_2, i32 %result_inner_0_3, i32 %result_inner_0_4, i32 %result_inner_0_5, i32 %result_inner_0_6, i32 %result_inner_0_7, i32 %result_inner_0_8, i32 %result_inner_0_9, i32 %result_inner_0_10, i32 %result_inner_0_11, i32 %result_inner_0_12, i32 %result_inner_0_13, i32 %result_inner_0_14, i32 %result_inner_0_15

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
