Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Dec  1 17:30:39 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcku040
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              45 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                   Enable Signal                  |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                  | design_1_i/uart_loopback_0/inst/u2/status[3]_i_1_n_0   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/uart_loopback_0/inst/u1/txd0          | design_1_i/clk_wiz_0/inst/locked                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                  |                                                        |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                  | design_1_i/uart_loopback_0/inst/u2/t_rdata[7]_i_1_n_0  |                0 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/uart_loopback_0/inst/u2/t_rdata_ready | design_1_i/clk_wiz_0/inst/locked                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                  | design_1_i/clk_wiz_0/inst/locked                       |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                  | design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0 |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                  | design_1_i/uart_loopback_0/inst/u1/counter[0]_i_1_n_0  |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/uart_loopback_0/inst/u2/p_12_in       | design_1_i/clk_wiz_0/inst/locked                       |                4 |             32 |
+-------------------------------------+--------------------------------------------------+--------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 5      |                     1 |
| 7      |                     1 |
| 8      |                     2 |
| 12     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


