{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412436853079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412436853081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  4 23:34:12 2014 " "Processing started: Sat Oct  4 23:34:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412436853081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412436853081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off helio_ghrd_top -c helio_ghrd_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off helio_ghrd_top -c helio_ghrd_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412436853081 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412436854631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/ip/altsource_probe/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436854941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436854941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/intr_capturer/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/intr_capturer/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "ip/intr_capturer/intr_capturer.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/ip/intr_capturer/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436854961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436854961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436854962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436854962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436854964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436854964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436854996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436854996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855082 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855101 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855103 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855234 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855238 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855240 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "soc_system/synthesis/submodules/credit_producer.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_006 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_006.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_005 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_006 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_006.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_005 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855377 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855377 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855377 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855377 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855377 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855377 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855405 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855405 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855405 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855405 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855405 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_011_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_011_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855453 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_011 " "Found entity 2: soc_system_mm_interconnect_0_router_011" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_010_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855472 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_010 " "Found entity 2: soc_system_mm_interconnect_0_router_010" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855475 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855479 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855482 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855484 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "soc_system/synthesis/submodules/arbiter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/arbiter.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/async_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/async_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_interface " "Found entity 1: axi_interface" {  } { { "soc_system/synthesis/submodules/defines.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855515 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_fifo " "Found entity 2: async_fifo" {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/axi_async_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/axi_async_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_async_bridge " "Found entity 1: axi_async_bridge" {  } { { "soc_system/synthesis/submodules/axi_async_bridge.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/axi_async_bridge.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/axi_interconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/axi_interconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_interconnect " "Found entity 1: axi_interconnect" {  } { { "soc_system/synthesis/submodules/axi_interconnect.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/axi_interconnect.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/axi_internal_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/axi_internal_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_internal_ram " "Found entity 1: axi_internal_ram" {  } { { "soc_system/synthesis/submodules/axi_internal_ram.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/axi_internal_ram.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/cache_lru.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/cache_lru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_lru " "Found entity 1: cache_lru" {  } { { "soc_system/synthesis/submodules/cache_lru.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/cache_lru.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/cache_valid_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/cache_valid_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_valid_array " "Found entity 1: cache_valid_array" {  } { { "soc_system/synthesis/submodules/cache_valid_array.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/cache_valid_array.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam " "Found entity 1: cam" {  } { { "soc_system/synthesis/submodules/cam.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/cam.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/control_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/control_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_registers " "Found entity 1: control_registers" {  } { { "soc_system/synthesis/submodules/control_registers.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/control_registers.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "soc_system/synthesis/submodules/core.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/core.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/debug_trace.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/debug_trace.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debug_trace " "Found entity 1: debug_trace" {  } { { "soc_system/synthesis/submodules/debug_trace.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/debug_trace.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "soc_system/synthesis/submodules/decode_stage.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/decode_stage.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file soc_system/synthesis/submodules/defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/endian_swapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/endian_swapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 endian_swapper " "Found entity 1: endian_swapper" {  } { { "soc_system/synthesis/submodules/endian_swapper.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/endian_swapper.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/execute_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/execute_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_stage " "Found entity 1: execute_stage" {  } { { "soc_system/synthesis/submodules/execute_stage.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/execute_stage.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fp_adder_stage1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fp_adder_stage1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_adder_stage1 " "Found entity 1: fp_adder_stage1" {  } { { "soc_system/synthesis/submodules/fp_adder_stage1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_adder_stage1.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fp_adder_stage2.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fp_adder_stage2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_adder_stage2 " "Found entity 1: fp_adder_stage2" {  } { { "soc_system/synthesis/submodules/fp_adder_stage2.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_adder_stage2.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fp_adder_stage3.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fp_adder_stage3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_adder_stage3 " "Found entity 1: fp_adder_stage3" {  } { { "soc_system/synthesis/submodules/fp_adder_stage3.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_adder_stage3.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fp_multiplier_stage1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fp_multiplier_stage1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_multiplier_stage1 " "Found entity 1: fp_multiplier_stage1" {  } { { "soc_system/synthesis/submodules/fp_multiplier_stage1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_multiplier_stage1.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fp_normalize.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fp_normalize.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_normalize " "Found entity 1: fp_normalize" {  } { { "soc_system/synthesis/submodules/fp_normalize.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_normalize.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fp_reciprocal_estimate.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fp_reciprocal_estimate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_reciprocal_estimate " "Found entity 1: fp_reciprocal_estimate" {  } { { "soc_system/synthesis/submodules/fp_reciprocal_estimate.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_reciprocal_estimate.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 fpga_top.sv(120) " "Verilog HDL Expression warning at fpga_top.sv(120): truncated literal to match 32 bits" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 120 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1412436855586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/gpgpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/gpgpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpgpu " "Found entity 1: gpgpu" {  } { { "soc_system/synthesis/submodules/gpgpu.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/gpgpu.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/instruction_fetch_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/instruction_fetch_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch_stage " "Found entity 1: instruction_fetch_stage" {  } { { "soc_system/synthesis/submodules/instruction_fetch_stage.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_fetch_stage.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/instruction_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/instruction_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_pipeline " "Found entity 1: instruction_pipeline" {  } { { "soc_system/synthesis/submodules/instruction_pipeline.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_pipeline.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/integer_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/integer_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integer_multiplier " "Found entity 1: integer_multiplier" {  } { { "soc_system/synthesis/submodules/integer_multiplier.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/integer_multiplier.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/jtag.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/jtag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag " "Found entity 1: jtag" {  } { { "soc_system/synthesis/submodules/jtag.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/jtag.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/jtagloader.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/jtagloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtagloader " "Found entity 1: jtagloader" {  } { { "soc_system/synthesis/submodules/jtagloader.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/jtagloader.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855601 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync " "Found entity 2: sync" {  } { { "soc_system/synthesis/submodules/jtagloader.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/jtagloader.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l1_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l1_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_cache " "Found entity 1: l1_cache" {  } { { "soc_system/synthesis/submodules/l1_cache.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l1_cache_tag.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l1_cache_tag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_cache_tag " "Found entity 1: l1_cache_tag" {  } { { "soc_system/synthesis/submodules/l1_cache_tag.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache_tag.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l1_load_miss_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l1_load_miss_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_load_miss_queue " "Found entity 1: l1_load_miss_queue" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l2_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l2_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache " "Found entity 1: l2_cache" {  } { { "soc_system/synthesis/submodules/l2_cache.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l2_cache_arb.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l2_cache_arb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_arb " "Found entity 1: l2_cache_arb" {  } { { "soc_system/synthesis/submodules/l2_cache_arb.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_arb.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l2_cache_bus_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l2_cache_bus_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_bus_interface " "Found entity 1: l2_cache_bus_interface" {  } { { "soc_system/synthesis/submodules/l2_cache_bus_interface.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_bus_interface.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l2_cache_dir.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l2_cache_dir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_dir " "Found entity 1: l2_cache_dir" {  } { { "soc_system/synthesis/submodules/l2_cache_dir.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_dir.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l2_cache_pending_miss.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l2_cache_pending_miss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_pending_miss " "Found entity 1: l2_cache_pending_miss" {  } { { "soc_system/synthesis/submodules/l2_cache_pending_miss.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_pending_miss.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l2_cache_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l2_cache_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_read " "Found entity 1: l2_cache_read" {  } { { "soc_system/synthesis/submodules/l2_cache_read.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_read.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l2_cache_response.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l2_cache_response.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_response " "Found entity 1: l2_cache_response" {  } { { "soc_system/synthesis/submodules/l2_cache_response.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_response.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l2_cache_tag.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l2_cache_tag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_tag " "Found entity 1: l2_cache_tag" {  } { { "soc_system/synthesis/submodules/l2_cache_tag.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_tag.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l2_cache_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l2_cache_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_write " "Found entity 1: l2_cache_write" {  } { { "soc_system/synthesis/submodules/l2_cache_write.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_write.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/l2req_arbiter_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/l2req_arbiter_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2req_arbiter_mux " "Found entity 1: l2req_arbiter_mux" {  } { { "soc_system/synthesis/submodules/l2req_arbiter_mux.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2req_arbiter_mux.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/mask_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/mask_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mask_unit " "Found entity 1: mask_unit" {  } { { "soc_system/synthesis/submodules/mask_unit.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/mask_unit.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/memory_access_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/memory_access_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access_stage " "Found entity 1: memory_access_stage" {  } { { "soc_system/synthesis/submodules/memory_access_stage.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/memory_access_stage.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/multi_stage_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/multi_stage_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multi_stage_alu " "Found entity 1: multi_stage_alu" {  } { { "soc_system/synthesis/submodules/multi_stage_alu.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/multi_stage_alu.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "soc_system/synthesis/submodules/multiplexer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/multiplexer.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/one_hot_to_index.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/one_hot_to_index.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_to_index " "Found entity 1: one_hot_to_index" {  } { { "soc_system/synthesis/submodules/one_hot_to_index.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/one_hot_to_index.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/performance_counters.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/performance_counters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 performance_counters " "Found entity 1: performance_counters" {  } { { "soc_system/synthesis/submodules/performance_counters.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/performance_counters.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/reciprocal_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/reciprocal_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal_rom " "Found entity 1: reciprocal_rom" {  } { { "soc_system/synthesis/submodules/reciprocal_rom.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/reciprocal_rom.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/rollback_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/rollback_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rollback_controller " "Found entity 1: rollback_controller" {  } { { "soc_system/synthesis/submodules/rollback_controller.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/rollback_controller.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855656 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "scalar_register_file.sv(49) " "Verilog HDL warning at scalar_register_file.sv(49): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/scalar_register_file.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/scalar_register_file.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1412436855658 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "scalar_register_file.sv(54) " "Verilog HDL warning at scalar_register_file.sv(54): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/scalar_register_file.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/scalar_register_file.sv" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1412436855658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/scalar_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/scalar_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalar_register_file " "Found entity 1: scalar_register_file" {  } { { "soc_system/synthesis/submodules/scalar_register_file.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/scalar_register_file.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sdram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "soc_system/synthesis/submodules/sdram_controller.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sdram_controller.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/single_stage_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/single_stage_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_stage_alu " "Found entity 1: single_stage_alu" {  } { { "soc_system/synthesis/submodules/single_stage_alu.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/single_stage_alu.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sram_1r1w.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sram_1r1w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_1r1w " "Found entity 1: sram_1r1w" {  } { { "soc_system/synthesis/submodules/sram_1r1w.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sram_1r1w.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/store_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/store_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 store_buffer " "Found entity 1: store_buffer" {  } { { "soc_system/synthesis/submodules/store_buffer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/store_buffer.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/strand_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/strand_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 strand_fsm " "Found entity 1: strand_fsm" {  } { { "soc_system/synthesis/submodules/strand_fsm.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/strand_fsm.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/strand_select_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/strand_select_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 strand_select_stage " "Found entity 1: strand_select_stage" {  } { { "soc_system/synthesis/submodules/strand_select_stage.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/strand_select_stage.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sync_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sync_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "soc_system/synthesis/submodules/synchronizer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/synchronizer.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "soc_system/synthesis/submodules/uart.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/uart.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/uart_receive.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/uart_receive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "soc_system/synthesis/submodules/uart_receive.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/uart_receive.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/uart_transmit.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/uart_transmit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmit " "Found entity 1: uart_transmit" {  } { { "soc_system/synthesis/submodules/uart_transmit.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/uart_transmit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vector_bypass_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/vector_bypass_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_bypass_unit " "Found entity 1: vector_bypass_unit" {  } { { "soc_system/synthesis/submodules/vector_bypass_unit.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/vector_bypass_unit.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vector_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/vector_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_register_file " "Found entity 1: vector_register_file" {  } { { "soc_system/synthesis/submodules/vector_register_file.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/vector_register_file.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "soc_system/synthesis/submodules/vga_controller.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/vga_controller.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HVISIBLE_END hvisible_end vga_timing_generator.sv(51) " "Verilog HDL Declaration information at vga_timing_generator.sv(51): object \"HVISIBLE_END\" differs only in case from object \"hvisible_end\" in the same scope" {  } { { "soc_system/synthesis/submodules/vga_timing_generator.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/vga_timing_generator.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VVISIBLE_END vvisible_end vga_timing_generator.sv(55) " "Verilog HDL Declaration information at vga_timing_generator.sv(55): object \"VVISIBLE_END\" differs only in case from object \"vvisible_end\" in the same scope" {  } { { "soc_system/synthesis/submodules/vga_timing_generator.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/vga_timing_generator.sv" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412436855706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vga_timing_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/vga_timing_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timing_generator " "Found entity 1: vga_timing_generator" {  } { { "soc_system/synthesis/submodules/vga_timing_generator.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/vga_timing_generator.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/writeback_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/writeback_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_stage " "Found entity 1: writeback_stage" {  } { { "soc_system/synthesis/submodules/writeback_stage.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/writeback_stage.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855788 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855788 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855788 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855788 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_only_master " "Found entity 1: soc_system_hps_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_only_master_p2b_adapter " "Found entity 1: soc_system_hps_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master_p2b_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_only_master_b2p_adapter " "Found entity 1: soc_system_hps_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855815 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855815 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855815 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855815 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855815 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855815 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_only_master_timing_adt " "Found entity 1: soc_system_hps_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855828 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855828 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "soc_system/synthesis/submodules/altera_pli_streaming.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_pli_streaming.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436855952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436855952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helio_ghrd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file helio_ghrd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 helio_ghrd_top " "Found entity 1: helio_ghrd_top" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436856168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436856168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436856169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436856169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "defines.sv(100) " "Verilog HDL or VHDL warning at defines.sv(100): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/defines.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 100 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1412436856170 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "defines.sv(120) " "Verilog HDL or VHDL warning at defines.sv(120): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/defines.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1412436856170 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "gpgpu.sv(112) " "Verilog HDL or VHDL warning at gpgpu.sv(112): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/gpgpu.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/gpgpu.sv" 112 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1412436856278 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "l2_cache.sv(75) " "Verilog HDL or VHDL warning at l2_cache.sv(75): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/l2_cache.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache.sv" 75 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1412436856279 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "l2_cache_tag.sv(61) " "Verilog HDL or VHDL warning at l2_cache_tag.sv(61): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/l2_cache_tag.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_tag.sv" 61 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1412436856280 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "l2_cache_dir.sv(67) " "Verilog HDL or VHDL warning at l2_cache_dir.sv(67): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/l2_cache_dir.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_dir.sv" 67 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1412436856281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "helio_ghrd_top " "Elaborating entity \"helio_ghrd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1412436856962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:soc_inst " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:soc_inst\"" {  } { { "helio_ghrd_top.v" "soc_inst" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:soc_inst\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:soc_inst\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:soc_inst\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857131 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436857151 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436857151 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857155 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1412436857175 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857179 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1412436857189 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436857189 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1412436857189 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436857189 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857192 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436857194 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436857194 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857197 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436857202 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436857202 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436857202 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436857202 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436857770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857770 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412436857770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436857853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436857853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/ajblane/altera/14.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436857994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436858030 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436858030 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436858031 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436858031 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436858031 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436858031 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_only_master soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master " "Elaborating entity \"soc_system_hps_only_master\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_only_master" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436858094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858094 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412436858094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436858113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858113 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412436858113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "node" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_streaming.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436858134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858135 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412436858135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/ajblane/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858139 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/ajblane/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_streaming.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_streaming.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_only_master_timing_adt soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_hps_only_master_timing_adt\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "timing_adt" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_hps_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_hps_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436858190 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_only_master:hps_only_master|soc_system_hps_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "b2p" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "p2b" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "transacto" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_only_master_b2p_adapter soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_hps_only_master_b2p_adapter\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "b2p_adapter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858232 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_hps_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_hps_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436858234 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_only_master:hps_only_master|soc_system_hps_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_hps_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_hps_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436858234 "|helio_ghrd_top|soc_system:soc_inst|soc_system_hps_only_master:hps_only_master|soc_system_hps_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_only_master_p2b_adapter soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_hps_only_master_p2b_adapter\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "p2b_adapter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "rst_controller" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436858725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858726 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412436858726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436858821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436858821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/ajblane/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436858857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436858857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436858869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436858869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436858954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436858954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436858957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436859036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436859036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436859116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436859116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436859190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436859190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436859352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:soc_inst\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859352 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412436859352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:soc_inst\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:soc_inst\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "button_pio" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dipsw_pio soc_system:soc_inst\|soc_system_dipsw_pio:dipsw_pio " "Elaborating entity \"soc_system_dipsw_pio\" for hierarchy \"soc_system:soc_inst\|soc_system_dipsw_pio:dipsw_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "dipsw_pio" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:soc_inst\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:soc_inst\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:soc_inst\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:soc_inst\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip_memory2_0" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_inst\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_inst\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_inst\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_inst\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_inst\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_inst\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859468 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412436859468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkj1 " "Found entity 1: altsyncram_vkj1" {  } { { "db/altsyncram_vkj1.tdf" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/altsyncram_vkj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436859555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436859555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkj1 soc_system:soc_inst\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vkj1:auto_generated " "Elaborating entity \"altsyncram_vkj1\" for hierarchy \"soc_system:soc_inst\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vkj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ajblane/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer soc_system:soc_inst\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"soc_system:soc_inst\|intr_capturer:intr_capturer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "intr_capturer_0" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_top soc_system:soc_inst\|fpga_top:gpgpu_component_0 " "Elaborating entity \"fpga_top\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\"" {  } { { "soc_system/synthesis/soc_system.v" "gpgpu_component_0" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859602 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "fpga_top.sv(121) " "Verilog HDL error at fpga_top.sv(121): constant value overflow" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 121 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1412436859615 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 fpga_top.sv(343) " "Verilog HDL assignment warning at fpga_top.sv(343): truncated value with size 8 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859624 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 fpga_top.sv(353) " "Verilog HDL assignment warning at fpga_top.sv(353): truncated value with size 8 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859625 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "io_read_data 0 fpga_top.sv(149) " "Net \"io_read_data\" at fpga_top.sv(149) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 149 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_awid fpga_top.sv(41) " "Output port \"axm_awid\" at fpga_top.sv(41) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_awsize fpga_top.sv(44) " "Output port \"axm_awsize\" at fpga_top.sv(44) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_awburst fpga_top.sv(45) " "Output port \"axm_awburst\" at fpga_top.sv(45) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_awlock fpga_top.sv(46) " "Output port \"axm_awlock\" at fpga_top.sv(46) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_awcache fpga_top.sv(47) " "Output port \"axm_awcache\" at fpga_top.sv(47) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_awprot fpga_top.sv(48) " "Output port \"axm_awprot\" at fpga_top.sv(48) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_wid fpga_top.sv(53) " "Output port \"axm_wid\" at fpga_top.sv(53) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_wstrb fpga_top.sv(55) " "Output port \"axm_wstrb\" at fpga_top.sv(55) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_arid fpga_top.sv(67) " "Output port \"axm_arid\" at fpga_top.sv(67) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_arsize fpga_top.sv(70) " "Output port \"axm_arsize\" at fpga_top.sv(70) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_arburst fpga_top.sv(71) " "Output port \"axm_arburst\" at fpga_top.sv(71) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859627 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_arlock fpga_top.sv(72) " "Output port \"axm_arlock\" at fpga_top.sv(72) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859628 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_arcache fpga_top.sv(73) " "Output port \"axm_arcache\" at fpga_top.sv(73) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859628 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axm_arprot fpga_top.sv(74) " "Output port \"axm_arprot\" at fpga_top.sv(74) has no driver" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412436859628 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_interface soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_core " "Elaborating entity \"axi_interface\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_core\"" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "axi_bus_core" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer soc_system:soc_inst\|fpga_top:gpgpu_component_0\|synchronizer:core_reset_synchronizer " "Elaborating entity \"synchronizer\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|synchronizer:core_reset_synchronizer\"" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "core_reset_synchronizer" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(41) " "Verilog HDL assignment warning at synchronizer.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/synchronizer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/synchronizer.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859735 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|synchronizer:core_reset_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(42) " "Verilog HDL assignment warning at synchronizer.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/synchronizer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/synchronizer.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859735 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|synchronizer:core_reset_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(43) " "Verilog HDL assignment warning at synchronizer.sv(43): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/synchronizer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/synchronizer.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859735 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|synchronizer:core_reset_synchronizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpgpu soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu " "Elaborating entity \"gpgpu\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\"" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "gpgpu" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0 " "Elaborating entity \"core\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\"" {  } { { "soc_system/synthesis/submodules/gpgpu.sv" "core0" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/gpgpu.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_cache soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache " "Elaborating entity \"l1_cache\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\"" {  } { { "soc_system/synthesis/submodules/core.sv" "icache" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/core.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_cache.sv(176) " "Verilog HDL assignment warning at l1_cache.sv(176): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l1_cache.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859816 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:icache"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_cache.sv(177) " "Verilog HDL assignment warning at l1_cache.sv(177): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l1_cache.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859816 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:icache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_cache_tag soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_cache_tag:tag_mem " "Elaborating entity \"l1_cache_tag\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_cache_tag:tag_mem\"" {  } { { "soc_system/synthesis/submodules/l1_cache.sv" "tag_mem" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_valid_array soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_cache_tag:tag_mem\|cache_valid_array:valid_mem\[0\] " "Elaborating entity \"cache_valid_array\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_cache_tag:tag_mem\|cache_valid_array:valid_mem\[0\]\"" {  } { { "soc_system/synthesis/submodules/l1_cache_tag.sv" "valid_mem\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache_tag.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_cache_tag:tag_mem\|sram_1r1w:tag_mem\[0\] " "Elaborating entity \"sram_1r1w\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_cache_tag:tag_mem\|sram_1r1w:tag_mem\[0\]\"" {  } { { "soc_system/synthesis/submodules/l1_cache_tag.sv" "tag_mem\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache_tag.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hot_to_index soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_cache_tag:tag_mem\|one_hot_to_index:cvt_hit_way " "Elaborating entity \"one_hot_to_index\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_cache_tag:tag_mem\|one_hot_to_index:cvt_hit_way\"" {  } { { "soc_system/synthesis/submodules/l1_cache_tag.sv" "cvt_hit_way" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache_tag.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|sram_1r1w:makeway\[0\].way_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|sram_1r1w:makeway\[0\].way_data\"" {  } { { "soc_system/synthesis/submodules/l1_cache.sv" "makeway\[0\].way_data" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_lru soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|cache_lru:lru " "Elaborating entity \"cache_lru\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|cache_lru:lru\"" {  } { { "soc_system/synthesis/submodules/l1_cache.sv" "lru" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|cache_lru:lru\|sram_1r1w:lru_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|cache_lru:lru\|sram_1r1w:lru_data\"" {  } { { "soc_system/synthesis/submodules/cache_lru.sv" "lru_data" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/cache_lru.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_load_miss_queue soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_load_miss_queue:load_miss_queue " "Elaborating entity \"l1_load_miss_queue\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_load_miss_queue:load_miss_queue\"" {  } { { "soc_system/synthesis/submodules/l1_cache.sv" "load_miss_queue" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 l1_load_miss_queue.sv(33) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(33): truncated value with size 4 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859909 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:icache|l1_load_miss_queue:load_miss_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 l1_load_miss_queue.sv(68) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(68): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859909 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:icache|l1_load_miss_queue:load_miss_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_load_miss_queue.sv(103) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859909 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:icache|l1_load_miss_queue:load_miss_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_load_miss_queue.sv(131) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(131): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859909 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:icache|l1_load_miss_queue:load_miss_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_load_miss_queue.sv(168) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(168): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859909 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:icache|l1_load_miss_queue:load_miss_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_load_miss_queue:load_miss_queue\|arbiter:next_issue " "Elaborating entity \"arbiter\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:icache\|l1_load_miss_queue:load_miss_queue\|arbiter:next_issue\"" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "next_issue" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|multiplexer:instruction_select_mux " "Elaborating entity \"multiplexer\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|multiplexer:instruction_select_mux\"" {  } { { "soc_system/synthesis/submodules/core.sv" "instruction_select_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/core.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_cache soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:dcache " "Elaborating entity \"l1_cache\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:dcache\"" {  } { { "soc_system/synthesis/submodules/core.sv" "dcache" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/core.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436859934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_cache.sv(176) " "Verilog HDL assignment warning at l1_cache.sv(176): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l1_cache.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859961 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:dcache"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_cache.sv(177) " "Verilog HDL assignment warning at l1_cache.sv(177): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l1_cache.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436859961 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:dcache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_load_miss_queue soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:dcache\|l1_load_miss_queue:load_miss_queue " "Elaborating entity \"l1_load_miss_queue\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l1_cache:dcache\|l1_load_miss_queue:load_miss_queue\"" {  } { { "soc_system/synthesis/submodules/l1_cache.sv" "load_miss_queue" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_cache.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 l1_load_miss_queue.sv(33) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(33): truncated value with size 4 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860034 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:dcache|l1_load_miss_queue:load_miss_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 l1_load_miss_queue.sv(68) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(68): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860034 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:dcache|l1_load_miss_queue:load_miss_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_load_miss_queue.sv(103) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860034 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:dcache|l1_load_miss_queue:load_miss_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_load_miss_queue.sv(131) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(131): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860034 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:dcache|l1_load_miss_queue:load_miss_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_load_miss_queue.sv(168) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(168): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l1_load_miss_queue.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l1_load_miss_queue.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860034 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|l1_cache:dcache|l1_load_miss_queue:load_miss_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store_buffer soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|store_buffer:store_buffer " "Elaborating entity \"store_buffer\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|store_buffer:store_buffer\"" {  } { { "soc_system/synthesis/submodules/core.sv" "store_buffer" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/core.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 store_buffer.sv(42) " "Verilog HDL assignment warning at store_buffer.sv(42): truncated value with size 4 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/store_buffer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/store_buffer.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860083 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|store_buffer:store_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 store_buffer.sv(101) " "Verilog HDL assignment warning at store_buffer.sv(101): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/store_buffer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/store_buffer.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860083 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|store_buffer:store_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mask_unit soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|mask_unit:store_buffer_raw_mux\[0\] " "Elaborating entity \"mask_unit\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|mask_unit:store_buffer_raw_mux\[0\]\"" {  } { { "soc_system/synthesis/submodules/core.sv" "store_buffer_raw_mux\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/core.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_pipeline soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline " "Elaborating entity \"instruction_pipeline\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\"" {  } { { "soc_system/synthesis/submodules/core.sv" "pipeline" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/core.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch_stage soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|instruction_fetch_stage:instruction_fetch_stage " "Elaborating entity \"instruction_fetch_stage\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|instruction_fetch_stage:instruction_fetch_stage\"" {  } { { "soc_system/synthesis/submodules/instruction_pipeline.sv" "instruction_fetch_stage" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_pipeline.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860248 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instruction_fetch_stage.sv(203) " "Verilog HDL warning at instruction_fetch_stage.sv(203): ignoring unsupported system task" {  } { { "soc_system/synthesis/submodules/instruction_fetch_stage.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_fetch_stage.sv" 203 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1412436860253 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|instruction_fetch_stage:instruction_fetch_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|instruction_fetch_stage:instruction_fetch_stage\|sync_fifo:strand\[0\].instruction_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|instruction_fetch_stage:instruction_fetch_stage\|sync_fifo:strand\[0\].instruction_fifo\"" {  } { { "soc_system/synthesis/submodules/instruction_fetch_stage.sv" "strand\[0\].instruction_fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_fetch_stage.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sync_fifo.sv(93) " "Verilog HDL assignment warning at sync_fifo.sv(93): truncated value with size 32 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860281 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|instruction_fetch_stage:instruction_fetch_stage|sync_fifo:strand[0].instruction_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sync_fifo.sv(101) " "Verilog HDL assignment warning at sync_fifo.sv(101): truncated value with size 32 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860281 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|instruction_fetch_stage:instruction_fetch_stage|sync_fifo:strand[0].instruction_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(106) " "Verilog HDL assignment warning at sync_fifo.sv(106): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860281 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|instruction_fetch_stage:instruction_fetch_stage|sync_fifo:strand[0].instruction_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(115) " "Verilog HDL assignment warning at sync_fifo.sv(115): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860281 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|instruction_fetch_stage:instruction_fetch_stage|sync_fifo:strand[0].instruction_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|instruction_fetch_stage:instruction_fetch_stage\|sync_fifo:strand\[0\].instruction_fifo\|sram_1r1w:fifo_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|instruction_fetch_stage:instruction_fetch_stage\|sync_fifo:strand\[0\].instruction_fifo\|sram_1r1w:fifo_data\"" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "fifo_data" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strand_select_stage soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|strand_select_stage:strand_select_stage " "Elaborating entity \"strand_select_stage\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|strand_select_stage:strand_select_stage\"" {  } { { "soc_system/synthesis/submodules/instruction_pipeline.sv" "strand_select_stage" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_pipeline.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strand_fsm soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|strand_select_stage:strand_select_stage\|strand_fsm:strand_fsm\[0\] " "Elaborating entity \"strand_fsm\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|strand_select_stage:strand_select_stage\|strand_fsm:strand_fsm\[0\]\"" {  } { { "soc_system/synthesis/submodules/strand_select_stage.sv" "strand_fsm\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/strand_select_stage.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_masked strand_fsm.sv(97) " "Verilog HDL or VHDL warning at strand_fsm.sv(97): object \"is_masked\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/strand_fsm.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/strand_fsm.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436860330 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|strand_select_stage:strand_select_stage|strand_fsm:strand_fsm[0]"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 strand_fsm.sv(117) " "Verilog HDL assignment warning at strand_fsm.sv(117): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/strand_fsm.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/strand_fsm.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860330 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|strand_select_stage:strand_select_stage|strand_fsm:strand_fsm[0]"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 strand_fsm.sv(134) " "Verilog HDL assignment warning at strand_fsm.sv(134): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/strand_fsm.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/strand_fsm.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860330 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|strand_select_stage:strand_select_stage|strand_fsm:strand_fsm[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|strand_select_stage:strand_select_stage\|multiplexer:pc_mux " "Elaborating entity \"multiplexer\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|strand_select_stage:strand_select_stage\|multiplexer:pc_mux\"" {  } { { "soc_system/synthesis/submodules/strand_select_stage.sv" "pc_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/strand_select_stage.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|strand_select_stage:strand_select_stage\|multiplexer:branch_predicted_mux " "Elaborating entity \"multiplexer\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|strand_select_stage:strand_select_stage\|multiplexer:branch_predicted_mux\"" {  } { { "soc_system/synthesis/submodules/strand_select_stage.sv" "branch_predicted_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/strand_select_stage.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|strand_select_stage:strand_select_stage\|multiplexer:reg_lane_select_mux " "Elaborating entity \"multiplexer\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|strand_select_stage:strand_select_stage\|multiplexer:reg_lane_select_mux\"" {  } { { "soc_system/synthesis/submodules/strand_select_stage.sv" "reg_lane_select_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/strand_select_stage.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|decode_stage:decode_stage " "Elaborating entity \"decode_stage\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|decode_stage:decode_stage\"" {  } { { "soc_system/synthesis/submodules/instruction_pipeline.sv" "decode_stage" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_pipeline.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scalar_register_file soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|scalar_register_file:scalar_register_file " "Elaborating entity \"scalar_register_file\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|scalar_register_file:scalar_register_file\"" {  } { { "soc_system/synthesis/submodules/instruction_pipeline.sv" "scalar_register_file" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_pipeline.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_register_file soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|vector_register_file:vector_register_file " "Elaborating entity \"vector_register_file\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|vector_register_file:vector_register_file\"" {  } { { "soc_system/synthesis/submodules/instruction_pipeline.sv" "vector_register_file" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_pipeline.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage " "Elaborating entity \"execute_stage\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\"" {  } { { "soc_system/synthesis/submodules/instruction_pipeline.sv" "execute_stage" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_pipeline.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_bypass_unit soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|vector_bypass_unit:vbu1 " "Elaborating entity \"vector_bypass_unit\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|vector_bypass_unit:vbu1\"" {  } { { "soc_system/synthesis/submodules/execute_stage.sv" "vbu1" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/execute_stage.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_stage_alu soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|single_stage_alu:salu\[0\] " "Elaborating entity \"single_stage_alu\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|single_stage_alu:salu\[0\]\"" {  } { { "soc_system/synthesis/submodules/execute_stage.sv" "salu\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/execute_stage.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ignore single_stage_alu.sv(37) " "Verilog HDL or VHDL warning at single_stage_alu.sv(37): object \"_ignore\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/single_stage_alu.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/single_stage_alu.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436860518 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|single_stage_alu:salu[0]"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 single_stage_alu.sv(79) " "Verilog HDL assignment warning at single_stage_alu.sv(79): truncated value with size 32 to match size of target (5)" {  } { { "soc_system/synthesis/submodules/single_stage_alu.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/single_stage_alu.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860518 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|single_stage_alu:salu[0]"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 single_stage_alu.sv(84) " "Verilog HDL assignment warning at single_stage_alu.sv(84): truncated value with size 64 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/single_stage_alu.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/single_stage_alu.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860518 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|single_stage_alu:salu[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_reciprocal_estimate soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|single_stage_alu:salu\[0\]\|fp_reciprocal_estimate:fp_reciprocal_estimate " "Elaborating entity \"fp_reciprocal_estimate\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|single_stage_alu:salu\[0\]\|fp_reciprocal_estimate:fp_reciprocal_estimate\"" {  } { { "soc_system/synthesis/submodules/single_stage_alu.sv" "fp_reciprocal_estimate" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/single_stage_alu.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciprocal_rom soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|single_stage_alu:salu\[0\]\|fp_reciprocal_estimate:fp_reciprocal_estimate\|reciprocal_rom:rom " "Elaborating entity \"reciprocal_rom\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|single_stage_alu:salu\[0\]\|fp_reciprocal_estimate:fp_reciprocal_estimate\|reciprocal_rom:rom\"" {  } { { "soc_system/synthesis/submodules/fp_reciprocal_estimate.sv" "rom" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_reciprocal_estimate.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_stage_alu soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\] " "Elaborating entity \"multi_stage_alu\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\"" {  } { { "soc_system/synthesis/submodules/execute_stage.sv" "malu\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/execute_stage.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 48 multi_stage_alu.sv(183) " "Verilog HDL assignment warning at multi_stage_alu.sv(183): truncated value with size 49 to match size of target (48)" {  } { { "soc_system/synthesis/submodules/multi_stage_alu.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/multi_stage_alu.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860691 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|multi_stage_alu:malu[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_adder_stage1 soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|fp_adder_stage1:fp_adder_stage1 " "Elaborating entity \"fp_adder_stage1\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|fp_adder_stage1:fp_adder_stage1\"" {  } { { "soc_system/synthesis/submodules/multi_stage_alu.sv" "fp_adder_stage1" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/multi_stage_alu.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fp_adder_stage1.sv(62) " "Verilog HDL assignment warning at fp_adder_stage1.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "soc_system/synthesis/submodules/fp_adder_stage1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_adder_stage1.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860697 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|multi_stage_alu:malu[0]|fp_adder_stage1:fp_adder_stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fp_adder_stage1.sv(65) " "Verilog HDL assignment warning at fp_adder_stage1.sv(65): truncated value with size 32 to match size of target (6)" {  } { { "soc_system/synthesis/submodules/fp_adder_stage1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_adder_stage1.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860697 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|multi_stage_alu:malu[0]|fp_adder_stage1:fp_adder_stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fp_adder_stage1.sv(79) " "Verilog HDL assignment warning at fp_adder_stage1.sv(79): truncated value with size 32 to match size of target (26)" {  } { { "soc_system/synthesis/submodules/fp_adder_stage1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_adder_stage1.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860697 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|multi_stage_alu:malu[0]|fp_adder_stage1:fp_adder_stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fp_adder_stage1.sv(84) " "Verilog HDL assignment warning at fp_adder_stage1.sv(84): truncated value with size 32 to match size of target (26)" {  } { { "soc_system/synthesis/submodules/fp_adder_stage1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_adder_stage1.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860697 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|multi_stage_alu:malu[0]|fp_adder_stage1:fp_adder_stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_adder_stage2 soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|fp_adder_stage2:add2 " "Elaborating entity \"fp_adder_stage2\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|fp_adder_stage2:add2\"" {  } { { "soc_system/synthesis/submodules/multi_stage_alu.sv" "add2" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/multi_stage_alu.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 26 fp_adder_stage2.sv(55) " "Verilog HDL assignment warning at fp_adder_stage2.sv(55): truncated value with size 52 to match size of target (26)" {  } { { "soc_system/synthesis/submodules/fp_adder_stage2.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_adder_stage2.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860702 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|multi_stage_alu:malu[0]|fp_adder_stage2:add2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_adder_stage3 soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|fp_adder_stage3:add3 " "Elaborating entity \"fp_adder_stage3\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|fp_adder_stage3:add3\"" {  } { { "soc_system/synthesis/submodules/multi_stage_alu.sv" "add3" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/multi_stage_alu.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fp_adder_stage3.sv(50) " "Verilog HDL assignment warning at fp_adder_stage3.sv(50): truncated value with size 32 to match size of target (26)" {  } { { "soc_system/synthesis/submodules/fp_adder_stage3.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_adder_stage3.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860707 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|multi_stage_alu:malu[0]|fp_adder_stage3:add3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_multiplier_stage1 soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|fp_multiplier_stage1:mul1 " "Elaborating entity \"fp_multiplier_stage1\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|fp_multiplier_stage1:mul1\"" {  } { { "soc_system/synthesis/submodules/multi_stage_alu.sv" "mul1" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/multi_stage_alu.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_multiplier_stage1.sv(73) " "Verilog HDL assignment warning at fp_multiplier_stage1.sv(73): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/fp_multiplier_stage1.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_multiplier_stage1.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860714 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|multi_stage_alu:malu[0]|fp_multiplier_stage1:mul1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integer_multiplier soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|integer_multiplier:imul " "Elaborating entity \"integer_multiplier\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|integer_multiplier:imul\"" {  } { { "soc_system/synthesis/submodules/multi_stage_alu.sv" "imul" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/multi_stage_alu.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_normalize soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|fp_normalize:norm " "Elaborating entity \"fp_normalize\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|execute_stage:execute_stage\|multi_stage_alu:malu\[0\]\|fp_normalize:norm\"" {  } { { "soc_system/synthesis/submodules/multi_stage_alu.sv" "norm" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/multi_stage_alu.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436860723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_normalize.sv(54) " "Verilog HDL assignment warning at fp_normalize.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/fp_normalize.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_normalize.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860725 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|multi_stage_alu:malu[0]|fp_normalize:norm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_normalize.sv(55) " "Verilog HDL assignment warning at fp_normalize.sv(55): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/fp_normalize.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_normalize.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860725 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|multi_stage_alu:malu[0]|fp_normalize:norm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fp_normalize.sv(58) " "Verilog HDL assignment warning at fp_normalize.sv(58): truncated value with size 32 to match size of target (6)" {  } { { "soc_system/synthesis/submodules/fp_normalize.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fp_normalize.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436860725 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|execute_stage:execute_stage|multi_stage_alu:malu[0]|fp_normalize:norm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access_stage soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|memory_access_stage:memory_access_stage " "Elaborating entity \"memory_access_stage\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|memory_access_stage:memory_access_stage\"" {  } { { "soc_system/synthesis/submodules/instruction_pipeline.sv" "memory_access_stage" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_pipeline.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory_access_stage.sv(155) " "Verilog HDL assignment warning at memory_access_stage.sv(155): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/memory_access_stage.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/memory_access_stage.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861126 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|memory_access_stage:memory_access_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory_access_stage.sv(161) " "Verilog HDL assignment warning at memory_access_stage.sv(161): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/memory_access_stage.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/memory_access_stage.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861126 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|memory_access_stage:memory_access_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endian_swapper soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|memory_access_stage:memory_access_stage\|endian_swapper:dcache_endian_swapper\[0\] " "Elaborating entity \"endian_swapper\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|memory_access_stage:memory_access_stage\|endian_swapper:dcache_endian_swapper\[0\]\"" {  } { { "soc_system/synthesis/submodules/memory_access_stage.sv" "dcache_endian_swapper\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/memory_access_stage.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|memory_access_stage:memory_access_stage\|multiplexer:stval_mux " "Elaborating entity \"multiplexer\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|memory_access_stage:memory_access_stage\|multiplexer:stval_mux\"" {  } { { "soc_system/synthesis/submodules/memory_access_stage.sv" "stval_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/memory_access_stage.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_stage soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|writeback_stage:writeback_stage " "Elaborating entity \"writeback_stage\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|writeback_stage:writeback_stage\"" {  } { { "soc_system/synthesis/submodules/instruction_pipeline.sv" "writeback_stage" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_pipeline.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 writeback_stage.sv(250) " "Verilog HDL assignment warning at writeback_stage.sv(250): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/writeback_stage.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/writeback_stage.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861210 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|writeback_stage:writeback_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_registers soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|control_registers:control_registers " "Elaborating entity \"control_registers\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|control_registers:control_registers\"" {  } { { "soc_system/synthesis/submodules/instruction_pipeline.sv" "control_registers" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_pipeline.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_registers.sv(91) " "Verilog HDL assignment warning at control_registers.sv(91): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/control_registers.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/control_registers.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861267 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|core:core0|instruction_pipeline:pipeline|control_registers:control_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rollback_controller soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|rollback_controller:rollback_controller " "Elaborating entity \"rollback_controller\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|instruction_pipeline:pipeline\|rollback_controller:rollback_controller\"" {  } { { "soc_system/synthesis/submodules/instruction_pipeline.sv" "rollback_controller" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/instruction_pipeline.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2req_arbiter_mux soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l2req_arbiter_mux:l2req_arbiter_mux " "Elaborating entity \"l2req_arbiter_mux\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l2req_arbiter_mux:l2req_arbiter_mux\"" {  } { { "soc_system/synthesis/submodules/core.sv" "l2req_arbiter_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/core.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l2req_arbiter_mux:l2req_arbiter_mux\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|core:core0\|l2req_arbiter_mux:l2req_arbiter_mux\|arbiter:arbiter\"" {  } { { "soc_system/synthesis/submodules/l2req_arbiter_mux.sv" "arbiter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2req_arbiter_mux.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache " "Elaborating entity \"l2_cache\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\"" {  } { { "soc_system/synthesis/submodules/gpgpu.sv" "l2_cache" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/gpgpu.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_arb soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_arb:l2_cache_arb " "Elaborating entity \"l2_cache_arb\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_arb:l2_cache_arb\"" {  } { { "soc_system/synthesis/submodules/l2_cache.sv" "l2_cache_arb" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_tag soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag " "Elaborating entity \"l2_cache_tag\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\"" {  } { { "soc_system/synthesis/submodules/l2_cache.sv" "l2_cache_tag" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_lru soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:lru " "Elaborating entity \"cache_lru\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:lru\"" {  } { { "soc_system/synthesis/submodules/l2_cache_tag.sv" "lru" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_tag.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:lru\|sram_1r1w:lru_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:lru\|sram_1r1w:lru_data\"" {  } { { "soc_system/synthesis/submodules/cache_lru.sv" "lru_data" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/cache_lru.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_valid_array soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_valid_array:way\[0\].l2_valid_mem " "Elaborating entity \"cache_valid_array\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_valid_array:way\[0\].l2_valid_mem\"" {  } { { "soc_system/synthesis/submodules/l2_cache_tag.sv" "way\[0\].l2_valid_mem" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_tag.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way\[0\].l2_tag_mem " "Elaborating entity \"sram_1r1w\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way\[0\].l2_tag_mem\"" {  } { { "soc_system/synthesis/submodules/l2_cache_tag.sv" "way\[0\].l2_tag_mem" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_tag.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way\[0\].l2_dirty_mem " "Elaborating entity \"sram_1r1w\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way\[0\].l2_dirty_mem\"" {  } { { "soc_system/synthesis/submodules/l2_cache_tag.sv" "way\[0\].l2_dirty_mem" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_tag.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_dir soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_dir:l2_cache_dir " "Elaborating entity \"l2_cache_dir\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_dir:l2_cache_dir\"" {  } { { "soc_system/synthesis/submodules/l2_cache.sv" "l2_cache_dir" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_dir:l2_cache_dir\|multiplexer:old_tag_mux " "Elaborating entity \"multiplexer\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_dir:l2_cache_dir\|multiplexer:old_tag_mux\"" {  } { { "soc_system/synthesis/submodules/l2_cache_dir.sv" "old_tag_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_dir.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_read soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read " "Elaborating entity \"l2_cache_read\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\"" {  } { { "soc_system/synthesis/submodules/l2_cache.sv" "l2_cache_read" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:cache_mem " "Elaborating entity \"sram_1r1w\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:cache_mem\"" {  } { { "soc_system/synthesis/submodules/l2_cache_read.sv" "cache_mem" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_read.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_write soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_write:l2_cache_write " "Elaborating entity \"l2_cache_write\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_write:l2_cache_write\"" {  } { { "soc_system/synthesis/submodules/l2_cache.sv" "l2_cache_write" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "requested_l2_set l2_cache_write.sv(60) " "Verilog HDL or VHDL warning at l2_cache_write.sv(60): object \"requested_l2_set\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/l2_cache_write.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_write.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436861604 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_write:l2_cache_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_response soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_response:l2_cache_response " "Elaborating entity \"l2_cache_response\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_response:l2_cache_response\"" {  } { { "soc_system/synthesis/submodules/l2_cache.sv" "l2_cache_response" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 l2_cache_response.sv(89) " "Verilog HDL assignment warning at l2_cache_response.sv(89): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/l2_cache_response.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_response.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861750 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_response:l2_cache_response"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_bus_interface soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface " "Elaborating entity \"l2_cache_bus_interface\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\"" {  } { { "soc_system/synthesis/submodules/l2_cache.sv" "l2_cache_bus_interface" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 l2_cache_bus_interface.sv(158) " "Verilog HDL assignment warning at l2_cache_bus_interface.sv(158): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/l2_cache_bus_interface.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_bus_interface.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861771 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 l2_cache_bus_interface.sv(159) " "Verilog HDL assignment warning at l2_cache_bus_interface.sv(159): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/l2_cache_bus_interface.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_bus_interface.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861771 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l2_cache_bus_interface.sv(258) " "Verilog HDL assignment warning at l2_cache_bus_interface.sv(258): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l2_cache_bus_interface.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_bus_interface.sv" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861771 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l2_cache_bus_interface.sv(278) " "Verilog HDL assignment warning at l2_cache_bus_interface.sv(278): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/l2_cache_bus_interface.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_bus_interface.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861771 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_pending_miss soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|l2_cache_pending_miss:l2_cache_pending_miss " "Elaborating entity \"l2_cache_pending_miss\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|l2_cache_pending_miss:l2_cache_pending_miss\"" {  } { { "soc_system/synthesis/submodules/l2_cache_bus_interface.sv" "l2_cache_pending_miss" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_bus_interface.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 l2_cache_pending_miss.sv(52) " "Verilog HDL assignment warning at l2_cache_pending_miss.sv(52): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/l2_cache_pending_miss.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_pending_miss.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861776 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface|l2_cache_pending_miss:l2_cache_pending_miss"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hot_to_index soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|l2_cache_pending_miss:l2_cache_pending_miss\|one_hot_to_index:cvt " "Elaborating entity \"one_hot_to_index\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|l2_cache_pending_miss:l2_cache_pending_miss\|one_hot_to_index:cvt\"" {  } { { "soc_system/synthesis/submodules/l2_cache_pending_miss.sv" "cvt" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_pending_miss.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|l2_cache_pending_miss:l2_cache_pending_miss\|cam:lookup_cam " "Elaborating entity \"cam\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|l2_cache_pending_miss:l2_cache_pending_miss\|cam:lookup_cam\"" {  } { { "soc_system/synthesis/submodules/l2_cache_pending_miss.sv" "lookup_cam" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_pending_miss.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|sync_fifo:writeback_queue " "Elaborating entity \"sync_fifo\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|sync_fifo:writeback_queue\"" {  } { { "soc_system/synthesis/submodules/l2_cache_bus_interface.sv" "writeback_queue" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_bus_interface.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(93) " "Verilog HDL assignment warning at sync_fifo.sv(93): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861800 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface|sync_fifo:writeback_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(101) " "Verilog HDL assignment warning at sync_fifo.sv(101): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861800 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface|sync_fifo:writeback_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(106) " "Verilog HDL assignment warning at sync_fifo.sv(106): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861800 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface|sync_fifo:writeback_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(115) " "Verilog HDL assignment warning at sync_fifo.sv(115): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861800 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface|sync_fifo:writeback_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|sync_fifo:writeback_queue\|sram_1r1w:fifo_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|sync_fifo:writeback_queue\|sram_1r1w:fifo_data\"" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "fifo_data" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|sync_fifo:load_queue " "Elaborating entity \"sync_fifo\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|sync_fifo:load_queue\"" {  } { { "soc_system/synthesis/submodules/l2_cache_bus_interface.sv" "load_queue" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/l2_cache_bus_interface.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(93) " "Verilog HDL assignment warning at sync_fifo.sv(93): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861826 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface|sync_fifo:load_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(101) " "Verilog HDL assignment warning at sync_fifo.sv(101): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861826 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface|sync_fifo:load_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(106) " "Verilog HDL assignment warning at sync_fifo.sv(106): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861826 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface|sync_fifo:load_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(115) " "Verilog HDL assignment warning at sync_fifo.sv(115): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861826 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|gpgpu:gpgpu|l2_cache:l2_cache|l2_cache_bus_interface:l2_cache_bus_interface|sync_fifo:load_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|sync_fifo:load_queue\|sram_1r1w:fifo_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|gpgpu:gpgpu\|l2_cache:l2_cache\|l2_cache_bus_interface:l2_cache_bus_interface\|sync_fifo:load_queue\|sram_1r1w:fifo_data\"" {  } { { "soc_system/synthesis/submodules/sync_fifo.sv" "fifo_data" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/sync_fifo.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_async_bridge soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge " "Elaborating entity \"axi_async_bridge\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\"" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "cpu_async_bridge" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:write_address_fifo " "Elaborating entity \"async_fifo\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:write_address_fifo\"" {  } { { "soc_system/synthesis/submodules/axi_async_bridge.sv" "write_address_fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/axi_async_bridge.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 async_fifo.sv(53) " "Verilog HDL assignment warning at async_fifo.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861864 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_address_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 async_fifo.sv(59) " "Verilog HDL assignment warning at async_fifo.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861864 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_address_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:write_address_fifo\|synchronizer:write_ptr_synchronizer " "Elaborating entity \"synchronizer\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:write_address_fifo\|synchronizer:write_ptr_synchronizer\"" {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "write_ptr_synchronizer" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(41) " "Verilog HDL assignment warning at synchronizer.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/synchronizer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/synchronizer.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861867 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_address_fifo|synchronizer:write_ptr_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(42) " "Verilog HDL assignment warning at synchronizer.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/synchronizer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/synchronizer.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861867 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_address_fifo|synchronizer:write_ptr_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(43) " "Verilog HDL assignment warning at synchronizer.sv(43): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/synchronizer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/synchronizer.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861868 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_address_fifo|synchronizer:write_ptr_synchronizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:write_data_fifo " "Elaborating entity \"async_fifo\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:write_data_fifo\"" {  } { { "soc_system/synthesis/submodules/axi_async_bridge.sv" "write_data_fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/axi_async_bridge.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.sv(53) " "Verilog HDL assignment warning at async_fifo.sv(53): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861880 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_data_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.sv(59) " "Verilog HDL assignment warning at async_fifo.sv(59): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861880 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_data_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:write_data_fifo\|synchronizer:write_ptr_synchronizer " "Elaborating entity \"synchronizer\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:write_data_fifo\|synchronizer:write_ptr_synchronizer\"" {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "write_ptr_synchronizer" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 synchronizer.sv(41) " "Verilog HDL assignment warning at synchronizer.sv(41): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/synchronizer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/synchronizer.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861883 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_data_fifo|synchronizer:write_ptr_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 synchronizer.sv(42) " "Verilog HDL assignment warning at synchronizer.sv(42): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/synchronizer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/synchronizer.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861884 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_data_fifo|synchronizer:write_ptr_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 synchronizer.sv(43) " "Verilog HDL assignment warning at synchronizer.sv(43): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/synchronizer.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/synchronizer.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861884 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_data_fifo|synchronizer:write_ptr_synchronizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:write_response_fifo " "Elaborating entity \"async_fifo\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:write_response_fifo\"" {  } { { "soc_system/synthesis/submodules/axi_async_bridge.sv" "write_response_fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/axi_async_bridge.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 async_fifo.sv(53) " "Verilog HDL assignment warning at async_fifo.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861895 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_response_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 async_fifo.sv(59) " "Verilog HDL assignment warning at async_fifo.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861895 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_response_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:read_data_fifo " "Elaborating entity \"async_fifo\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_async_bridge:cpu_async_bridge\|async_fifo:read_data_fifo\"" {  } { { "soc_system/synthesis/submodules/axi_async_bridge.sv" "read_data_fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/axi_async_bridge.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.sv(53) " "Verilog HDL assignment warning at async_fifo.sv(53): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861917 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:read_data_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.sv(59) " "Verilog HDL assignment warning at async_fifo.sv(59): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436861917 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:read_data_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtagloader soc_system:soc_inst\|fpga_top:gpgpu_component_0\|jtagloader:jtagloader " "Elaborating entity \"jtagloader\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|jtagloader:jtagloader\"" {  } { { "soc_system/synthesis/submodules/fpga_top.sv" "jtagloader" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/fpga_top.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync soc_system:soc_inst\|fpga_top:gpgpu_component_0\|jtagloader:jtagloader\|sync:sync0 " "Elaborating entity \"sync\" for hierarchy \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|jtagloader:jtagloader\|sync:sync0\"" {  } { { "soc_system/synthesis/submodules/jtagloader.sv" "sync0" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/jtagloader.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436861939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_translator" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dipsw_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dipsw_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dipsw_pio_s1_translator" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_agent" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sysid_qsys_control_slave_agent" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sysid_qsys_control_slave_agent_rsp_fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sysid_qsys_control_slave_agent_rdata_fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_0_router_005\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_005" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005_default_decode soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"soc_system_mm_interconnect_0_router_010\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_010" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010_default_decode soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_011 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"soc_system_mm_interconnect_0_router_011\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_011:router_011\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_011" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_011_default_decode soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_011:router_011\|soc_system_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_011_default_decode\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_011:router_011\|soc_system_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sysid_qsys_control_slave_burst_adapter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full_13_1 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_full_13_1\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_full.the_ba_13_1" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full_13_1 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_full_13_1\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_full.the_ba_13_1" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_003 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_003" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_005 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_005\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_005" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_006 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_006\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_006" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_005 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_005\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_005" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_006 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_006\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_006" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_003 soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_003" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862919 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436862927 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436862927 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862933 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(450) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(450): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 450 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412436862961 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(450) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(450): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 450 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412436862961 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_agent" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436862995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_agent" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863020 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_cmd_qos altera_merlin_axi_slave_ni.sv(233) " "Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(233): object \"write_cmd_qos\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436863026 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_cmd_qos altera_merlin_axi_slave_ni.sv(250) " "Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(250): object \"read_cmd_qos\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436863026 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(443) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(443): truncated value with size 8 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436863026 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(675) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(675): truncated value with size 8 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436863026 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_1_router.sv(156) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router.sv(156): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436863062 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_limiter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436863140 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412436863140 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863159 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(450) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(450): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 450 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412436863164 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(450) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(450): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 450 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412436863165 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_translator" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:f2sdram_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:f2sdram_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "f2sdram_only_master_master_agent" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_agent" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_cmd_width_adapter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_rsp_width_adapter" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3 soc_system:soc_inst\|soc_system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"soc_system_mm_interconnect_3\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_3" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator soc_system:soc_inst\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_translator:gpgpu_component_0_altera_axi_master_id_pad " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"soc_system:soc_inst\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_translator:gpgpu_component_0_altera_axi_master_id_pad\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "gpgpu_component_0_altera_axi_master_id_pad" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 altera_merlin_axi_translator.sv(547) " "Verilog HDL assignment warning at altera_merlin_axi_translator.sv(547): truncated value with size 8 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436863380 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_translator:gpgpu_component_0_altera_axi_master_id_pad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 altera_merlin_axi_translator.sv(548) " "Verilog HDL assignment warning at altera_merlin_axi_translator.sv(548): truncated value with size 8 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412436863380 "|helio_ghrd_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_translator:gpgpu_component_0_altera_axi_master_id_pad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:soc_inst\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:soc_inst\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:soc_inst\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:soc_inst\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_002 soc_system:soc_inst\|soc_system_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"soc_system_irq_mapper_002\" for hierarchy \"soc_system:soc_inst\|soc_system_irq_mapper_002:irq_mapper_002\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_002" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_inst\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/soc_system.v" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "helio_ghrd_top.v" "debounce_inst" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "helio_ghrd_top.v" "hps_reset_inst" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436863434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436863434 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412436863434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/home/ajblane/altera/14.0/quartus/libraries/megafunctions/altsource_probe.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436864369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/home/ajblane/altera/14.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436864388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/home/ajblane/altera/14.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436864414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "helio_ghrd_top.v" "pulse_cold_reset" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436864425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "helio_ghrd_top.v" "pulse_warm_reset" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436864434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "helio_ghrd_top.v" "pulse_debug_reset" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436864436 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1412436872997 "|helio_ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_i write_reset_synchronizer 32 1 " "Port \"data_i\" on the entity instantiation of \"write_reset_synchronizer\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "write_reset_synchronizer" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 121 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1412436873781 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_address_fifo|synchronizer:write_reset_synchronizer"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_i read_reset_synchronizer 32 1 " "Port \"data_i\" on the entity instantiation of \"read_reset_synchronizer\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/async_fifo.sv" "read_reset_synchronizer" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/async_fifo.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1412436873781 "|helio_ghrd_top|soc_system:soc_inst|fpga_top:gpgpu_component_0|axi_async_bridge:cpu_async_bridge|async_fifo:write_address_fifo|synchronizer:read_reset_synchronizer"}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wlast " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wlast\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wlast" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[9\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[9\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[8\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[8\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[31\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[31\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[30\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[30\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[29\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[29\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[28\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[28\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[27\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[27\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[26\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[26\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880709 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[25\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[25\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[24\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[24\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[23\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[23\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[22\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[22\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[21\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[21\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[20\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[20\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[19\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[19\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[18\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[18\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[17\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[17\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[16\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[16\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[15\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[15\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[14\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[14\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[13\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[13\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[12\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[12\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880710 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[11\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[11\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[10\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[10\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.wdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.rready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.rready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.bready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.bready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.bready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awlen\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880711 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[9\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[9\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[8\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[8\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[31\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[31\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[30\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[30\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[29\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[29\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[28\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[28\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[27\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[27\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[26\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[26\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[25\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[25\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[24\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[24\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880712 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[23\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[23\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[22\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[22\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[21\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[21\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[20\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[20\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[19\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[19\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[18\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[18\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[17\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[17\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[16\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[16\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[15\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[15\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[14\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[14\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[13\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[13\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[12\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[12\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[11\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[11\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[10\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[10\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.awaddr\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880714 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880714 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880714 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880714 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880714 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880714 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880714 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880714 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880714 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.arlen\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880714 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[9\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[9\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880714 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[8\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[8\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[31\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[31\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[30\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[30\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[29\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[29\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[28\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[28\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[27\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[27\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[26\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[26\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[25\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[25\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[24\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[24\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[23\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[23\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[22\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[22\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[21\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[21\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[20\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[20\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[19\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[19\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[18\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[18\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[17\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[17\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[16\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[16\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[15\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[15\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[14\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[14\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[13\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[13\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[12\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[12\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[11\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[11\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880716 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[10\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[10\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880717 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m0\|axi_interface.araddr\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880717 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880717 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880717 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wlast " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wlast\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wlast" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880717 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[9\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[9\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880717 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[8\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[8\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880717 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880717 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880717 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880717 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880717 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880718 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[31\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[31\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880718 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[30\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[30\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880718 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880718 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[29\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[29\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880718 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[28\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[28\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880718 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[27\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[27\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880718 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[26\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[26\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880718 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[25\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[25\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880718 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[24\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[24\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880719 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[23\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[23\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880719 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[22\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[22\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880719 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[21\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[21\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880719 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[20\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[20\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880719 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880719 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[19\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[19\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880719 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[18\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[18\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880720 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[17\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[17\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880720 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[16\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[16\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880720 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[15\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[15\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880720 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[14\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[14\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880720 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[13\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[13\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880720 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[12\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[12\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880720 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[11\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[11\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880720 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[10\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[10\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880720 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.wdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880721 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880721 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880721 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[9\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[9\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880721 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[8\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[8\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880721 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880721 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880721 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880721 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880721 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880722 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[31\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[31\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880722 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[30\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[30\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880722 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880722 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[29\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[29\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880722 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[28\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[28\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880722 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[27\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[27\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880722 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[26\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[26\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880722 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[25\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[25\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880722 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[24\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[24\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880723 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[23\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[23\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880723 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[22\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[22\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880723 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[21\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[21\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880723 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[20\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[20\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880723 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880723 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[19\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[19\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880723 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[18\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[18\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880723 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[17\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[17\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880724 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[16\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[16\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880724 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[15\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[15\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880724 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[14\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[14\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880724 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[13\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[13\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880724 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[12\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[12\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880724 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[11\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[11\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880724 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[10\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[10\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880724 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.rdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880724 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.bvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.bvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.bvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880725 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.bready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.bready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.bready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880725 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880725 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880725 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880725 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880725 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880725 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880725 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880726 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880726 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880726 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awlen\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880726 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[9\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[9\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880726 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[8\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[8\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880726 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880726 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880726 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880726 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880727 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880727 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[31\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[31\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880727 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[30\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[30\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880727 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880727 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[29\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[29\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880727 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[28\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[28\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880727 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[27\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[27\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880727 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[26\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[26\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880728 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[25\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[25\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880728 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[24\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[24\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880728 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[23\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[23\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880728 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[22\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[22\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880728 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[21\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[21\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880728 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[20\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[20\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880728 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880728 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[19\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[19\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880728 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[18\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[18\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880729 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[17\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[17\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880729 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[16\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[16\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880729 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[15\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[15\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880729 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[14\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[14\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880729 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[13\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[13\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880729 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[12\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[12\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880729 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[11\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[11\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880729 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[10\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[10\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880730 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.awaddr\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880730 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880730 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880730 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880730 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880730 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880730 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880730 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880730 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880731 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880731 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.arlen\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880731 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[9\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[9\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880731 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[8\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[8\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880731 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880731 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880731 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880731 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880732 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880732 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[31\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[31\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880732 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[30\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[30\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880732 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880732 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[29\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[29\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880732 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[28\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[28\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880732 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[27\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[27\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880732 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[26\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[26\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880732 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[25\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[25\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880733 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[24\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[24\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880733 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[23\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[23\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880733 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[22\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[22\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880733 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[21\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[21\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880733 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[20\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[20\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880733 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880733 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[19\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[19\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880733 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[18\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[18\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880734 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[17\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[17\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880734 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[16\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[16\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880734 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[15\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[15\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880734 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[14\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[14\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880734 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[13\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[13\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880734 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[12\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[12\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880734 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[11\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[11\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880734 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[10\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[10\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880734 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_m1\|axi_interface.araddr\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880735 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880735 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880735 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wlast " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wlast\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wlast" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880735 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[9\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[9\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880735 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[8\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[8\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880735 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880735 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880735 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880736 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880736 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880736 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[31\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[31\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880736 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[30\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[30\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880736 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880736 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[29\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[29\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880736 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[28\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[28\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880736 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[27\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[27\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880737 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[26\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[26\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880737 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[25\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[25\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880737 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[24\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[24\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880737 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[23\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[23\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880737 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[22\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[22\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880737 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[21\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[21\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880737 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[20\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[20\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880737 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880737 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[19\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[19\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880738 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[18\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[18\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880738 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[17\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[17\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880738 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[16\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[16\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880738 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[15\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[15\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880738 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[14\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[14\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880738 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[13\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[13\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880738 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[12\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[12\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880738 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[11\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[11\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880739 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[10\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[10\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880739 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.wdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.wdata\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880739 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880739 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880739 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[9\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[9\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880739 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[8\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[8\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880739 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880739 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880739 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880740 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880740 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880740 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[31\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[31\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880740 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[30\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[30\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880740 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880740 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[29\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[29\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880740 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[28\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[28\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880740 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[27\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[27\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880741 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[26\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[26\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880741 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[25\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[25\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880741 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[24\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[24\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880741 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[23\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[23\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880741 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[22\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[22\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880741 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[21\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[21\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880741 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[20\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[20\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880741 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880741 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[19\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[19\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880742 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[18\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[18\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880742 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[17\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[17\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880742 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[16\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[16\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880742 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[15\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[15\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880742 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[14\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[14\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880742 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[13\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[13\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880742 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[12\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[12\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880742 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[11\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[11\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880742 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[10\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[10\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880743 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.rdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.rdata\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880743 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.bvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.bvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.bvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880743 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.bready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.bready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.bready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880743 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880743 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880743 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880743 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880743 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880744 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880744 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880744 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880744 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880744 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awlen\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awlen\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880744 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[9\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[9\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880744 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[8\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[8\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880744 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880745 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880745 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880745 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880745 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880745 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[31\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[31\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880745 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[30\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[30\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880745 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880745 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[29\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[29\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880745 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[28\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[28\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880746 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[27\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[27\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880746 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[26\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[26\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880746 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[25\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[25\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880746 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[24\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[24\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880746 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[23\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[23\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880746 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[22\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[22\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880746 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[21\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[21\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880746 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[20\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[20\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880746 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880747 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[19\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[19\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880747 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[18\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[18\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880747 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[17\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[17\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880747 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[16\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[16\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880747 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[15\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[15\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880747 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[14\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[14\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880747 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[13\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[13\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880747 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[12\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[12\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880748 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[11\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[11\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880748 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[10\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[10\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880748 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.awaddr\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.awaddr\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880748 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arvalid " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arvalid" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880748 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arready " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arready" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880748 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880748 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880748 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880748 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880749 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880749 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880749 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880749 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.arlen\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.arlen\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880749 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[9\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[9\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880749 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[8\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[8\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880749 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[7\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[7\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880749 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[6\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[6\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880750 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[5\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[5\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880750 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[4\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[4\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880750 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[3\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[3\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880750 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[31\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[31\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880750 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[30\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[30\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880750 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[2\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[2\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880750 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[29\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[29\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880750 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[28\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[28\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880750 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[27\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[27\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880751 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[26\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[26\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880751 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[25\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[25\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880751 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[24\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[24\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880751 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[23\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[23\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880751 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[22\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[22\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880751 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[21\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[21\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880751 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[20\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[20\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880751 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[1\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[1\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880752 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[19\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[19\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880752 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[18\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[18\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880752 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[17\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[17\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880752 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[16\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[16\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880752 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[15\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[15\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880752 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[14\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[14\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880752 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[13\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[13\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880752 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[12\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[12\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880752 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[11\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[11\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880753 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[10\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[10\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880753 ""}
{ "Warning" "WSGN_WIRE_LOOP" "soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[0\] " "Node \"soc_system:soc_inst\|fpga_top:gpgpu_component_0\|axi_interface:axi_bus_s1\|axi_interface.araddr\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "soc_system/synthesis/submodules/defines.sv" "axi_interface.araddr\[0\]" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/defines.sv" 242 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1412436880753 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:soc_inst\|soc_system_hps_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:soc_inst\|soc_system_hps_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:soc_inst\|soc_system_hps_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:soc_inst\|soc_system_hps_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:soc_inst\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1412436892417 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1412436892417 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1412436892417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_inst\|soc_system_hps_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:soc_inst\|soc_system_hps_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_inst\|soc_system_hps_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:soc_inst\|soc_system_hps_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412436892509 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412436892509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412436892598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412436892598 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "48 " "48 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1412436894403 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[0\]~synth " "Node \"hps_memory_mem_dq\[0\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[1\]~synth " "Node \"hps_memory_mem_dq\[1\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[2\]~synth " "Node \"hps_memory_mem_dq\[2\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[3\]~synth " "Node \"hps_memory_mem_dq\[3\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[4\]~synth " "Node \"hps_memory_mem_dq\[4\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[5\]~synth " "Node \"hps_memory_mem_dq\[5\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[6\]~synth " "Node \"hps_memory_mem_dq\[6\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[7\]~synth " "Node \"hps_memory_mem_dq\[7\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[8\]~synth " "Node \"hps_memory_mem_dq\[8\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[9\]~synth " "Node \"hps_memory_mem_dq\[9\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[10\]~synth " "Node \"hps_memory_mem_dq\[10\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[11\]~synth " "Node \"hps_memory_mem_dq\[11\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[12\]~synth " "Node \"hps_memory_mem_dq\[12\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[13\]~synth " "Node \"hps_memory_mem_dq\[13\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[14\]~synth " "Node \"hps_memory_mem_dq\[14\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[15\]~synth " "Node \"hps_memory_mem_dq\[15\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[16\]~synth " "Node \"hps_memory_mem_dq\[16\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[17\]~synth " "Node \"hps_memory_mem_dq\[17\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[18\]~synth " "Node \"hps_memory_mem_dq\[18\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[19\]~synth " "Node \"hps_memory_mem_dq\[19\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[20\]~synth " "Node \"hps_memory_mem_dq\[20\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[21\]~synth " "Node \"hps_memory_mem_dq\[21\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[22\]~synth " "Node \"hps_memory_mem_dq\[22\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[23\]~synth " "Node \"hps_memory_mem_dq\[23\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[24\]~synth " "Node \"hps_memory_mem_dq\[24\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[25\]~synth " "Node \"hps_memory_mem_dq\[25\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[26\]~synth " "Node \"hps_memory_mem_dq\[26\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[27\]~synth " "Node \"hps_memory_mem_dq\[27\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[28\]~synth " "Node \"hps_memory_mem_dq\[28\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[29\]~synth " "Node \"hps_memory_mem_dq\[29\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[30\]~synth " "Node \"hps_memory_mem_dq\[30\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dq\[31\]~synth " "Node \"hps_memory_mem_dq\[31\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dqs\[0\]~synth " "Node \"hps_memory_mem_dqs\[0\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dqs\[1\]~synth " "Node \"hps_memory_mem_dqs\[1\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dqs\[2\]~synth " "Node \"hps_memory_mem_dqs\[2\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dqs\[3\]~synth " "Node \"hps_memory_mem_dqs\[3\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dqs_n\[0\]~synth " "Node \"hps_memory_mem_dqs_n\[0\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dqs_n\[1\]~synth " "Node \"hps_memory_mem_dqs_n\[1\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dqs_n\[2\]~synth " "Node \"hps_memory_mem_dqs_n\[2\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_memory_mem_dqs_n\[3\]~synth " "Node \"hps_memory_mem_dqs_n\[3\]~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_emac1_MDIO~synth " "Node \"hps_emac1_MDIO~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO0~synth " "Node \"hps_qspi_IO0~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO1~synth " "Node \"hps_qspi_IO1~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO2~synth " "Node \"hps_qspi_IO2~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO3~synth " "Node \"hps_qspi_IO3~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sdio_CMD~synth " "Node \"hps_sdio_CMD~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sdio_D0~synth " "Node \"hps_sdio_D0~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sdio_D1~synth " "Node \"hps_sdio_D1~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sdio_D2~synth " "Node \"hps_sdio_D2~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sdio_D3~synth " "Node \"hps_sdio_D3~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D0~synth " "Node \"hps_usb1_D0~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D1~synth " "Node \"hps_usb1_D1~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D2~synth " "Node \"hps_usb1_D2~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D3~synth " "Node \"hps_usb1_D3~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D4~synth " "Node \"hps_usb1_D4~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D5~synth " "Node \"hps_usb1_D5~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D6~synth " "Node \"hps_usb1_D6~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D7~synth " "Node \"hps_usb1_D7~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_i2c0_SDA~synth " "Node \"hps_i2c0_SDA~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_i2c0_SCL~synth " "Node \"hps_i2c0_SCL~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_gpio_GPIO09~synth " "Node \"hps_gpio_GPIO09~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_gpio_GPIO35~synth " "Node \"hps_gpio_GPIO35~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_gpio_GPIO41~synth " "Node \"hps_gpio_GPIO41~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_gpio_GPIO42~synth " "Node \"hps_gpio_GPIO42~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_gpio_GPIO43~synth " "Node \"hps_gpio_GPIO43~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_gpio_GPIO44~synth " "Node \"hps_gpio_GPIO44~synth\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436901875 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1412436901875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436902783 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "901 " "901 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1412436909880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436910792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/output_files/helio_ghrd_top.map.smsg " "Generated suppressed messages file /home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/output_files/helio_ghrd_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1412436912434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "29 0 0 0 0 " "Adding 29 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1412436915109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436915109 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_button_pio\[2\] " "No output dependent on input pin \"fpga_button_pio\[2\]\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436917794 "|helio_ghrd_top|fpga_button_pio[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_clk_100 " "No output dependent on input pin \"fpga_clk_100\"" {  } { { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412436917794 "|helio_ghrd_top|fpga_clk_100"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1412436917794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8102 " "Implemented 8102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1412436917856 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1412436917856 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "66 " "Implemented 66 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1412436917856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7204 " "Implemented 7204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1412436917856 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1412436917856 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1412436917856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1412436917856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 640 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 640 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1422 " "Peak virtual memory: 1422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412436918044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  4 23:35:18 2014 " "Processing ended: Sat Oct  4 23:35:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412436918044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412436918044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412436918044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412436918044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412436924158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412436924159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  4 23:35:21 2014 " "Processing started: Sat Oct  4 23:35:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412436924159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1412436924159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off helio_ghrd_top -c helio_ghrd_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off helio_ghrd_top -c helio_ghrd_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1412436924160 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1412436924583 ""}
{ "Info" "0" "" "Project  = helio_ghrd_top" {  } {  } 0 0 "Project  = helio_ghrd_top" 0 0 "Fitter" 0 0 1412436924598 ""}
{ "Info" "0" "" "Revision = helio_ghrd_top" {  } {  } 0 0 "Revision = helio_ghrd_top" 0 0 "Fitter" 0 0 1412436924598 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1412436924992 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "helio_ghrd_top 5CSXFC6C6U23C8ES " "Selected device 5CSXFC6C6U23C8ES for design \"helio_ghrd_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1412436925079 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1412436925149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1412436925149 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1412436926545 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1412436926678 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1412436927633 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1412436928076 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 148 " "No exact pin location assignment(s) for 72 pins of 148 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1412436928636 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "hps_memory_oct_rzqin " "RUP, RDN, or RZQ pin hps_memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_oct_rzqin } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_oct_rzqin" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 22 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_oct_rzqin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1253 9684 10422 0}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412436928697 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1412436928697 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1412436946089 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 56 global CLKCTRL_G10 " "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 56 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1412436951872 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1412436951872 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk_50~inputCLKENA0 3216 global CLKCTRL_G6 " "fpga_clk_50~inputCLKENA0 with 3216 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1412436951872 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1412436951872 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:06 " "Fitter periphery placement operations ending: elapsed time is 00:00:06" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412436952918 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412436964939 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1412436964939 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1412436965333 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1412436965394 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1412436965414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1412436965431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 303 hps_memory_mem_ck clock " "Ignored filter at hps_sdram_p0.sdc(303): hps_memory_mem_ck could not be matched with a clock" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hps_sdram_p0.sdc 303 Argument -to with value \[get_clocks \{hps_memory_mem_ck\}\] contains zero elements " "Ignored set_clock_uncertainty at hps_sdram_p0.sdc(303): Argument -to with value \[get_clocks \{hps_memory_mem_ck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -to \[ get_clocks \$ck_pin \] \$t(WL_JITTER) " "set_clock_uncertainty -to \[ get_clocks \$ck_pin \] \$t(WL_JITTER)" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966453 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 529 *:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(529): *:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 529 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(529): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966774 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 530 *:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(530): *:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 530 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(530): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966781 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966781 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1412436966798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966798 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966799 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966799 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966799 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966800 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966800 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966801 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966801 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966801 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966801 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966802 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966802 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966803 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966803 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966803 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966804 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966804 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966804 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966804 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966805 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966805 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966805 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966806 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966806 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966806 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966807 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966807 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966807 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966807 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966808 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966808 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966808 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966809 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966809 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966809 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966809 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966810 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966810 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966810 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966811 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966811 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966811 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966812 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966812 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966812 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966812 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966813 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966813 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966813 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966813 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966814 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966814 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966814 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966815 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966815 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966815 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim0_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966816 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim0_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966816 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim0_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966816 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim0_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966817 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966817 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966818 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966818 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966818 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966818 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966819 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_can0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_can0_inst_RX could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_can0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_can0_inst_RX\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966819 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 68 hps_io_hps_io_can0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(68): hps_io_hps_io_can0_inst_TX could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_can0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_can0_inst_TX\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966819 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_trace_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_trace_inst_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_CLK\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966820 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 70 hps_io_hps_io_trace_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(70): hps_io_hps_io_trace_inst_D0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966820 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_trace_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_trace_inst_D1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D1\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966821 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 72 hps_io_hps_io_trace_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(72): hps_io_hps_io_trace_inst_D2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D2\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966821 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_trace_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_trace_inst_D3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D3\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966821 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 74 hps_io_hps_io_trace_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(74): hps_io_hps_io_trace_inst_D4 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D4\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966822 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_trace_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_trace_inst_D5 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D5\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966822 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 76 hps_io_hps_io_trace_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(76): hps_io_hps_io_trace_inst_D6 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D6\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966822 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_trace_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_trace_inst_D7 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D7\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966823 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 78 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(78): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966823 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966823 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 80 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(80): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966824 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966824 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 82 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(82): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966824 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966824 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 84 hps_io_hps_io_gpio_inst_GPIO42 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(84): hps_io_hps_io_gpio_inst_GPIO42 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966825 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966825 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 86 hps_io_hps_io_gpio_inst_GPIO43 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(86): hps_io_hps_io_gpio_inst_GPIO43 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966825 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966825 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 88 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(88): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1412436966826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966826 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966826 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1412436966826 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_timing.sdc " "Reading SDC File: 'soc_system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1412436966826 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1412436966827 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2061 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2061" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2074 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2074" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: soc_inst\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426 " "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|hps_io\|border\|i2c0_inst\|i2c_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 " "From: soc_inst\|hps_0\|hps_io\|border\|i2c0_inst\|i2c_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|hps_io\|border\|usb1_inst\|usb_ulpi_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3473 " "From: soc_inst\|hps_0\|hps_io\|border\|usb1_inst\|usb_ulpi_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3473" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412436966957 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1412436966957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1412436967272 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1412436967272 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[0\]_IN (Rise) hps_memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[0\]_IN (Rise) to hps_memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[0\]_IN (Rise) hps_memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[0\]_IN (Rise) to hps_memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[1\]_IN (Rise) hps_memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[1\]_IN (Rise) to hps_memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[1\]_IN (Rise) hps_memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[1\]_IN (Rise) to hps_memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[2\]_IN (Rise) hps_memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[2\]_IN (Rise) to hps_memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[2\]_IN (Rise) hps_memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[2\]_IN (Rise) to hps_memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[3\]_IN (Rise) hps_memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[3\]_IN (Rise) to hps_memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[3\]_IN (Rise) hps_memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[3\]_IN (Rise) to hps_memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412436967320 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1412436967320 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1412436967324 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 22 clocks " "Found 22 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  fpga_clk_50 " "  20.000  fpga_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 fpga_clk_100 " "  10.000 fpga_clk_100" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 hps_i2c0_SCL " "1000.000 hps_i2c0_SCL" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_ck " "   2.500 hps_memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_ck_n " "   2.500 hps_memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs\[0\]_IN " "   2.500 hps_memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs\[0\]_OUT " "   2.500 hps_memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs\[1\]_IN " "   2.500 hps_memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs\[1\]_OUT " "   2.500 hps_memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs\[2\]_IN " "   2.500 hps_memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs\[2\]_OUT " "   2.500 hps_memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs\[3\]_IN " "   2.500 hps_memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs\[3\]_OUT " "   2.500 hps_memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs_n\[0\]_OUT " "   2.500 hps_memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs_n\[1\]_OUT " "   2.500 hps_memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs_n\[2\]_OUT " "   2.500 hps_memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_memory_mem_dqs_n\[3\]_OUT " "   2.500 hps_memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833 hps_usb1_CLK " "  20.833 hps_usb1_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412436967324 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1412436967324 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1412436967777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1412436967779 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1412436967783 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1412436967818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1412436967887 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1412436967964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1412436967965 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1412436967999 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1412436968704 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1412436968743 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1412436968743 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:43 " "Fitter preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412436970225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1412436986180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412436996535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1412436996746 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1412437025147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412437025147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1412437040259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 11 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1412437083091 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1412437083091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:43 " "Fitter routing operations ending: elapsed time is 00:00:43" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412437098723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1412437098739 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1412437098739 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "30.28 " "Total time spent on timing analysis during the Fitter is 30.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1412437112419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1412437112930 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6C6U23C8ES " "Timing characteristics of device 5CSXFC6C6U23C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1412437112930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1412437137563 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1412437137738 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6C6U23C8ES " "Timing characteristics of device 5CSXFC6C6U23C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1412437137738 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1412437166746 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:33 " "Fitter post-fit operations ending: elapsed time is 00:01:33" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412437205776 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1412437207088 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[0] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[0\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1200 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[8] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[8\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1208 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[1] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[1\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1201 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[2] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[2\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1202 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[3] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[3\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1203 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[4] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[4\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1204 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[5] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[5\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1205 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[6] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[6\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1206 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[7] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[7\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1207 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[9] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[9\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1209 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[10] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[10\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1210 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[11] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[11\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1211 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[12] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[12\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1212 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[13] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[13\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1213 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[14] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[14\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1214 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[15] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[15\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1215 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[16] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[16\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1216 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[17] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[17\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1217 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[18] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[18\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1218 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[19] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[19\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1219 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[20] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[20\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1220 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[21] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[21\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1221 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[22] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[22\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1222 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[23] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[23\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1223 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[24] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[24\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1224 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[25] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[25\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1225 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[26] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[26\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1226 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[27] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[27\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1227 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[28] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[28\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1228 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[29] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[29\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1229 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[30] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[30\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1230 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[31] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[31\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 17 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1231 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[0] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs\[0\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 18 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1232 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[1] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs\[1\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 18 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1233 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[2] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs\[2\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 18 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1234 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[3] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs\[3\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 18 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1235 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[0] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs_n\[0\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 19 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dqs_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1236 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[1] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs_n\[1\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 19 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dqs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1237 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[2] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs_n\[2\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 19 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dqs_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1238 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ajblane/altera/14.0/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[3] } } } { "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ajblane/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs_n\[3\]" } } } } { "helio_ghrd_top.v" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/helio_ghrd_top.v" 19 0 0 } } { "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ajblane/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hps_memory_mem_dqs_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/" { { 0 { 0 ""} 0 1239 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1412437207341 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1412437207341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/output_files/helio_ghrd_top.fit.smsg " "Generated suppressed messages file /home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/output_files/helio_ghrd_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1412437210356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 167 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2624 " "Peak virtual memory: 2624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412437215601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  4 23:40:15 2014 " "Processing ended: Sat Oct  4 23:40:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412437215601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:54 " "Elapsed time: 00:04:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412437215601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:36 " "Total CPU time (on all processors): 00:04:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412437215601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1412437215601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1412437234876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412437234879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  4 23:40:34 2014 " "Processing started: Sat Oct  4 23:40:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412437234879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1412437234879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off helio_ghrd_top -c helio_ghrd_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off helio_ghrd_top -c helio_ghrd_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1412437234879 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1412437256636 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1412437261901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "918 " "Peak virtual memory: 918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412437262152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  4 23:41:02 2014 " "Processing ended: Sat Oct  4 23:41:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412437262152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412437262152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412437262152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1412437262152 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1412437263368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1412437268169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412437268170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  4 23:41:06 2014 " "Processing started: Sat Oct  4 23:41:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412437268170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412437268170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta helio_ghrd_top -c helio_ghrd_top " "Command: quartus_sta helio_ghrd_top -c helio_ghrd_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412437268171 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1412437268529 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412437270754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1412437270846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1412437270846 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412437275119 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1412437275119 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1412437275450 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1412437275503 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1412437275526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1412437275531 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1412437275532 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1412437276516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 303 hps_memory_mem_ck clock " "Ignored filter at hps_sdram_p0.sdc(303): hps_memory_mem_ck could not be matched with a clock" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437276625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hps_sdram_p0.sdc 303 Argument -to with value \[get_clocks \{hps_memory_mem_ck\}\] contains zero elements " "Ignored set_clock_uncertainty at hps_sdram_p0.sdc(303): Argument -to with value \[get_clocks \{hps_memory_mem_ck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -to \[ get_clocks \$ck_pin \] \$t(WL_JITTER) " "set_clock_uncertainty -to \[ get_clocks \$ck_pin \] \$t(WL_JITTER)" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437276625 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437276625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 529 *:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(529): *:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437276982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 529 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(529): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437276982 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437276982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 530 *:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(530): *:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437276988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 530 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(530): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437276988 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437276988 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1412437277006 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1412437277007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277008 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277008 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277008 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277009 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277009 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277010 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277010 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277010 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277011 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277011 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277011 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277012 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277012 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277013 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277013 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277013 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277014 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277014 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277014 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277015 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277015 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277015 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277015 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277016 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277016 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277017 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277017 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277017 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277017 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277018 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277018 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277018 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277019 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277019 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277019 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277020 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277020 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277020 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277021 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277021 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277021 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277022 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277022 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277022 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277023 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277023 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277023 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277023 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277024 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277024 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277024 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277025 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277025 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277025 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277026 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277026 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim0_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277027 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim0_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277027 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim0_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277027 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim0_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277028 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277028 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277028 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277029 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277029 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277029 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277030 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_can0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_can0_inst_RX could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_can0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_can0_inst_RX\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277030 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 68 hps_io_hps_io_can0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(68): hps_io_hps_io_can0_inst_TX could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_can0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_can0_inst_TX\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277031 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_trace_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_trace_inst_CLK could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_CLK\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277031 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 70 hps_io_hps_io_trace_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(70): hps_io_hps_io_trace_inst_D0 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D0\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277031 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_trace_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_trace_inst_D1 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D1\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277032 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 72 hps_io_hps_io_trace_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(72): hps_io_hps_io_trace_inst_D2 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D2\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277032 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_trace_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_trace_inst_D3 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D3\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277033 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277033 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 74 hps_io_hps_io_trace_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(74): hps_io_hps_io_trace_inst_D4 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D4\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277033 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277033 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_trace_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_trace_inst_D5 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D5\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277034 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 76 hps_io_hps_io_trace_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(76): hps_io_hps_io_trace_inst_D6 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D6\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277034 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_trace_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_trace_inst_D7 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_trace_inst_D7\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277034 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 78 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(78): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277035 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277035 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 80 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(80): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277035 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277036 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 82 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(82): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277036 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277036 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 84 hps_io_hps_io_gpio_inst_GPIO42 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(84): hps_io_hps_io_gpio_inst_GPIO42 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277037 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277037 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277037 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 86 hps_io_hps_io_gpio_inst_GPIO43 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(86): hps_io_hps_io_gpio_inst_GPIO43 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277037 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277037 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277037 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 88 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(88): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1412437277038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277038 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277038 ""}  } { { "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ajblane/GPGPU/GPGPU/rtl/v1/fpga/helio_ghrd_v14.0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1412437277038 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_timing.sdc " "Reading SDC File: 'soc_system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1412437277039 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1412437277039 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2061 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2061" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2074 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2074" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: soc_inst\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426 " "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|hps_io\|border\|i2c0_inst\|i2c_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 " "From: soc_inst\|hps_0\|hps_io\|border\|i2c0_inst\|i2c_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|hps_io\|border\|usb1_inst\|usb_ulpi_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3473 " "From: soc_inst\|hps_0\|hps_io\|border\|usb1_inst\|usb_ulpi_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3473" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437277169 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1412437277169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1412437282875 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1412437282876 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[0\]_IN (Rise) hps_memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[0\]_IN (Rise) to hps_memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[0\]_IN (Rise) hps_memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[0\]_IN (Rise) to hps_memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[1\]_IN (Rise) hps_memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[1\]_IN (Rise) to hps_memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[1\]_IN (Rise) hps_memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[1\]_IN (Rise) to hps_memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[2\]_IN (Rise) hps_memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[2\]_IN (Rise) to hps_memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[2\]_IN (Rise) hps_memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[2\]_IN (Rise) to hps_memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[3\]_IN (Rise) hps_memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[3\]_IN (Rise) to hps_memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[3\]_IN (Rise) hps_memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[3\]_IN (Rise) to hps_memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437282931 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1412437282931 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1412437282951 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1412437283018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.435 " "Worst-case setup slack is 1.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437283963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437283963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.435               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437283963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.041               0.000 fpga_clk_50  " "    5.041               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437283963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.030               0.000 altera_reserved_tck  " "    8.030               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437283963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437283963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 altera_reserved_tck  " "    0.243               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.350               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 fpga_clk_50  " "    0.393               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437284148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.839 " "Worst-case recovery slack is 2.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.839               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.839               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.095               0.000 fpga_clk_50  " "   10.095               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.867               0.000 altera_reserved_tck  " "   17.867               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437284189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.593               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.812               0.000 fpga_clk_50  " "    0.812               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 altera_reserved_tck  " "    1.111               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437284230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.390 " "Worst-case minimum pulse width slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.390               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.406               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.366               0.000 fpga_clk_50  " "    8.366               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.397               0.000 hps_usb1_CLK  " "   10.397               0.000 hps_usb1_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.803               0.000 altera_reserved_tck  " "   18.803               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.988               0.000 hps_i2c0_SCL  " "  499.988               0.000 hps_i2c0_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437284242 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 27 " "Number of Synchronizer Chains Found: 27" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.092 ns " "Worst Case Available Settling Time: 37.092 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437284619 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1412437284877 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1412437285874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.435 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.435" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287596 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.350 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.350" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287630 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287630 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.839 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287664 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287664 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287703 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437287703 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1412437287802 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1412437287802 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.603  0.578" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.603  0.578" 0 0 "Quartus II" 0 0 1412437287802 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  2.189     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  2.189     --" 0 0 "Quartus II" 0 0 1412437287802 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.435   0.35" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.435   0.35" 0 0 "Quartus II" 0 0 1412437287803 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  2.839  0.593" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  2.839  0.593" 0 0 "Quartus II" 0 0 1412437287803 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.411  0.358" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.411  0.358" 0 0 "Quartus II" 0 0 1412437287803 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.437  0.437" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.437  0.437" 0 0 "Quartus II" 0 0 1412437287803 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|   0.05  0.003" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|   0.05  0.003" 0 0 "Quartus II" 0 0 1412437287803 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.144  0.158" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.144  0.158" 0 0 "Quartus II" 0 0 1412437287803 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1412437288016 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1412437288143 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6C6U23C8ES " "Timing characteristics of device 5CSXFC6C6U23C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1412437288144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1412437322552 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2061 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2061" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2074 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2074" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: soc_inst\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426 " "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|hps_io\|border\|i2c0_inst\|i2c_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 " "From: soc_inst\|hps_0\|hps_io\|border\|i2c0_inst\|i2c_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|hps_io\|border\|usb1_inst\|usb_ulpi_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3473 " "From: soc_inst\|hps_0\|hps_io\|border\|usb1_inst\|usb_ulpi_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3473" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437323752 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1412437323752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1412437329238 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1412437329238 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[0\]_IN (Rise) hps_memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[0\]_IN (Rise) to hps_memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[0\]_IN (Rise) hps_memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[0\]_IN (Rise) to hps_memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[1\]_IN (Rise) hps_memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[1\]_IN (Rise) to hps_memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[1\]_IN (Rise) hps_memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[1\]_IN (Rise) to hps_memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[2\]_IN (Rise) hps_memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[2\]_IN (Rise) to hps_memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[2\]_IN (Rise) hps_memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[2\]_IN (Rise) to hps_memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[3\]_IN (Rise) hps_memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[3\]_IN (Rise) to hps_memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[3\]_IN (Rise) hps_memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[3\]_IN (Rise) to hps_memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437329275 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1412437329275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.408 " "Worst-case setup slack is 1.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437329844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437329844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.408               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437329844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.132               0.000 fpga_clk_50  " "    5.132               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437329844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.390               0.000 altera_reserved_tck  " "    8.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437329844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437329844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.268 " "Worst-case hold slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 altera_reserved_tck  " "    0.268               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 fpga_clk_50  " "    0.345               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.409               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437330047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.037 " "Worst-case recovery slack is 3.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.037               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.037               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.441               0.000 fpga_clk_50  " "   10.441               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.019               0.000 altera_reserved_tck  " "   18.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437330112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.564               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 fpga_clk_50  " "    0.761               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089               0.000 altera_reserved_tck  " "    1.089               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437330176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.399 " "Worst-case minimum pulse width slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.399               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.420               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.290               0.000 fpga_clk_50  " "    8.290               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.409               0.000 hps_usb1_CLK  " "   10.409               0.000 hps_usb1_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.771               0.000 altera_reserved_tck  " "   18.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.949               0.000 hps_i2c0_SCL  " "  499.949               0.000 hps_i2c0_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437330215 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 27 " "Number of Synchronizer Chains Found: 27" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.025 ns " "Worst Case Available Settling Time: 37.025 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437330465 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1412437330645 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1412437331620 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.408 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.408" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333058 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333058 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.409 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.409" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333124 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333124 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.037 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333189 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333189 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333258 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437333258 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1412437333352 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1412437333353 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.589  0.571" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.589  0.571" 0 0 "Quartus II" 0 0 1412437333353 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  2.225     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  2.225     --" 0 0 "Quartus II" 0 0 1412437333353 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.408  0.409" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.408  0.409" 0 0 "Quartus II" 0 0 1412437333353 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.037  0.564" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.037  0.564" 0 0 "Quartus II" 0 0 1412437333353 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.467  0.363" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.467  0.363" 0 0 "Quartus II" 0 0 1412437333353 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.418  0.418" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.418  0.418" 0 0 "Quartus II" 0 0 1412437333354 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.059  0.011" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.059  0.011" 0 0 "Quartus II" 0 0 1412437333354 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.174  0.187" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.174  0.187" 0 0 "Quartus II" 0 0 1412437333354 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1412437333620 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1412437334301 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6C6U23C8ES " "Timing characteristics of device 5CSXFC6C6U23C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1412437334302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1412437362952 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2061 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2061" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2074 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2074" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: soc_inst\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426 " "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|hps_io\|border\|i2c0_inst\|i2c_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 " "From: soc_inst\|hps_0\|hps_io\|border\|i2c0_inst\|i2c_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|hps_io\|border\|usb1_inst\|usb_ulpi_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3473 " "From: soc_inst\|hps_0\|hps_io\|border\|usb1_inst\|usb_ulpi_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3473" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437364008 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1412437364008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1412437369485 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1412437369485 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[0\]_IN (Rise) hps_memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[0\]_IN (Rise) to hps_memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[0\]_IN (Rise) hps_memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[0\]_IN (Rise) to hps_memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[1\]_IN (Rise) hps_memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[1\]_IN (Rise) to hps_memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[1\]_IN (Rise) hps_memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[1\]_IN (Rise) to hps_memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[2\]_IN (Rise) hps_memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[2\]_IN (Rise) to hps_memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[2\]_IN (Rise) hps_memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[2\]_IN (Rise) to hps_memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[3\]_IN (Rise) hps_memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[3\]_IN (Rise) to hps_memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[3\]_IN (Rise) hps_memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[3\]_IN (Rise) to hps_memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437369523 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1412437369523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437369770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437369770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437369770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.627               0.000 fpga_clk_50  " "   11.627               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437369770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.704               0.000 altera_reserved_tck  " "   12.704               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437369770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437369770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 altera_reserved_tck  " "    0.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.132               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 fpga_clk_50  " "    0.176               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437370000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.128               0.000 fpga_clk_50  " "   14.128               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.447               0.000 altera_reserved_tck  " "   19.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437370086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.293 " "Worst-case removal slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 altera_reserved_tck  " "    0.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 fpga_clk_50  " "    0.294               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437370179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.806               0.000 fpga_clk_50  " "    8.806               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.063               0.000 hps_usb1_CLK  " "   10.063               0.000 hps_usb1_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.932               0.000 altera_reserved_tck  " "   18.932               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.643               0.000 hps_i2c0_SCL  " "  499.643               0.000 hps_i2c0_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437370244 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 27 " "Number of Synchronizer Chains Found: 27" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.635 ns " "Worst Case Available Settling Time: 38.635 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437370521 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1412437370797 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1412437371778 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373457 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373457 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.132 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.132" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373551 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373551 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373649 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373649 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373747 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437373747 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1412437373868 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1412437373869 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.679   0.65" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.679   0.65" 0 0 "Quartus II" 0 0 1412437373869 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  2.419     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  2.419     --" 0 0 "Quartus II" 0 0 1412437373869 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.132" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.132" 0 0 "Quartus II" 0 0 1412437373869 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Quartus II" 0 0 1412437373869 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.585  0.575" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.585  0.575" 0 0 "Quartus II" 0 0 1412437373869 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.603  0.603" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.603  0.603" 0 0 "Quartus II" 0 0 1412437373870 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.272  0.225" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.272  0.225" 0 0 "Quartus II" 0 0 1412437373870 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.323  0.323" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.323  0.323" 0 0 "Quartus II" 0 0 1412437373870 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1412437374180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2061 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2061" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2074 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2074" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: soc_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: soc_inst\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426 " "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: soc_inst\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|hps_io\|border\|i2c0_inst\|i2c_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 " "From: soc_inst\|hps_0\|hps_io\|border\|i2c0_inst\|i2c_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_inst\|hps_0\|hps_io\|border\|usb1_inst\|usb_ulpi_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3473 " "From: soc_inst\|hps_0\|hps_io\|border\|usb1_inst\|usb_ulpi_clk  to: soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3473" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1412437376615 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1412437376615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382100 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1412437382100 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[0\]_IN (Rise) hps_memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[0\]_IN (Rise) to hps_memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[0\]_IN (Rise) hps_memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[0\]_IN (Rise) to hps_memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[1\]_IN (Rise) hps_memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[1\]_IN (Rise) to hps_memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[1\]_IN (Rise) hps_memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[1\]_IN (Rise) to hps_memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[2\]_IN (Rise) hps_memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[2\]_IN (Rise) to hps_memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[2\]_IN (Rise) hps_memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[2\]_IN (Rise) to hps_memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[3\]_IN (Rise) hps_memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[3\]_IN (Rise) to hps_memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_memory_mem_dqs\[3\]_IN (Rise) hps_memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_memory_mem_dqs\[3\]_IN (Rise) to hps_memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1412437382137 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1412437382137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.667               0.000 fpga_clk_50  " "   12.667               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.960               0.000 altera_reserved_tck  " "   12.960               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437382393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 altera_reserved_tck  " "    0.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.132               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 fpga_clk_50  " "    0.145               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437382648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.893               0.000 fpga_clk_50  " "   14.893               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.525               0.000 altera_reserved_tck  " "   19.525               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437382765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.268 " "Worst-case removal slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 altera_reserved_tck  " "    0.268               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 fpga_clk_50  " "    0.269               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437382890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc_system:soc_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.799               0.000 fpga_clk_50  " "    8.799               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.049               0.000 hps_usb1_CLK  " "   10.049               0.000 hps_usb1_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.990               0.000 altera_reserved_tck  " "   18.990               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.632               0.000 hps_i2c0_SCL  " "  499.632               0.000 hps_i2c0_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412437382975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412437382975 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 27 " "Number of Synchronizer Chains Found: 27" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.710 ns " "Worst Case Available Settling Time: 38.710 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1412437383264 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1412437383688 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1412437384671 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386551 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386551 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.132 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.132" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386671 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386671 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386798 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386798 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1412437386912 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1412437387061 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1412437387061 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.651  0.685" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.651  0.685" 0 0 "Quartus II" 0 0 1412437387061 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  2.432     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  2.432     --" 0 0 "Quartus II" 0 0 1412437387061 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.132" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.132" 0 0 "Quartus II" 0 0 1412437387061 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Quartus II" 0 0 1412437387061 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.582  0.603" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.582  0.603" 0 0 "Quartus II" 0 0 1412437387062 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.608  0.608" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.608  0.608" 0 0 "Quartus II" 0 0 1412437387062 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.272  0.224" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.272  0.224" 0 0 "Quartus II" 0 0 1412437387062 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.337  0.337" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.337  0.337" 0 0 "Quartus II" 0 0 1412437387062 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1412437392101 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1412437392102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 162 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1917 " "Peak virtual memory: 1917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412437393241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  4 23:43:13 2014 " "Processing ended: Sat Oct  4 23:43:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412437393241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:07 " "Elapsed time: 00:02:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412437393241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412437393241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412437393241 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 969 s " "Quartus II Full Compilation was successful. 0 errors, 969 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412437394826 ""}
