// Seed: 2481203554
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wand id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output wire id_7
);
  localparam id_9 = 1'b0;
  assign id_3 = -1 & ~id_2;
  logic id_10;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_26 = 32'd39,
    parameter id_3  = 32'd74,
    parameter id_7  = 32'd44
) (
    input uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire _id_3,
    input supply1 id_4,
    output wire id_5,
    inout tri id_6,
    input tri0 _id_7,
    input tri id_8,
    input wor id_9,
    input supply1 id_10,
    input tri id_11
    , id_38,
    input wand id_12,
    output wor id_13,
    output wire id_14,
    input tri id_15,
    input uwire id_16,
    input wire id_17,
    input wor id_18,
    output uwire id_19,
    output wor id_20,
    output wor id_21,
    input uwire id_22,
    input tri0 id_23,
    output wor id_24,
    output wire id_25,
    input uwire _id_26,
    input tri0 id_27,
    output supply1 id_28,
    input wand id_29,
    input uwire id_30,
    input tri1 id_31,
    input wire id_32,
    output tri0 id_33,
    output uwire id_34,
    output uwire id_35,
    output wand id_36
);
  tri id_39 = id_8 >> -1'b0;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_4,
      id_25,
      id_32,
      id_31,
      id_12,
      id_35
  );
  assign modCall_1.id_2 = 0;
  wire [id_26 : 1] id_40;
  logic [id_7 : id_3  >  1] id_41;
endmodule
