#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e605e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e60770 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1e6fbc0 .functor NOT 1, L_0x1e9cf10, C4<0>, C4<0>, C4<0>;
L_0x1e9cc70 .functor XOR 1, L_0x1e9cb10, L_0x1e9cbd0, C4<0>, C4<0>;
L_0x1e9ce00 .functor XOR 1, L_0x1e9cc70, L_0x1e9cd30, C4<0>, C4<0>;
v0x1e974f0_0 .net *"_ivl_10", 0 0, L_0x1e9cd30;  1 drivers
v0x1e975f0_0 .net *"_ivl_12", 0 0, L_0x1e9ce00;  1 drivers
v0x1e976d0_0 .net *"_ivl_2", 0 0, L_0x1e994a0;  1 drivers
v0x1e97790_0 .net *"_ivl_4", 0 0, L_0x1e9cb10;  1 drivers
v0x1e97870_0 .net *"_ivl_6", 0 0, L_0x1e9cbd0;  1 drivers
v0x1e979a0_0 .net *"_ivl_8", 0 0, L_0x1e9cc70;  1 drivers
v0x1e97a80_0 .net "a", 0 0, v0x1e934d0_0;  1 drivers
v0x1e97b20_0 .net "b", 0 0, v0x1e93570_0;  1 drivers
v0x1e97bc0_0 .net "c", 0 0, v0x1e93610_0;  1 drivers
v0x1e97c60_0 .var "clk", 0 0;
v0x1e97d00_0 .net "d", 0 0, v0x1e93750_0;  1 drivers
v0x1e97da0_0 .net "q_dut", 0 0, L_0x1e9c7f0;  1 drivers
v0x1e97e40_0 .net "q_ref", 0 0, L_0x1e984e0;  1 drivers
v0x1e97ee0_0 .var/2u "stats1", 159 0;
v0x1e97f80_0 .var/2u "strobe", 0 0;
v0x1e98020_0 .net "tb_match", 0 0, L_0x1e9cf10;  1 drivers
v0x1e980e0_0 .net "tb_mismatch", 0 0, L_0x1e6fbc0;  1 drivers
v0x1e981a0_0 .net "wavedrom_enable", 0 0, v0x1e93840_0;  1 drivers
v0x1e98240_0 .net "wavedrom_title", 511 0, v0x1e938e0_0;  1 drivers
L_0x1e994a0 .concat [ 1 0 0 0], L_0x1e984e0;
L_0x1e9cb10 .concat [ 1 0 0 0], L_0x1e984e0;
L_0x1e9cbd0 .concat [ 1 0 0 0], L_0x1e9c7f0;
L_0x1e9cd30 .concat [ 1 0 0 0], L_0x1e984e0;
L_0x1e9cf10 .cmp/eeq 1, L_0x1e994a0, L_0x1e9ce00;
S_0x1e60900 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1e60770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1e4bea0 .functor NOT 1, v0x1e934d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e61060 .functor XOR 1, L_0x1e4bea0, v0x1e93570_0, C4<0>, C4<0>;
L_0x1e6fc30 .functor XOR 1, L_0x1e61060, v0x1e93610_0, C4<0>, C4<0>;
L_0x1e984e0 .functor XOR 1, L_0x1e6fc30, v0x1e93750_0, C4<0>, C4<0>;
v0x1e6fe30_0 .net *"_ivl_0", 0 0, L_0x1e4bea0;  1 drivers
v0x1e6fed0_0 .net *"_ivl_2", 0 0, L_0x1e61060;  1 drivers
v0x1e4bff0_0 .net *"_ivl_4", 0 0, L_0x1e6fc30;  1 drivers
v0x1e4c090_0 .net "a", 0 0, v0x1e934d0_0;  alias, 1 drivers
v0x1e92890_0 .net "b", 0 0, v0x1e93570_0;  alias, 1 drivers
v0x1e929a0_0 .net "c", 0 0, v0x1e93610_0;  alias, 1 drivers
v0x1e92a60_0 .net "d", 0 0, v0x1e93750_0;  alias, 1 drivers
v0x1e92b20_0 .net "q", 0 0, L_0x1e984e0;  alias, 1 drivers
S_0x1e92c80 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1e60770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1e934d0_0 .var "a", 0 0;
v0x1e93570_0 .var "b", 0 0;
v0x1e93610_0 .var "c", 0 0;
v0x1e936b0_0 .net "clk", 0 0, v0x1e97c60_0;  1 drivers
v0x1e93750_0 .var "d", 0 0;
v0x1e93840_0 .var "wavedrom_enable", 0 0;
v0x1e938e0_0 .var "wavedrom_title", 511 0;
E_0x1e5b540/0 .event negedge, v0x1e936b0_0;
E_0x1e5b540/1 .event posedge, v0x1e936b0_0;
E_0x1e5b540 .event/or E_0x1e5b540/0, E_0x1e5b540/1;
E_0x1e5b790 .event posedge, v0x1e936b0_0;
E_0x1e449f0 .event negedge, v0x1e936b0_0;
S_0x1e92fd0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1e92c80;
 .timescale -12 -12;
v0x1e931d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e932d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1e92c80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e93a40 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1e60770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1e98610 .functor NOT 1, v0x1e934d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e98680 .functor NOT 1, v0x1e93570_0, C4<0>, C4<0>, C4<0>;
L_0x1e98710 .functor AND 1, L_0x1e98610, L_0x1e98680, C4<1>, C4<1>;
L_0x1e987d0 .functor NOT 1, v0x1e93610_0, C4<0>, C4<0>, C4<0>;
L_0x1e98870 .functor AND 1, L_0x1e98710, L_0x1e987d0, C4<1>, C4<1>;
L_0x1e98980 .functor NOT 1, v0x1e93750_0, C4<0>, C4<0>, C4<0>;
L_0x1e98a30 .functor AND 1, L_0x1e98870, L_0x1e98980, C4<1>, C4<1>;
L_0x1e98b40 .functor NOT 1, v0x1e934d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e98c00 .functor NOT 1, v0x1e93570_0, C4<0>, C4<0>, C4<0>;
L_0x1e98c70 .functor AND 1, L_0x1e98b40, L_0x1e98c00, C4<1>, C4<1>;
L_0x1e98de0 .functor NOT 1, v0x1e93610_0, C4<0>, C4<0>, C4<0>;
L_0x1e98e50 .functor AND 1, L_0x1e98c70, L_0x1e98de0, C4<1>, C4<1>;
L_0x1e98f80 .functor AND 1, L_0x1e98e50, v0x1e93750_0, C4<1>, C4<1>;
L_0x1e99040 .functor OR 1, L_0x1e98a30, L_0x1e98f80, C4<0>, C4<0>;
L_0x1e98f10 .functor NOT 1, v0x1e934d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e991d0 .functor NOT 1, v0x1e93570_0, C4<0>, C4<0>, C4<0>;
L_0x1e992d0 .functor AND 1, L_0x1e98f10, L_0x1e991d0, C4<1>, C4<1>;
L_0x1e993e0 .functor AND 1, L_0x1e992d0, v0x1e93610_0, C4<1>, C4<1>;
L_0x1e99540 .functor AND 1, L_0x1e993e0, v0x1e93750_0, C4<1>, C4<1>;
L_0x1e99600 .functor OR 1, L_0x1e99040, L_0x1e99540, C4<0>, C4<0>;
L_0x1e997c0 .functor NOT 1, v0x1e934d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e99940 .functor AND 1, L_0x1e997c0, v0x1e93570_0, C4<1>, C4<1>;
L_0x1e99bd0 .functor NOT 1, v0x1e93610_0, C4<0>, C4<0>, C4<0>;
L_0x1e99d50 .functor AND 1, L_0x1e99940, L_0x1e99bd0, C4<1>, C4<1>;
L_0x1e99f30 .functor NOT 1, v0x1e93750_0, C4<0>, C4<0>, C4<0>;
L_0x1e9a0b0 .functor AND 1, L_0x1e99d50, L_0x1e99f30, C4<1>, C4<1>;
L_0x1e9a2a0 .functor OR 1, L_0x1e99600, L_0x1e9a0b0, C4<0>, C4<0>;
L_0x1e9a3b0 .functor NOT 1, v0x1e934d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9a510 .functor AND 1, L_0x1e9a3b0, v0x1e93570_0, C4<1>, C4<1>;
L_0x1e9a5d0 .functor AND 1, L_0x1e9a510, v0x1e93610_0, C4<1>, C4<1>;
L_0x1e9a790 .functor AND 1, L_0x1e9a5d0, v0x1e93750_0, C4<1>, C4<1>;
L_0x1e9a850 .functor OR 1, L_0x1e9a2a0, L_0x1e9a790, C4<0>, C4<0>;
L_0x1e9aa70 .functor NOT 1, v0x1e93570_0, C4<0>, C4<0>, C4<0>;
L_0x1e9aae0 .functor AND 1, v0x1e934d0_0, L_0x1e9aa70, C4<1>, C4<1>;
L_0x1e9acc0 .functor NOT 1, v0x1e93610_0, C4<0>, C4<0>, C4<0>;
L_0x1e9ad30 .functor AND 1, L_0x1e9aae0, L_0x1e9acc0, C4<1>, C4<1>;
L_0x1e9af70 .functor AND 1, L_0x1e9ad30, v0x1e93750_0, C4<1>, C4<1>;
L_0x1e9b030 .functor OR 1, L_0x1e9a850, L_0x1e9af70, C4<0>, C4<0>;
L_0x1e9b280 .functor NOT 1, v0x1e93570_0, C4<0>, C4<0>, C4<0>;
L_0x1e9b2f0 .functor AND 1, v0x1e934d0_0, L_0x1e9b280, C4<1>, C4<1>;
L_0x1e9b500 .functor AND 1, L_0x1e9b2f0, v0x1e93610_0, C4<1>, C4<1>;
L_0x1e9b5c0 .functor NOT 1, v0x1e93750_0, C4<0>, C4<0>, C4<0>;
L_0x1e9b790 .functor AND 1, L_0x1e9b500, L_0x1e9b5c0, C4<1>, C4<1>;
L_0x1e9b8a0 .functor OR 1, L_0x1e9b030, L_0x1e9b790, C4<0>, C4<0>;
L_0x1e9bb20 .functor AND 1, v0x1e934d0_0, v0x1e93570_0, C4<1>, C4<1>;
L_0x1e9bb90 .functor NOT 1, v0x1e93610_0, C4<0>, C4<0>, C4<0>;
L_0x1e9bd80 .functor AND 1, L_0x1e9bb20, L_0x1e9bb90, C4<1>, C4<1>;
L_0x1e9be90 .functor AND 1, L_0x1e9bd80, v0x1e93750_0, C4<1>, C4<1>;
L_0x1e9c0e0 .functor OR 1, L_0x1e9b8a0, L_0x1e9be90, C4<0>, C4<0>;
L_0x1e9c1f0 .functor AND 1, v0x1e934d0_0, v0x1e93570_0, C4<1>, C4<1>;
L_0x1e9c400 .functor AND 1, L_0x1e9c1f0, v0x1e93610_0, C4<1>, C4<1>;
L_0x1e9c4c0 .functor NOT 1, v0x1e93750_0, C4<0>, C4<0>, C4<0>;
L_0x1e9c6e0 .functor AND 1, L_0x1e9c400, L_0x1e9c4c0, C4<1>, C4<1>;
L_0x1e9c7f0 .functor OR 1, L_0x1e9c0e0, L_0x1e9c6e0, C4<0>, C4<0>;
v0x1e93d30_0 .net *"_ivl_0", 0 0, L_0x1e98610;  1 drivers
v0x1e93e10_0 .net *"_ivl_10", 0 0, L_0x1e98980;  1 drivers
v0x1e93ef0_0 .net *"_ivl_100", 0 0, L_0x1e9c400;  1 drivers
v0x1e93fe0_0 .net *"_ivl_102", 0 0, L_0x1e9c4c0;  1 drivers
v0x1e940c0_0 .net *"_ivl_104", 0 0, L_0x1e9c6e0;  1 drivers
v0x1e941f0_0 .net *"_ivl_12", 0 0, L_0x1e98a30;  1 drivers
v0x1e942d0_0 .net *"_ivl_14", 0 0, L_0x1e98b40;  1 drivers
v0x1e943b0_0 .net *"_ivl_16", 0 0, L_0x1e98c00;  1 drivers
v0x1e94490_0 .net *"_ivl_18", 0 0, L_0x1e98c70;  1 drivers
v0x1e94570_0 .net *"_ivl_2", 0 0, L_0x1e98680;  1 drivers
v0x1e94650_0 .net *"_ivl_20", 0 0, L_0x1e98de0;  1 drivers
v0x1e94730_0 .net *"_ivl_22", 0 0, L_0x1e98e50;  1 drivers
v0x1e94810_0 .net *"_ivl_24", 0 0, L_0x1e98f80;  1 drivers
v0x1e948f0_0 .net *"_ivl_26", 0 0, L_0x1e99040;  1 drivers
v0x1e949d0_0 .net *"_ivl_28", 0 0, L_0x1e98f10;  1 drivers
v0x1e94ab0_0 .net *"_ivl_30", 0 0, L_0x1e991d0;  1 drivers
v0x1e94b90_0 .net *"_ivl_32", 0 0, L_0x1e992d0;  1 drivers
v0x1e94c70_0 .net *"_ivl_34", 0 0, L_0x1e993e0;  1 drivers
v0x1e94d50_0 .net *"_ivl_36", 0 0, L_0x1e99540;  1 drivers
v0x1e94e30_0 .net *"_ivl_38", 0 0, L_0x1e99600;  1 drivers
v0x1e94f10_0 .net *"_ivl_4", 0 0, L_0x1e98710;  1 drivers
v0x1e94ff0_0 .net *"_ivl_40", 0 0, L_0x1e997c0;  1 drivers
v0x1e950d0_0 .net *"_ivl_42", 0 0, L_0x1e99940;  1 drivers
v0x1e951b0_0 .net *"_ivl_44", 0 0, L_0x1e99bd0;  1 drivers
v0x1e95290_0 .net *"_ivl_46", 0 0, L_0x1e99d50;  1 drivers
v0x1e95370_0 .net *"_ivl_48", 0 0, L_0x1e99f30;  1 drivers
v0x1e95450_0 .net *"_ivl_50", 0 0, L_0x1e9a0b0;  1 drivers
v0x1e95530_0 .net *"_ivl_52", 0 0, L_0x1e9a2a0;  1 drivers
v0x1e95610_0 .net *"_ivl_54", 0 0, L_0x1e9a3b0;  1 drivers
v0x1e956f0_0 .net *"_ivl_56", 0 0, L_0x1e9a510;  1 drivers
v0x1e957d0_0 .net *"_ivl_58", 0 0, L_0x1e9a5d0;  1 drivers
v0x1e958b0_0 .net *"_ivl_6", 0 0, L_0x1e987d0;  1 drivers
v0x1e95990_0 .net *"_ivl_60", 0 0, L_0x1e9a790;  1 drivers
v0x1e95c80_0 .net *"_ivl_62", 0 0, L_0x1e9a850;  1 drivers
v0x1e95d60_0 .net *"_ivl_64", 0 0, L_0x1e9aa70;  1 drivers
v0x1e95e40_0 .net *"_ivl_66", 0 0, L_0x1e9aae0;  1 drivers
v0x1e95f20_0 .net *"_ivl_68", 0 0, L_0x1e9acc0;  1 drivers
v0x1e96000_0 .net *"_ivl_70", 0 0, L_0x1e9ad30;  1 drivers
v0x1e960e0_0 .net *"_ivl_72", 0 0, L_0x1e9af70;  1 drivers
v0x1e961c0_0 .net *"_ivl_74", 0 0, L_0x1e9b030;  1 drivers
v0x1e962a0_0 .net *"_ivl_76", 0 0, L_0x1e9b280;  1 drivers
v0x1e96380_0 .net *"_ivl_78", 0 0, L_0x1e9b2f0;  1 drivers
v0x1e96460_0 .net *"_ivl_8", 0 0, L_0x1e98870;  1 drivers
v0x1e96540_0 .net *"_ivl_80", 0 0, L_0x1e9b500;  1 drivers
v0x1e96620_0 .net *"_ivl_82", 0 0, L_0x1e9b5c0;  1 drivers
v0x1e96700_0 .net *"_ivl_84", 0 0, L_0x1e9b790;  1 drivers
v0x1e967e0_0 .net *"_ivl_86", 0 0, L_0x1e9b8a0;  1 drivers
v0x1e968c0_0 .net *"_ivl_88", 0 0, L_0x1e9bb20;  1 drivers
v0x1e969a0_0 .net *"_ivl_90", 0 0, L_0x1e9bb90;  1 drivers
v0x1e96a80_0 .net *"_ivl_92", 0 0, L_0x1e9bd80;  1 drivers
v0x1e96b60_0 .net *"_ivl_94", 0 0, L_0x1e9be90;  1 drivers
v0x1e96c40_0 .net *"_ivl_96", 0 0, L_0x1e9c0e0;  1 drivers
v0x1e96d20_0 .net *"_ivl_98", 0 0, L_0x1e9c1f0;  1 drivers
v0x1e96e00_0 .net "a", 0 0, v0x1e934d0_0;  alias, 1 drivers
v0x1e96ea0_0 .net "b", 0 0, v0x1e93570_0;  alias, 1 drivers
v0x1e96f90_0 .net "c", 0 0, v0x1e93610_0;  alias, 1 drivers
v0x1e97080_0 .net "d", 0 0, v0x1e93750_0;  alias, 1 drivers
v0x1e97170_0 .net "q", 0 0, L_0x1e9c7f0;  alias, 1 drivers
S_0x1e972d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1e60770;
 .timescale -12 -12;
E_0x1e5b2e0 .event anyedge, v0x1e97f80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e97f80_0;
    %nor/r;
    %assign/vec4 v0x1e97f80_0, 0;
    %wait E_0x1e5b2e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e92c80;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93570_0, 0;
    %assign/vec4 v0x1e934d0_0, 0;
    %wait E_0x1e449f0;
    %wait E_0x1e5b790;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93570_0, 0;
    %assign/vec4 v0x1e934d0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e5b540;
    %load/vec4 v0x1e934d0_0;
    %load/vec4 v0x1e93570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e93610_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e93750_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93570_0, 0;
    %assign/vec4 v0x1e934d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e932d0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e5b540;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93570_0, 0;
    %assign/vec4 v0x1e934d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1e60770;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e97c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e97f80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e60770;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e97c60_0;
    %inv;
    %store/vec4 v0x1e97c60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e60770;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e936b0_0, v0x1e980e0_0, v0x1e97a80_0, v0x1e97b20_0, v0x1e97bc0_0, v0x1e97d00_0, v0x1e97e40_0, v0x1e97da0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e60770;
T_7 ;
    %load/vec4 v0x1e97ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e97ee0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e97ee0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e97ee0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e97ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e97ee0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e97ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e60770;
T_8 ;
    %wait E_0x1e5b540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e97ee0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e97ee0_0, 4, 32;
    %load/vec4 v0x1e98020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e97ee0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e97ee0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e97ee0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e97ee0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e97e40_0;
    %load/vec4 v0x1e97e40_0;
    %load/vec4 v0x1e97da0_0;
    %xor;
    %load/vec4 v0x1e97e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e97ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e97ee0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e97ee0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e97ee0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/circuit2/iter0/response5/top_module.sv";
