{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2338, "design__instance__area": 67752.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.12081950902938843, "power__switching__total": 0.0859103798866272, "power__leakage__total": 7.518264624195581e-07, "power__total": 0.20673063397407532, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.7152132422077052, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5827126723857217, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5405283040821014, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.847797522848113, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.540528, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.847798, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -1.0817257396000688, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8456530159930962, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.5148595029375947, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.849233152281858, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -524.473890717858, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.849233152281858, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.242402, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 148, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.849233, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 148, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.5511078416275692, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.46539265425355875, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.22813884760401096, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.275135477743969, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.228139, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.060736, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 4, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.5469561625095659, "clock__skew__worst_setup": 0.4626389680077014, "timing__hold__ws": 0.22474400754329954, "timing__setup__ws": -5.081322173519204, "timing__hold__tns": 0, "timing__setup__tns": -565.7853012906676, "timing__hold__wns": 0, "timing__setup__wns": -5.081322173519204, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.224744, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 443, "timing__setup_r2r__ws": -5.081322, "timing__setup_r2r_vio__count": 443, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3174, "design__instance__area__stdcell": 71423, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.685286, "design__instance__utilization__stdcell": 0.685286, "design__rows": 82, "design__rows:GF018hv5v_mcu_sc7": 82, "design__sites": 47478, "design__sites:GF018hv5v_mcu_sc7": 47478, "design__instance__count__class:buffer": 201, "design__instance__area__class:buffer": 4105.02, "design__instance__count__class:inverter": 139, "design__instance__area__class:inverter": 1369.8, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 18191.6, "design__instance__count__class:multi_input_combinational_cell": 1412, "design__instance__area__class:multi_input_combinational_cell": 33784.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "design__instance__count__class:timing_repair_buffer": 189, "design__instance__area__class:timing_repair_buffer": 4937, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 96920.4, "design__violations": 0, "design__instance__count__class:clock_buffer": 84, "design__instance__area__class:clock_buffer": 4728.46, "design__instance__count__class:clock_inverter": 33, "design__instance__area__class:clock_inverter": 636.608, "design__instance__count__setup_buffer": 53, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2349, "route__net__special": 2, "route__drc_errors__iter:0": 804, "route__wirelength__iter:0": 106805, "route__drc_errors__iter:1": 172, "route__wirelength__iter:1": 105646, "route__drc_errors__iter:2": 129, "route__wirelength__iter:2": 105365, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 105226, "route__drc_errors": 0, "route__wirelength": 105226, "route__vias": 15847, "route__vias__singlecut": 15847, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 635.23, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 50, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 50, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 50, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.7089589116438972, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.57861472806363, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5355021022628678, "timing__setup__ws__corner:min_tt_025C_5v00": 2.0297781807640756, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.535502, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.029778, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 50, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -1.070818353186157, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8385548048844041, "timing__hold__ws__corner:min_ss_125C_4v50": 0.5114047108318579, "timing__setup__ws__corner:min_ss_125C_4v50": -4.651307026746051, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -490.03183697839916, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.651307026746051, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.236614, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.651307, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 147, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 50, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.5469561625095659, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4626389680077014, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.22474400754329954, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.327521130597869, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.224744, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.188789, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 50, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.7225684699538669, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5876290731447146, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5467644269877906, "timing__setup__ws__corner:max_tt_025C_5v00": 1.6273267638474513, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.546764, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.627327, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 50, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -1.0944785387777043, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.854187522669367, "timing__hold__ws__corner:max_ss_125C_4v50": 0.5213261081497145, "timing__setup__ws__corner:max_ss_125C_4v50": -5.081322173519204, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -565.7853012906676, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.081322173519204, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.249672, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 148, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.081322, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 148, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 50, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.5560171369590036, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.46869082164166687, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.23235825032843174, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.211067169716135, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.232358, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.905994, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 50, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 50, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99659, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99861, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00340642, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00596244, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00219829, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00596244, "design_powergrid__voltage__worst": 0.00596244, "design_powergrid__voltage__worst__net:VDD": 4.99659, "design_powergrid__drop__worst": 0.00596244, "design_powergrid__drop__worst__net:VDD": 0.00340642, "design_powergrid__voltage__worst__net:VSS": 0.00596244, "design_powergrid__drop__worst__net:VSS": 0.00596244, "ir__voltage__worst": 5, "ir__drop__avg": 0.00139, "ir__drop__worst": 0.00341, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}